SPRS969G August 2016 – November 2019 TDA2EG-17
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal’s transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.