JAJSE41G June 2016 – March 2019 TDA3LA , TDA3LX , TDA3MA , TDA3MD , TDA3MV
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
Table 5-10 summarizes the DC electrical characteristics for LVCMOS Analog OSC Buffers.
PARAMETER | DESCRIPTION | MIN | NOM | MAX | UNIT | |
---|---|---|---|---|---|---|
Signal Names in MUXMODE 0: xi_osc0, xo_osc0, xi_osc1, xo_osc1; | ||||||
Balls ABF: E22, D22, B21, C21; | ||||||
VIH | Input high-level threshold | 0.65×VDDS | V | |||
VIL | Input low-level threshold | 0.35×VDDS | V | |||
IOH | hfenable=0 | 1.18 | mA | |||
hfenable=1 | 2 | mA | ||||
IOL | hfenable=0 | 2 | mA | |||
hfenable=1 | 3.2 | mA | ||||
VHYS | Input hysteresis voltage | MODE-1 | 150 | mV | ||
CPAD | Capacitance connected on input and output Pad on Board, CL1=CL2 | 12 | 24 | pF |