SLVS028K April   1983  – September 2016 TL7702A , TL7705A , TL7709A , TL7712A , TL7715A

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Switching Characteristics
    7. 6.7 Typical Characteristics
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Wide Supply-Voltage Range
      2. 8.3.2 Externally Adjustable Pulse Duration
      3. 8.3.3 Temperature-Compensated Voltage Reference
    4. 8.4 Device Functional Modes
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curves
    3. 9.3 System Examples
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Related Links
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 Community Resources
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ（パッケージ｜ピン）
  • D|8
  • P|8
  • PS|8
サーマルパッド・メカニカル・データ
発注情報

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
VCC Supply voltage(3) 20 V
VI Input voltage, RESIN –0.3 20 V
VI Input voltage range SENSE TL7702A(2) –0.3 6 V
TL7705A –0.3 20 V
TL7709A –0.3 20 V
TL7712A, TL7715A –0.3 20 V
IOH High-level output current, IOH, RESET –30 mA
IOL Low-level output current, IOL, RESET 30 mA
TJ Operating virtual junction temperature 150 °C
Tstg Storage temperature –65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to GND.
(3) For proper operation of the TL7702A, the voltage applied to the SENSE terminal should not exceed VCC − 1 V or 6 V, whichever is less

6.2 ESD Ratings

VALUE UNIT
V(ESD) Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) 1000 V
Charged device model (CDM), per JEDEC specification JESD22-C101(2) 1000
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
VCC Supply Voltage 3.5 18 V
VIH High-level input voltage at RESIN 2 V
VIL Low-level input voltage at RESIN 0.6 V
VI Input voltage, SENSE TL7702A 0 See(1) V
TL7705A 0 10
TL7709A 0 15
TL7712A 0 20
TL7715A 0 20
IOH High-level output current, RESET –16 mA
IOL Low-level output current, RESET 16 mA
TA Operating free-air temperature TL77xxAC 0 70 °C
TL77xxAI –40 85
(1) For proper operation of the TL7702A, the voltage applied to the SENSE terminal should not exceed VCC − 1 V or 6 V, whichever is less.

6.4 Thermal Information

THERMAL METRIC(1) TL77xxA UNIT
D P PS
8 PINS 8 PINS 8 PINS
RθJA Junction-to-ambient thermal resistance 97 85 95 °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS(1) TL77xxAC
TL77xxAI		 UNIT
MIN TYP MAX
VOH High-level output voltage, RESET IOH = –16 mA VCC – 1.5 V
VOL Low-level output voltage, RESET IOL = 16 mA 0.4 V
Vref Reference Voltage TA = 25°C 2.48 2.53 2.58 V
VIT– Negative-going input threshold voltage, SENSE TL7702A TA = 25°C 2.48 2.53 2.58 V
TL7705A 4.5 4.55 4.6
TL7709A 7.5 7.6 7.7
TL7712A 10.6 10.8 11
TL7715A 13.2 13.5 13.8
Vhys Hysteresis, SENS (VIT+ – VIT–) TL7702A TA = 25°C 10 mV
TL7705A 15
TL7709A 20
TL7712A 35
TL7715A 45
II Input current RESIN VI = 2.4 V to VCC 20 µA
VI = 0.4 V –100
SENSE TL7702A Vref < VI < VCC – 1.5 V 0.5 2
IOH High-level output current, RESET VO = 18 V 50 µA
IOL Low-level output current, RESET VO = 0 –50 µA
ICC Supply current All inputs and outputs open 1.8 3 mA
(1) All electrical characteristics are measured with 0.1-µF capacitors connected at REF, CT, and VCC to GND.

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS(1) TL77xxAC
TL77xxAI		 UNIT
MIN TYP MAX
Output pulse duration CT = 0.1 µF 0.65 1.2 2.6 msec
Input pulse duration at RESIN 0.4 µs
tw(S) Pulse duration at sense input to switch outputs VIH = VIT− + 200 mV, VIL = VIT− − 200 mV 2 µs
tpd propagation delay time, RESIN to RESET VCC = 5V 1 µs
tr Rise time RESET VCC = 5 V(2) 0.2 µs
RESET 3.5
tf Fall time RESET VCC = 5 V(2) 3.5 µs
RESET 0.2
(1) All switching characteristics are measured with 0.1-µF capacitors connected at REF and VCC to GND.
(2) The rise and fall times are measured with a 4.7-kΩ load resistor at RESET and RESET.
TL7702A TL7705A TL7709A TL7712A TL7715A timing_slvs028.gif Figure 1. Timing Diagram

6.7 Typical Characteristics

TL7702A TL7705A TL7709A TL7712A TL7715A tc1_slvs028.gif Figure 2. Assertion Time vs Load Resistance
TL7702A TL7705A TL7709A TL7712A TL7715A tc3_slvs028.gif Figure 4. Assertion Time vs Load Capacitance
TL7702A TL7705A TL7709A TL7712A TL7715A tc2_slvs028.gif Figure 3. Deassertion Time vs Load Resistance
TL7702A TL7705A TL7709A TL7712A TL7715A tc4_slvs028.gif Figure 5. De-assertion Time vs Load Capacitance