JAJSJ97C
July 2020 – March 2022
TLIN2027-Q1
PRODUCTION DATA
1
特長
2
アプリケーション
3
概要
4
Revision History
5
概要 (続き)
6
Pin Configuration and Functions
7
Specifications
7.1
Absolute Maximum Ratings
7.2
ESD Ratings
7.3
ESD Ratings - IEC
7.4
Thermal Information
7.5
Recommended Operating Conditions
7.6
Electrical Characteristics
7.7
Switching Characteristics
7.8
Timing Requirements
7.9
Typical Characteristics
8
Parameter Measurement Information
9
Detailed Description
9.1
Overview
9.2
Functional Block Diagram
9.3
Feature Description
9.3.1
LIN (Local Interconnect Network) Bus
9.3.1.1
LIN Transmitter Characteristics
9.3.1.2
LIN Receiver Characteristics
9.3.1.2.1
Termination
9.3.2
TXD (Transmit Input and Output)
9.3.3
RXD (Receive Output)
9.3.4
VSUP (Supply Voltage)
9.3.5
GND (Ground)
9.3.6
EN (Enable Input)
9.3.7
Protection Features
9.3.8
Bus Stuck Dominant System Fault: False Wake-Up Lockout
9.3.9
Thermal Shutdown
9.3.10
Under Voltage on VSUP
9.3.11
Unpowered Device and LIN Bus
9.4
Device Functional Modes
9.4.1
Normal Mode
9.4.2
Sleep Mode
9.4.3
Standby Mode
9.4.4
Wake-Up Events
9.4.4.1
Wake-Up Request (RXD)
9.4.4.2
Mode Transitions
10
Application and Implementation
10.1
Application Information
10.2
Typical Application
10.2.1
Design Requirements
10.2.2
Detailed Design Procedures
10.2.2.1
Normal Mode Application Note
10.2.2.2
Standby Mode Application Note
10.2.3
Application Curves
11
Power Supply Recommendations
12
Layout
12.1
Layout Guidelines
12.2
Layout Example
13
Device and Documentation Support
13.1
Documentation Support
13.1.1
Related Documentation
13.2
Receiving Notification of Documentation Updates
13.3
サポート・リソース
13.4
Trademarks
13.5
Electrostatic Discharge Caution
13.6
Glossary
14
Mechanical, Packaging, and Orderable Information
パッケージ・オプション
メカニカル・データ(パッケージ|ピン)
D|8
MSOI002K
DRB|8
MPDS118K
サーマルパッド・メカニカル・データ
DRB|8
QFND619
発注情報
jajsj97c_oa
jajsj97c_pm
8
Parameter Measurement Information
Figure 8-1
Test System: Operating Voltage Range with RX and TX Access: Parameters 9, 10
Figure 8-2
RX Response: Operating Voltage Range
Figure 8-3
LIN Bus Input Signal
Figure 8-4
LIN Receiver Test with RX access Param 17, 18, 19, 20
Figure 8-5
V
SUP_NON_OP
Param
11
Figure 8-6
Test Circuit for I
BUS_LIM
at Dominant State (Driver on) Param 12
Figure 8-7
Test Circuit for I
BUS_PAS_dom
; TXD = Recessive State V
BUS
= 0 V, Param 13
Figure 8-8
Test Circuit for I
BUS_PAS_rec
Param 14
Figure 8-9
Test Circuit for I
BUS_NO_GND
Loss of GND
Figure 8-10
Test Circuit for I
BUS_NO_BAT
Loss of Battery
Figure 8-11
Test Circuit Slope Control and Duty Cycle Param
27, 28, 29, 30
Figure 8-12
Definition of Bus Timing Parameters
Figure 8-13
Propagation Delay Test Circuit; Param 31, 32
Figure 8-14
Propagation Delay
Figure 8-15
Mode Transitions
Figure 8-16
Wake-up Through EN
Figure 8-17
Wake-up through LIN
Figure 8-18
Test Circuit for AC Characteristics