SBOSAG5 December   2024  – December 2024 TLV2888

PRODMIX  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information: TLV2888
    5. 5.5 Electrical Characteristics
    6. 5.6 Typical Characteristics
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Input Common-Mode Range
      2. 6.3.2 Phase-Reversal Protection
      3. 6.3.3 Chopping Transients
      4. 6.3.4 EMI Rejection
      5. 6.3.5 Electrical Overstress
      6. 6.3.6 MUX-Friendly Inputs
    4. 6.4 Device Functional Modes
  8. 7 Application and Implementation
    1. 7.1 Application Information
      1. 7.1.1 Basic Noise Calculations
    2. 7.2 Typical Applications
      1. 7.2.1 High-Side Current Sensing
        1. 7.2.1.1 Design Requirements
        2. 7.2.1.2 Detailed Design Procedure
        3. 7.2.1.3 Application Curve
      2. 7.2.2 Programmable Current Source
      3. 7.2.3 Programmable Current Source For A Grounded Load
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
      2. 7.4.2 Layout Example
  9. 8 Device and Documentation Support
    1. 8.1 Device Support
      1. 8.1.1 Development Support
        1. 8.1.1.1 PSpice® for TI
        2. 8.1.1.2 TINA-TI™ Simulation Software (Free Download)
    2. 8.2 Documentation Support
      1. 8.2.1 Related Documentation
    3. 8.3 Receiving Notification of Documentation Updates
    4. 8.4 Support Resources
    5. 8.5 Trademarks
    6. 8.6 Electrostatic Discharge Caution
    7. 8.7 Glossary
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ（パッケージ｜ピン）
  • D|8
サーマルパッド・メカニカル・データ
発注情報

5.6 Typical Characteristics

at TA = 25°C, VS = ±18V, VCM = VS / 2, and RL = 10kΩ (unless otherwise noted)

TLV2888 Offset Voltage Distribution
 70 units
Figure 5-1 Offset Voltage Distribution
TLV2888 Offset Voltage Drift
TA = –40°C to +125°C, 70 units
Figure 5-3 Offset Voltage Drift
TLV2888 Input Bias Current Distribution, IBP
70 units
Figure 5-5 Input Bias Current Distribution, IBP
TLV2888 Offset Voltage vs Common-Mode Voltage
 
Figure 5-7 Offset Voltage vs Common-Mode Voltage
TLV2888 Offset Voltage vs Temperature
 5 typical units
Figure 5-9 Offset Voltage vs Temperature
TLV2888 Input Bias Current vs Common-Mode Voltage
 
Figure 5-11 Input Bias Current vs Common-Mode Voltage
TLV2888 Closed-Loop Gain vs Frequency
 
Figure 5-13 Closed-Loop Gain vs Frequency
TLV2888 Output Voltage Swing vs Output Current (Sourcing)
 
Figure 5-15 Output Voltage Swing vs
Output Current (Sourcing)
TLV2888 CMRR and PSRR vs Frequency
 
Figure 5-17 CMRR and PSRR vs Frequency
TLV2888 PSRR vs Temperature
 5 typical units
Figure 5-19 PSRR vs Temperature
TLV2888 Input Voltage Noise Spectral Density vs Frequency
 
Figure 5-21 Input Voltage Noise Spectral Density vs Frequency
TLV2888 THD+N vs Frequency
 VOUT = 4VRMS
Figure 5-23 THD+N vs Frequency
TLV2888 Quiescent Current vs Supply Voltage
 5 typical units
Figure 5-25 Quiescent Current vs Supply Voltage
TLV2888 Open-Loop Output Impedance vs Frequency
 
Figure 5-27 Open-Loop Output Impedance vs Frequency
TLV2888 Small-Signal Overshoot vs Capacitive Load
Gain = 1, 10mV step
Figure 5-29 Small-Signal Overshoot vs
Capacitive Load
TLV2888 Positive Overload Recovery
 
Figure 5-31 Positive Overload Recovery
TLV2888 Small-Signal Step Response
Gain = 1, 10mV step
Figure 5-33 Small-Signal Step Response
TLV2888 Large-Signal Step Response
Gain = 1, 10V step
Figure 5-35 Large-Signal Step Response
TLV2888 Phase Margin vs Capacitive Load
 
Figure 5-37 Phase Margin vs Capacitive Load
TLV2888 Short Circuit Current vs Temperature
 
Figure 5-39 Short Circuit Current vs Temperature
TLV2888 EMIRR vs Frequency
 
Figure 5-41 EMIRR vs Frequency
TLV2888 Offset Voltage Distribution
TA = 125°C, 70 units
Figure 5-2 Offset Voltage Distribution
TLV2888 Input Bias Current Distribution, IBN
70 units
Figure 5-4 Input Bias Current Distribution, IBN
TLV2888 Input Offset Current Distribution
 70 units
Figure 5-6 Input Offset Current Distribution
TLV2888 Offset Voltage vs Common-Mode Voltage
 TA = 125°C
Figure 5-8 Offset Voltage vs Common-Mode Voltage
TLV2888 Offset Voltage vs Supply Voltage
 5 typical units
Figure 5-10 Offset Voltage vs Supply Voltage
TLV2888 Open-Loop Gain and Phase vs Frequency
 
Figure 5-12 Open-Loop Gain and Phase vs Frequency
TLV2888 Input Bias Current and Offset Current vs Temperature
 
Figure 5-14 Input Bias Current and Offset Current vs Temperature
TLV2888 Output Voltage Swing vs Output Current (Sinking)
 
Figure 5-16 Output Voltage Swing vs
Output Current (Sinking)
TLV2888 CMRR vs Temperature
 5 typical units
Figure 5-18 CMRR vs Temperature
TLV2888 0.1Hz to 10Hz Voltage Noise
 
Figure 5-20 0.1Hz to 10Hz Voltage Noise
TLV2888 Input Current Noise Spectral Density vs Frequency
 
Figure 5-22 Input Current Noise Spectral Density vs Frequency
TLV2888 THD+N vs Output Amplitude
 f = 1kHz
Figure 5-24 THD+N vs Output Amplitude
TLV2888 Quiescent Current vs Temperature
 5 typical units
Figure 5-26 Quiescent Current vs Temperature
TLV2888 Small-Signal Overshoot vs Capacitive Load
Gain = –1, 10mV step
Figure 5-28 Small-Signal Overshoot vs
Capacitive Load
TLV2888 No Phase Reversal
 
Figure 5-30 No Phase Reversal
TLV2888 Negative Overload Recovery
 
Figure 5-32 Negative Overload Recovery
TLV2888 Small-Signal Step Response
Gain = –1, 10mV step
Figure 5-34 Small-Signal Step Response
TLV2888 Large-Signal Step Response
Gain = –1, 10V step
Figure 5-36 Large-Signal Step Response
TLV2888 Settling Time
10V step, 0.01% settling
Figure 5-38 Settling Time
TLV2888 Maximum Output Voltage vs Frequency
 
Figure 5-40 Maximum Output Voltage vs Frequency
TLV2888 Channel Separation
 
Figure 5-42 Channel Separation