JAJSG00A August 2018 – December 2018 TLV6001-Q1 , TLV6002-Q1
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
| TITLE | FIGURE |
|---|---|
| Open-Loop Gain and Phase vs Frequency | Figure 1 |
| Quiescent Current vs Supply Voltage | Figure 2 |
| Offset Voltage Production Distribution | Figure 3 |
| Offset Voltage vs Common-Mode Voltage (Maximum Supply) | Figure 4 |
| CMRR and PSRR vs Frequency (RTI) | Figure 5 |
| 0.1-Hz to 10-Hz Input Voltage Noise (5.5 V) | Figure 6 |
| Input Voltage Noise Spectral Density vs Frequency (1.8 V, 5.5 V) | Figure 7 |
| Input Bias and Offset Current vs Temperature | Figure 8 |
| Open-Loop Output Impedance vs Frequency | Figure 9 |
| Maximum Output Voltage vs Frequency and Supply Voltage | Figure 10 |
| Output Voltage Swing vs Output Current | Figure 11 |
| Closed-Loop Gain vs Frequency, G = 1, –1, 10 (1.8 V) | Figure 12 |
| Small-Signal Step Response, Noninverting (1.8 V) | Figure 13 |
| Small-Signal Step Response, Noninverting (5.5 V) | Figure 14 |
| Large-Signal Step Response, Noninverting (1.8 V) | Figure 15 |
| Large-Signal Step Response, Noninverting (5.5 V) | Figure 16 |
| No Phase Reversal | Figure 17 |
| EMIRR IN+ vs Frequency | Figure 18 |