JAJSR20 January 2024 TMP119
PRODUCTION DATA
The device that initiates the transfer is called a controller, and the devices controlled by the controller are targets. The bus must be controlled by a controller device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions.
To address a specific device, a START condition is initiated, indicated by pulling the data line (SDA) from a high- to low-logic level when the SCL pin is high. All targets on the bus shift in the target address byte on the rising edge of the clock, and the last bit indicates whether a read or write operation is intended. During the ninth clock pulse, the addressed target generates an acknowledge and pulls the SDA pin low to respond to the controller.
A data transfer is then initiated and sent over eight clock pulses followed by an acknowledge bit. During the data transfer, the SDA pin must remain stable when the SCL pin is high because any change in the SDA pin when the SCL pin is high is interpreted as a START or STOP signal.
When all data are transferred, the controller generates a repeated START condition or a STOP condition.
For best precision, TI recommends to avoid I2C communication during an active conversion