JAJSNE3B march   2022  – july 2023 TMUX7348F , TMUX7349F

PRODMIX  

  1.   1
  2. 特長
  3. アプリケーション
  4. 概要
  5. Revision History
  6. Device Comparison Table
  7. Pin Configuration and Functions
  8. Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Thermal Information
    4. 7.4  Recommended Operating Conditions
    5. 7.5  Electrical Characteristics (Global)
    6. 7.6  ±15 V Dual Supply: Electrical Characteristics
    7. 7.7  ±20 V Dual Supply: Electrical Characteristics
    8. 7.8  12 V Single Supply: Electrical Characteristics
    9. 7.9  36 V Single Supply: Electrical Characteristics
    10. 7.10 Typical Characteristics
  9. Parameter Measurement Information
    1. 8.1  On-Resistance
    2. 8.2  Off-Leakage Current
    3. 8.3  On-Leakage Current
    4. 8.4  Input and Output Leakage Current Under Overvoltage Fault
    5. 8.5  Break-Before-Make Delay
    6. 8.6  Enable Delay Time
    7. 8.7  Transition Time
    8. 8.8  Fault Response Time
    9. 8.9  Fault Recovery Time
    10. 8.10 Fault Flag Response Time
    11. 8.11 Fault Flag Recovery Time
    12. 8.12 Charge Injection
    13. 8.13 Off Isolation
    14. 8.14 Crosstalk
    15. 8.15 Bandwidth
    16. 8.16 THD + Noise
  10. Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Flat ON- Resistance
      2. 9.3.2 Protection Features
        1. 9.3.2.1 Input Voltage Tolerance
        2. 9.3.2.2 Powered-Off Protection
        3. 9.3.2.3 Fail-Safe Logic
        4. 9.3.2.4 Overvoltage Protection and Detection
        5. 9.3.2.5 Adjacent Channel Operation During Fault
        6. 9.3.2.6 ESD Protection
        7. 9.3.2.7 Latch-Up Immunity
        8. 9.3.2.8 EMC Protection
      3. 9.3.3 Overvoltage Fault Flags
      4. 9.3.4 Bidirectional and Rail-to-Rail Operation
      5. 9.3.5 1.8 V Logic Compatible Inputs
      6. 9.3.6 Integrated Pull-Down Resistor on Logic Pins
    4. 9.4 Device Functional Modes
      1. 9.4.1 Normal Mode
      2. 9.4.2 Fault Mode
      3. 9.4.3 Truth Tables
  11. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
      3. 10.2.3 Application Curves
    3. 10.3 Power Supply Recommendations
    4. 10.4 Layout
      1. 10.4.1 Layout Guidelines
      2. 10.4.2 Layout Example
  12. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 ドキュメントの更新通知を受け取る方法
    3. 11.3 サポート・リソース
    4. 11.4 Trademarks
    5. 11.5 静電気放電に関する注意事項
    6. 11.6 用語集
  13. 12Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Input and Output Leakage Current Under Overvoltage Fault

If the voltage for any of the source pins rises above the fault supplies (VFP or VFN), the overvoltage protection feature of the TMUX7348F and TMUX7349F is triggered to turn off the switch under fault, keeping the fault channel in high-impedance state. IS(FA) and ID(FA) denotes the input and output leakage current under overvoltage fault conditions, respectively. For ID(FA), the device is disabled to measure leakage current on the drain pin without being impacted by the 40 kΩ impedance to the fault supply. When the overvoltage fault occurs, the supply (or supplies) can either be in normal operating condition (Figure 8-4) or abnormal operating condition (Figure 8-5). During abnormal operating condition, the supply (or supplies) can either be unpowered (VDD= VSS = VFN = VFP = 0 V) or floating (VDD= VSS = VFN = VFP = no connection), and remains within the leakage performance specifications.

GUID-20220307-SS0I-KQNM-MCNT-RDKXR1LRDNGQ-low.svg Figure 8-4 Measurement Setup for Input and Output Leakage Current under Overvoltage Fault with Normal Supplies
GUID-20220307-SS0I-81TR-CJWL-BBCPCK9MSLFP-low.svg Figure 8-5 Measurement Setup for Input and Output Leakage Current Under Overvoltage Fault with Unpowered or Floating Supplies