SLVS639F October 2007 – February 2016 TPD12S521
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.
TPD12S521 provides IEC61000-4-2 Level 4 Contact ESD rating to the HDMI 1.4 transmitter port. Integrated voltage-level shifting reduces the board space needed to implement the control lines.
Refer to Figure 2 for a typical schematic for an HDMI 1.4 transmitter port protected with TPD12S521. The eight TMDS data lines (D2+/-, D1+/-, D0+/-, CLK+/-) each have two pins on TPD12S521 to connect to. The TMDS data lines flow through their respective pin pairs, attaching to the passive ESD protection circuitry. To block reverse current to the 3.3-V logic power rail, connect CEC_OUT to the 3.3-V logic level with a 27-kΩ pull-up resistor in series with a Schottky diode.
For this example, use the following table as input parameters:
Design Parameters | Example Value |
---|---|
Voltage on 5V_SUPPLY | 4.5 V - 5.5 V |
Voltage on LV_SUPPLY | 1.7 V - 1.9 V |
To begin the design process the designer needs to know the 5V_SUPPLY voltage range and the logic level, LV_SUPPLY, voltage range.