SLVSA55B November 2009 – November 2016 TPD4S1394
PRODUCTION DATA.
NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.
TPD4S1394 has both high-speed ESD cells to protect the D1+, D1–, D2+, and D2– lines and live insertion detection circuit to identify improper status during insertion and to control the external power switch.
For this design example, a TPD4S1394 is used to protect the FireWire connector and detect live insertion.
Table 1 shows the design parameters:
PARAMETER | EXAMPLE VALUE |
---|---|
Power supply, VCC | 3.3 V |
Data line operating frequency | 400 MHz (800 Mbps) |
The data transfer rate of 800 Mbps is well below the bandwidth of the data pins of TPD4S1394. So the parasitics associated with the ESD cells on these lines do not degrade the signal integrity. 3.3-V power supplies are commonly available from the board and can be used to power the live insertion detection circuit.
D+, D– Pins |
D+, D– Pins |