SLVSBP3C December   2012  – May 2015 TPD5S116

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Simplified Schematic
  5. 5 Revision History
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Electrical Characteristics
    6. 7.6  Voltage Level Shifter, SCL, SDA Lines
    7. 7.7  Voltage Level Shifter, CEC Line
    8. 7.8  Voltage Level Shifter, HPD Line
    9. 7.9  EN
    10. 7.10 Utility Pin
    11. 7.11 I/O Capacitances
    12. 7.12 Dynamic Load Characteristics
    13. 7.13 SCL, SDA Lines, VCCA = 1.2 V
    14. 7.14 CEC Line, VCCA = 1.2 V
    15. 7.15 HPD Line, VCCA = 1.2 V
    16. 7.16 SCL, SDA Lines, VCCA = 1.5 V
    17. 7.17 CEC Line, VCCA = 1.5 V
    18. 7.18 HPD Line, VCCA = 1.5 V
    19. 7.19 SCL, SDA Lines, VCCA = 1.8 V
    20. 7.20 CEC Line, VCCA = 1.8 V
    21. 7.21 HPD Line, VCCA = 1.8 V
    22. 7.22 SCL, SDA Lines, VCCA = 2.5 V
    23. 7.23 CEC Line, VCCA = 2.5 V
    24. 7.24 HPD Line, VCCA = 2.5 V
    25. 7.25 SCL, SDA Lines, VCCA = 3.3 V
    26. 7.26 CEC Line, VCCA = 3.3 V
    27. 7.27 HPD Line, VCCA = 3.3 V
    28. 7.28 SCL, SDA Lines, VCCA = 5 V
    29. 7.29 CEC Line, VCCA = 5 V
    30. 7.30 HPD Line, VCCA = 5 V
    31. 7.31 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  IEC 61000-4-2 Level 4 ESD Protection
      2. 8.3.2  Conforms to HDMI Control and 5VOUT Compliance Tests Without External Components
      3. 8.3.3  Auto-direction Sensing I2C Level Shifter with One-Shot Circuit to Drive Long HDMI Cable (750-pF Load)
      4. 8.3.4  Back Drive Protection
      5. 8.3.5  55-mA Load Switch with Short Circuit Protection
      6. 8.3.6  Hot Plug Detect Module with Pull Down Resistor
      7. 8.3.7  Integrated Pull-up and Pull-down Resistors per HDMI Specification
      8. 8.3.8  Utility Pin ESD Protection for Ethernet and Audio Return
      9. 8.3.9  DDC/CEC LEVEL SHIFT Circuit Operation
      10. 8.3.10 DDC/CEC Level Shifter Operational Notes For VCCA = 1.8V
      11. 8.3.11 Rise-Time Accelerators
      12. 8.3.12 Noise Considerations
      13. 8.3.13 HDMI Compliance
    4. 8.4 Device Functional Modes
  9. 9 Applications and Implementations
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Resistor Pull-Up Value Selection
        2. 9.2.2.2 Input Capacitor (Optional)
        3. 9.2.2.3 Output Capacitor (Optional)
      3. 9.2.3 Application Curve
  10. 10Power Supply Requirements
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Community Resources
    2. 12.2 Trademarks
    3. 12.3 Electrostatic Discharge Caution
    4. 12.4 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

9 Applications and Implementations

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

TPD5S116 provides IEC 61000-4-2 Level 4 Contact ESD rating to the HDMI 2.0 transmitter port, with backwards compatibility. Buffered voltage level translators (VLT) translate DDC and CEC channels bidirectionally. The system is designed to work properly with no external pull-up resistors on the DDC, CEC, and HPD lines. The CEC line has an integrated 3.3-V rail, eliminating the need for a 3.3-V supply on board.

9.2 Typical Application

The TPD5S116 is placed as close as possible to the HDMI connector to provide voltage level translation, 5V_OUT current limiting and overall ESD protection for the HDMI Controller.

TPD5S116 typ_app_slvsbp3.gifFigure 19. Application Schematics For HDMI Controllers With One GPIO For HDMI Interface Control

9.2.1 Design Requirements

For this example, use Table 2 as the input parameters:

Table 2. HDMI Controller Using One Control Line Design Parameters

DESIGN PARAMETERS EXAMPLE VALUE
Voltage on VCCA 1.8 V
Voltage on 5V_SYS 5.0 V
Drive EN low (disabled) -0.5 – 0.4 V
Drive EN low (enabled) 1.0 V to 1.8 V
Drive HPD_CON low (disabled) 0 V – 0.8 V
Drive HPD_CON high (enabled) 2.0 V – 5.0 V
Drive a logical "1" SYS to CON SCL and SDA 1.26 V – 1.8 V
CEC
CON to SYS SCL and SDA 3.5 V – 5.0 V
CEC 2.31 V – 3.3 V
Drive a logical "0" SYS to CON SCL and SDA -0.5 V – 0.11 V
CEC
CON to SYS SCL and SDA -0.5 V – 1.5 V
CEC -0.5 V – 0.99 V

9.2.2 Detailed Design Procedure

To begin the design process the designer needs to know the 5V_SYS voltage range and the logic level, VCCA, voltage range.

9.2.2.1 Resistor Pull-Up Value Selection

The system is designed to work properly with no external pull-up resistors on the DDC, CEC, and HPD lines.

9.2.2.2 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between 5V_SYS and GND. A 10-μF ceramic capacitor, CIN, placed close to the pins, is usually sufficient. Higher values of CIN can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

9.2.2.3 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, a CIN greater than CLOAD is highly recommended. A CLOAD greater than CIN can cause 5V_CON to exceed 5V_SYS when the system supply is removed. A CIN to CLOAD ratio of 10 to 1 is recommended for minimizing 5V_SYS dip caused by inrush currents during startup.

9.2.3 Application Curve

TPD5S116 shift_graph_lvsbp3.pngFigure 20. DDC Level Shifter Operation (Connector To System Direction)