SLVSH67
September 2024
TPS26750
PRODUCTION DATA
1
1
Features
2
Applications
3
Description
4
Pin Configuration and Functions
5
Specifications
5.1
Absolute Maximum Ratings
5.1.1
TPS26750 - Absolute Maximum Ratings
5.1.2
TPS26750 - Absolute Maximum Ratings
5.2
ESD Ratings
5.3
Recommended Operating Conditions
5.3.1
TPS26750 - Recommended Operating Conditions
5.4
Recommended Capacitance
5.5
Thermal Information
5.5.1
TPS26750 - Thermal Information
5.6
Power Supply Characteristics
5.7
Power Consumption
5.8
PP_5V Power Switch Characteristics
5.9
POWER_PATH_EN Characteristics - TPS26750
5.10
Power Path Supervisory
5.11
CC Cable Detection Parameters
5.12
CC VCONN Parameters
5.13
CC PHY Parameters
5.14
Thermal Shutdown Characteristics
5.15
ADC Characteristics
5.16
Input/Output (I/O) Characteristics
5.17
BC1.2 Characteristics
5.18
I2C Requirements and Characteristics
5.19
Typical Characteristics
6
Parameter Measurement Information
7
Detailed Description
7.1
Overview
7.2
Functional Block Diagram
7.3
Feature Description
7.3.1
USB-PD Physical Layer
7.3.1.1
USB-PD Encoding and Signaling
7.3.1.2
USB-PD Bi-Phase Marked Coding
7.3.1.3
USB-PD Transmit (TX) and Receive (Rx) Masks
7.3.1.4
USB-PD BMC Transmitter
7.3.1.5
USB-PD BMC Receiver
7.3.1.6
Squelch Receiver
7.3.2
Power Management
7.3.2.1
Power-On And Supervisory Functions
7.3.2.2
VBUS LDO
7.3.3
Power Paths
7.3.3.1
Internal Sourcing Power Paths
7.3.3.1.1
PP_5V Current Clamping
7.3.3.1.2
PP_5V Local Overtemperature Shut Down (OTSD)
7.3.3.1.3
PP_5V OVP
7.3.3.1.4
PP_5V UVLO
7.3.3.1.5
PP_5Vx Reverse Current Protection
7.3.3.1.6
PP_CABLE Current Clamp
7.3.3.1.7
PP_CABLE Local Overtemperature Shut Down (OTSD)
7.3.3.1.8
PP_CABLE UVLO
7.3.4
Cable Plug and Orientation Detection
7.3.4.1
Configured as a Source
7.3.4.2
Configured as a Sink
7.3.4.3
Configured as a DRP
7.3.4.4
Dead Battery Advertisement
7.3.5
Overvoltage Protection (CC1, CC2)
7.3.6
Default Behavior Configuration (ADCIN1, ADCIN2)
7.3.7
ADC
7.3.8
BC 1.2 (USB_P, USB_N)
7.3.9
Digital Interfaces
7.3.9.1
General GPIO
7.3.9.2
I2C Interface
7.3.10
Digital Core
7.3.11
I2C Interface
7.3.11.1
I2C Interface Description
7.3.11.1.1
I2C Clock Stretching
7.3.11.1.2
I2C Address Setting
7.3.11.1.3
Unique Address Interface
7.4
Device Functional Modes
7.4.1
Pin Strapping to Configure Default Behavior
7.4.2
Power States
7.5
Thermal Shutdown
8
Application and Implementation
8.1
Application Information
8.2
Typical Application
8.2.1
Design Requirements
8.2.1.1
Programmable Power Supply (PPS) - Design Requirements
8.2.1.2
Liquid Detection Design Requirements
8.2.1.3
BC1.2 Application Design Requirements
8.2.1.4
USB Data Support Design Requirements
8.2.1.5
EPR Design Requirements
8.2.2
Detailed Design Procedure
8.2.2.1
Programmable Power Supply (PPS)
8.2.2.2
Liquid Detection
8.2.2.3
BC1.2 Application
8.2.2.4
USB Data Support
8.2.2.5
Power Delivery EPR Support
8.2.3
Application Curves
8.2.3.1
Programmable Power Supply (PPS) Application Curves
8.2.3.2
Liquid Detection Application Curves
8.2.3.3
BC1.2 Application Curves
8.2.3.4
USB Data Support Application Curves
8.2.3.5
EPR Application Curves
8.3
Power Supply Recommendations
8.3.1
3.3V Power
8.3.1.1
VIN_3V3 Input Switch
8.3.2
1.5V Power
8.3.3
Recommended Supply Load Capacitance
8.4
Layout
8.4.1
TPS26750 - Layout
8.4.1.1
Layout Guidelines
8.4.1.1.1
Recommended Via Size
8.4.1.1.2
Minimum Trace Widths
8.4.1.2
Layout Example
8.4.1.2.1
TPS26750 Schematic Layout Example
8.4.1.2.2
TPS26750 Layout Example - PCB Plots
8.4.1.2.2.1
TPS26750 Component Placement
8.4.1.2.2.2
TPS26750 PP5V
8.4.1.2.2.3
TPS26750 PP_EXT
8.4.1.2.2.4
TPS26750 VBUS
8.4.1.2.2.5
TPS26750 I/O
8.4.1.2.2.6
TPS26750 PPEXT Gate Driver
8.4.1.2.2.7
TPS26750 GND
9
Device and Documentation Support
9.1
Device Support
9.1.1
Third-Party Products Disclaimer
9.2
Documentation Support
9.2.1
Related Documentation
9.3
Support Resources
9.4
Trademarks
9.5
Electrostatic Discharge Caution
9.6
Glossary
10
Revision History
11
Mechanical, Packaging, and Orderable Information
パッケージ・オプション
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
メカニカル・データ(パッケージ|ピン)
RSM|32
サーマルパッド・メカニカル・データ
RSM|32
QFND112H
発注情報
slvsh67_oa
slvsh67_pm
8.2.2
Detailed Design Procedure