JAJSD46B January   2017  – September 2021 TPS3850-Q1

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Timing Diagrams
    8. 6.8 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagrams
    3. 7.3 Feature Description
      1. 7.3.1 CRST
      2. 7.3.2 RESET
      3. 7.3.3 Over- and Undervoltage Fault Detection
      4. 7.3.4 Adjustable Operation Using the TPS3850H01Q1
      5. 7.3.5 Window Watchdog
        1. 7.3.5.1 SET0 and SET1
          1. 7.3.5.1.1 Enabling the Window Watchdog
          2. 7.3.5.1.2 Disabling the Watchdog Timer When Using the CRST Capacitor
          3. 7.3.5.1.3 SET0 and SET1 During Normal Watchdog Operation
      6. 7.3.6 Window Watchdog Timer
        1. 7.3.6.1 CWD
        2. 7.3.6.2 WDI Functionality
        3. 7.3.6.3 WDO Functionality
    4. 7.4 Device Functional Modes
      1. 7.4.1 VDD is Below VPOR ( VDD < VPOR)
      2. 7.4.2 Above Power-On-Reset But Less Than UVLO (VPOR ≤ VDD < VUVLO)
      3. 7.4.3 Above UVLO But Less Than VDD (min) (VUVLO ≤ VDD < VDD (min))
      4. 7.4.4 Normal Operation (VDD ≥ VDD (min))
  8. 8 Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 CRST Delay
        1. 8.1.1.1 Factory-Programmed Reset Delay Timing
        2. 8.1.1.2 Programmable Reset Delay Timing
      2. 8.1.2 CWD Functionality
        1. 8.1.2.1 Factory-Programmed Timing Options
        2. 8.1.2.2 Adjustable Capacitor Timing
        3. 8.1.2.3 45
      3. 8.1.3 Adjustable SENSE Configuration
      4. 8.1.4 Overdrive on the SENSE Pin
    2. 8.2 Typical Applications
      1. 8.2.1 Design 1: Monitoring a 1.2-V Rail with Factory-Programmable Watchdog Timing
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
          1. 8.2.1.2.1 Monitoring the 1.2-V Rail
          2. 8.2.1.2.2 Meeting the Minimum Reset Delay
          3. 8.2.1.2.3 Setting the Watchdog Window
          4. 8.2.1.2.4 Calculating the RESET and WDO Pullup Resistor
        3. 8.2.1.3 Application Curves
      2. 8.2.2 Design 2: Using the TPS3850H01Q1 to Monitor a 0.7-V Rail With an Adjustable Window Watchdog Timing
        1. 8.2.2.1 Design Requirements
        2. 8.2.2.2 Detailed Design Procedure
          1. 8.2.2.2.1 Meeting the Minimum Reset Delay
          2. 8.2.2.2.2 Setting the Window Watchdog
          3. 8.2.2.2.3 Watchdog Disabled During the Initialization Period
          4. 8.2.2.2.4 Calculating the Sense Resistor
        3. 8.2.2.3 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Development Support
        1. 11.1.1.1 Evaluation Module
      2. 11.1.2 Device Nomenclature
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Receiving Notification of Documentation Updates
    4. 11.4 サポート・リソース
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ（パッケージ｜ピン）
  • DRC|10
サーマルパッド・メカニカル・データ
発注情報

6.8 Typical Characteristics

all curves are taken at TA = 25°C with 1.6 V ≤ VDD ≤ 6.5 V (unless otherwise noted)

GUID-DEF72E53-5D93-498E-8E43-5B74FF72E35E-low.gifFigure 6-4 VIT+(OV) Accuracy vs Temperature
GUID-B3F36075-0C1A-47E9-A2E4-3D87606136D6-low.gifFigure 6-6 VIT-(OV) Accuracy vs Temperature
GUID-3C236833-59E7-4492-A93D-000353107F77-low.gif
Includes G and H versions; with 1.2-V, 1.8-V, 3.0-V, 3.3-V, and 5-V thresholds; total units = 41,111
Figure 6-8 VIT+(OV) Accuracy Histogram
GUID-EFA0A449-83D8-4691-A2B3-CAC6E076F356-low.gifFigure 6-10 CWD Charging Current vs Temperature
GUID-B65682C2-B1DC-456A-808A-A24D9FE6A9A9-low.gif
VDD = 1.6 V
Figure 6-12 Low-Level RESET Voltage vs RESET Current
GUID-0EA78683-B5A0-46C0-81A4-031F18E25E87-low.gif
VDD = 1.6 V, VIT+(OV) = 0.936 V
Figure 6-14 Propagation Delay vs Overdrive
GUID-01C178BB-59DB-4D9C-B6D2-4C5851DE18ED-low.gif
VDD = 1.6 V, VIT-(UV) = 0.864 V
Figure 6-16 Propagation Delay vs Overdrive
GUID-0759CACB-E3FC-4BBB-BAD9-A71FB5CBAFA5-low.gif
VDD = 1.6 V, VIT+(OV) = 0.936 V
Figure 6-18 SENSE Glitch Immunity vs Temperature
GUID-F646E899-6F8C-47E2-B8C9-799C6A3D7302-low.gif
VDD = 1.6 V, VIT-(UV) = 0.864 V
Figure 6-20 SENSE Glitch Immunity vs Temperature
GUID-02808BB0-E81F-4B33-BCA0-C243291C8B59-low.gifFigure 6-5 VIT-(UV) Accuracy vs Temperature
GUID-52B110E9-FD37-432E-AE48-5AB1EED6394C-low.gifFigure 6-7 VIT+(UV) Accuracy vs Temperature
GUID-973A36B7-8B9E-4A81-AA87-084282627126-low.gif
Includes G and H versions; with 1.2-V, 1.8-V, 3.0-V, 3.3-V, and 5-V thresholds; total units = 41,111
Figure 6-9 VIT-(UV) Accuracy Histogram
GUID-20B06A0D-B2BA-41F7-A195-33C5FB8C0047-low.gifFigure 6-11 Supply Current vs Power-Supply Voltage
GUID-7DC1EF33-B254-468A-A4D9-1DCD8B53E691-low.gif
VDD = 6.5 V
Figure 6-13 Low-Level RESET Voltage vs RESET Current
GUID-DA13FE59-5B5F-41D3-AD10-ED5ADD0C41BD-low.gif
VDD = 6.5 V, VIT+(OV) = 0.936 V
Figure 6-15 Propagation Delay vs Overdrive
GUID-805C272D-84B4-4B9A-BEA6-18F104B1EC41-low.gif
VDD = 6.5 V, VIT-(UV) = 0.864 V
Figure 6-17 Propagation Delay vs Overdrive
GUID-8D8580C5-2B42-42FF-9509-99C9456B9787-low.gif
VDD = 6.5 V, VIT+(OV) = 0.936 V
Figure 6-19 SENSE Glitch Immunity vs Temperature
GUID-0F47311D-5FF5-45D2-BD79-322A84DDFE82-low.gif
VDD = 6.5 V, VIT-(UV) = 0.864 V
Figure 6-21 SENSE Glitch Immunity vs Temperature