JAJSJZ4B October   2020  – June 2024 TPS54J061

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Typical Characteristics
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1  Enable and Internal LDO
      2. 6.3.2  Split Rail and External LDO
      3. 6.3.3  Output Voltage Setting
      4. 6.3.4  Soft Start and Output-Voltage Tracking
      5. 6.3.5  Frequency and Operation Mode Selection
      6. 6.3.6  D-CAP3™ Control Mode
      7. 6.3.7  Current Sense and Positive Overcurrent Protection
      8. 6.3.8  Low-side FET Negative Current Limit
      9. 6.3.9  Power Good
      10. 6.3.10 Overvoltage and Undervoltage Protection
      11. 6.3.11 Out-Of-Bounds Operation (OOB)
      12. 6.3.12 Output Voltage Discharge
      13. 6.3.13 UVLO Protection
      14. 6.3.14 Thermal Shutdown
    4. 6.4 Device Functional Modes
      1. 6.4.1 Auto-Skip Eco-Mode Light Load Operation
      2. 6.4.2 Forced Continuous-Conduction Mode
      3. 6.4.3 Pre-Bias Start-up
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
        1. 7.2.2.1  Choose the Switching Frequency and Operation Mode (MODE Pin)
        2. 7.2.2.2  Choose the Output Inductor (L)
        3. 7.2.2.3  Set the Current Limit (TRIP)
        4. 7.2.2.4  Choose the Output Capacitors (COUT)
        5. 7.2.2.5  Choose the Input Capacitors (CIN)
        6. 7.2.2.6  Feedback Network (FB Pin)
        7. 7.2.2.7  Soft Start Capacitor (SS/REFIN Pin)
        8. 7.2.2.8  EN Pin Resistor Divider
        9. 7.2.2.9  VCC Bypass Capacitor
        10. 7.2.2.10 BOOT Capacitor
        11. 7.2.2.11 Series BOOT Resistor and RC Snubber
        12. 7.2.2.12 PGOOD Pullup Resistor
      3. 7.2.3 Application Curves
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
      2. 7.4.2 Layout Example
  9. 8 Device and Documentation Support
    1. 8.1 Documentation Support
      1. 8.1.1 Related Documentation
    2. 8.2 サポート・リソース
    3. 8.3 ドキュメントの更新通知を受け取る方法
    4. 8.4 Trademarks
    5. 8.5 用語集
    6. 8.6 静電気放電に関する注意事項
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Ordering Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

7.2.2.6 Feedback Network (FB Pin)

The output voltage is programmed by the voltage-divider resistors, RFB_T and RFB_B, shown in Equation 25. Connect RFB_T between the FB pin and the output, and connect RFB_B between the FB pin and AGND. The recommended RFB_B value is from 499 Ω to 20 kΩ. Determine RFB_T using Equation 25.

Equation 25. TPS54J061

In most applications, a feedforward capacitor (CFF) in parallel with RFB_T is recommended. CFF can improve the transient response and increase the phase margin. CFF can be required for sufficient phase margin if the output voltage is greater than 1.8 V or if the LC double pole frequency is below fSW/60. The frequency of the LC double pole for this application is calculated with Equation 26 to be 12.2 kHz. This is less than fSW / 60 so CFF is used.

Equation 26. TPS54J061

The recommended value for CFF is calculated with Equation 27. This equation selects CFF to put a zero at fLC × 3. In this example, the calculated value is 4340 pF and a standard value of 4700 pF is used. For higher output voltages, the zero from CFF must be closer to the LC double pole. For example, for a 5-V application, the zero from CFF must be placed at or even below the LC double pole.

Equation 27. TPS54J061