SLVSDV2 March   2017 TPS62136

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Device Comparison Table
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Typical Characteristics
  8. Parameter Measurement Information
    1. 8.1 Schematic
  9. Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Precise Enable
      2. 9.3.2 Power Good (PG)
      3. 9.3.3 Pin-Selectable Output Voltage (VSEL and FB2)
      4. 9.3.4 MODE
      5. 9.3.5 Undervoltage Lockout (UVLO)
      6. 9.3.6 Thermal Shutdown
    4. 9.4 Device Functional Modes
      1. 9.4.1 Pulse Width Modulation (PWM) Operation
      2. 9.4.2 Power Save Mode Operation (PWM/PFM)
      3. 9.4.3 100% Duty-Cycle Operation
      4. 9.4.4 HICCUP Current Limit And Short Circuit Protection (TPS62136 only)
      5. 9.4.5 Current Limit And Short Circuit Protection (TPS621361 only)
      6. 9.4.6 Soft-Start / Tracking (SS/TR)
      7. 9.4.7 Output Discharge Function (TPS62136 only)
      8. 9.4.8 Starting into a Pre-Biased Load (TPS621361 only)
  10. 10Application and Implementation
    1. 10.1 Application Information
      1. 10.1.1 Programming the Output Voltage
      2. 10.1.2 External Component Selection
      3. 10.1.3 Inductor Selection
      4. 10.1.4 Capacitor Selection
        1. 10.1.4.1 Output Capacitor
        2. 10.1.4.2 Input Capacitor
        3. 10.1.4.3 Soft-Start Capacitor
      5. 10.1.5 Tracking Function
      6. 10.1.6 Output Filter and Loop Stability
    2. 10.2 Typical Applications
      1. 10.2.1 Typical Application with Adjustable Output Voltage
        1. 10.2.1.1 Design Requirements
        2. 10.2.1.2 Detailed Design Procedure
        3. 10.2.1.3 Application Curves
      2. 10.2.2 Typical Application using VSEL and FB2
        1. 10.2.2.1 Design Requirements
        2. 10.2.2.2 Detailed Design Procedure
        3. 10.2.2.3 Application Curves
    3. 10.3 System Examples
      1. 10.3.1 LED Power Supply
      2. 10.3.2 Powering Multiple Loads
      3. 10.3.3 Voltage Tracking
      4. 10.3.4 Precise Soft-Start Timing
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
    3. 12.3 Thermal Considerations
  13. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 Third-Party Products Disclaimer
    2. 13.2 Receiving Notification of Documentation Updates
    3. 13.3 Related Links
    4. 13.4 Community Resources
    5. 13.5 Trademarks
    6. 13.6 Electrostatic Discharge Caution
    7. 13.7 Glossary
  14. 14Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

Programming the Output Voltage

The output voltage of the TPS62136x is adjustable. It can be programmed for output voltages from 0.8 V to 12 V, using a resistor divider from VOUT to GND. The voltage at the FB pin is regulated to 700 mV. The value of the output voltage is set by the selection of the resistor divider from Equation 8. It is recommended to choose resistor values which allow a current of at least 2 uA, meaning the value of R2 should not exceed 400 kΩ. Lower resistor values are recommended for highest accuracy and most robust design.

Equation 8. TPS62136 TPS621361 equation_R1.gif

External Component Selection

The external components have to fulfill the needs of the application, but also the stability criteria of the device´s control loop. The TPS62136x is optimized to work within a range of external components. The LC output filters inductance and capacitance have to be considered together, creating a double pole, responsible for the corner frequency of the converter (see Output Filter and Loop Stability). Table 2 can be used to simplify the output filter component selection.

Table 2. Recommended LC Output Filter Combinations(1)

10 µF 22 µF 47 µF 68 µF 100 µF 200 µF ≥400 µF
1.0 µH
1.5 µH (2) (3)
2.2 µH (3)
3.3 µH
The values in the table are nominal values.
This LC combination is the standard value and recommended for most applications. For lowest output voltage and incductor current ripple, a nominal 2.2µH inductor is recommended.
Output capacitance needs to have a ESR of ≥ 10 mΩ for stable operation, see also Powering Multiple Loads.

Inductor Selection

The TPS62136x is designed for a nominal 1.5-µH or 2.2-µH inductor. Please see the recommended operating conditions for the range of inductance. Smaller values than 1.5µH will cause a larger inductor current ripple which causes larger negative inductor current in forced PWM mode at low or no output current. Therefore they are not recommended at large voltages across the inductor as it is the case for high input voltages and low output voltages. With low output current in forced PWM mode this causes a larger negative inductor current peak which may exceed the negative current limit. At low or no output current and small inductor values the output voltage can therefore not be regulated any more.

The inductor selection is affected by several effects like inductor ripple current, output ripple voltage, PWM-to-PFM transition point and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). Equation 9 calculates the maximum inductor current.

Equation 9. TPS62136 TPS621361 SLVSAG7_eqilmax.gif
Equation 10. TPS62136 TPS621361 dIL_AEE.gif

where:

IL(max) is the maximum inductor current

ΔIL is the Peak to Peak Inductor Ripple Current

L(min) is the minimum effective inductor value.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. A margin of about 20% is recommended to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well. The following inductors have been used with the TPS62136x and are recommended for use:

Table 3. List of Inductors

TYPE INDUCTANCE [µH] CURRENT [A](1) DIMENSIONS [LxBxH] mm MANUFACTURER
XEL4020-152ME 1.5 µH, ±20% 5.2 (for 20°C temperature rise) 4 x 4 x 2.1 Coilcraft
XFL4020-152ME 1.5 µH, ±20% 4.6 4 x 4 x 2.1 Coilcraft
XEL4030-152ME 1.5 µH, ±20% 8.1 4 x 4 x 3.1 Coilcraft
XEL4030-222ME 2.2 µH, ±20% 6.1 4 x 4 x 3.1 Coilcraft
DFE322512F-1R5M 1.5 µH, ±20% 3.0(2) 3.2 x 2.5 x 1.2 Murata
Lower of IRMS at 40°C rise or ISAT at 30% drop.
For smallest size solutions that in average do not require the full output current TPS62136x can provide.

The inductor value also determines the load current at which Power Save Mode is entered:

Equation 11. TPS62136 TPS621361 SLVSAG7_eqipsm.gif

Capacitor Selection

Output Capacitor

The recommended value for the output capacitor is 47 µF. The architecture of the TPS62136x allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric. Using a higher value has advantages like smaller voltage ripple and a tighter DC output accuracy in Power Save Mode (see SLVA463).

In Power Save Mode, the output voltage ripple depends on the output capacitance, its ESR, ESL and the peak inductor current. Using ceramic capacitors provides small ESR, ESL and low ripple. The output capacitor needs to be as close as possible to the device.

For large output voltages the dc bias effect of ceramic capacitors is large and the effective capacitance has to be observed.

Input Capacitor

For most applications, 10 µF nominal is sufficient and is recommended, though a larger value reduces input current ripple further. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low ESR multilayer ceramic capacitor (MLCC) is recommended for best filtering and should be placed between VIN and GND as close as possible to those pins.

Table 4. List of Capacitors(1)

TYPE NOMINAL CAPACITANCE [µF] VOLTAGE RATING [V] SIZE MANUFACTURER
TMK212BBJ106MG-T 10 25 0805 Taiyo Yuden
EMK212BBJ226MG-T 22 16 0805 Taiyo Yuden
Lower of IRMS at 40°C rise or ISAT at 30% drop.

Soft-Start Capacitor

A capacitor connected between SS/TR pin and GND allows a user programmable start-up slope of the output voltage. A constant current source provides typically 2.5 µA to charge the external capacitance. The capacitor required for a given Soft-Start ramp time is given by:

Equation 12. TPS62136 TPS621361 equation_Css.gif

where:

CSS is the capacitance required at the SS/TR pin and

tSS is the desired Soft-Start ramp time

The fastest achievable typical ramp time is 150 µs even if the external Css capacitance is lower than 680 pF or the pin is open.

Tracking Function

If a tracking function is desired, the SS/TR pin can be used for this purpose by connecting it to an external tracking voltage. The output voltage tracks that voltage with the typical gain and offset as specified in the electrical characteristics.

When the SS/TR pin voltage is above 0.7 V, the internal voltage is clamped and the device goes to normal regulation. This works for rising and falling tracking voltages with the same behavior, as long as the input voltage is inside the recommended operating conditions. For decreasing SS/TR pin voltage in PFM mode, the device does not sink current from the output. The resulting decrease of the output voltage may therefore be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin which is VIN + 0.3 V. The SS/TR pin is internally connected with a resistor to GND when EN = 0.

If the input voltage drops below undervoltage lockout, the output voltage will go to zero, independent of the tracking voltage. Figure 4 shows how to connect devices to get ratiometric and simultaneous sequencing by using the tracking function. See also Voltage Tracking in the systems examples. SS/TR is internally clamped to approximately 3 V.

TPS62136 TPS621361 TPS62136_schematics_tracking_systems_examples.gif Figure 4. Schematic for Ratiometric and Simultaneous Startup

The resistive divider of R5 and R6 can be used to change the ramp rate of VOUT2 to be faster, slower or the same as VOUT1.

A sequential startup is achieved by connecting the PG pin of VOUT of DEVICE 1 to the EN pin of DEVICE2. PG requires a pull-up resistor. Ratiometric start up sequence happens if both supplies are sharing the same Soft-Start capacitor. Equation 12 gives the Soft-Start time, though the SS/TR current has to be doubled. Details about these and other tracking and sequencing circuits are found in SLVA470.

Note: If the voltage at the FB pin is below its typical value of 0.7 V, the output voltage accuracy may have a wider tolerance than specified. The current of 2.5 µA out of the SS/TR pin also has an influence on the tracking function, especially for high resistive external voltage dividers on the SS/TR pin.

Output Filter and Loop Stability

The devices of the TPS6213X family are internally compensated to be stable with L-C filter combinations corresponding to a corner frequency to be calculated with Equation 13:

Equation 13. TPS62136 TPS621361 SLVSAG7_eqLCfilt.gif

Proven nominal values for inductance and ceramic capacitance are given in Table 2 and are recommended for use. Different values may work, but care has to be taken on the loop stability which is affected. More information including a detailed LC stability matrix can be found in SLVA463.

The TPS62136x devices include an internal 15 pF feedforward capacitor, connected between the VOS and FB pins. This capacitor impacts the frequency behavior and sets a pole and zero in the control loop with the resistors of the feedback divider, per equation Equation 14 and Equation 15:

Equation 14. TPS62136 TPS621361 equation_fzero.gif
Equation 15. TPS62136 TPS621361 equation_fpole.gif

Though the TPS62136x devices are stable without the pole and zero being in a particular location, adjusting their location to the specific needs of the application can provide better performance in Power Save mode and/or improved transient response. An external feedforward capacitor can also be added. A more detailed discussion on the optimization for stability versus transient response can be found in SLVA289 and SLVA466.

Typical Applications

Typical Application with Adjustable Output Voltage

TPS62136 TPS621361 TPS62136_schematics_adjustable.gif Figure 5. Typical Application

Design Requirements

The design guideline provides a component selection to operate the device within the recommended operating conditions. See Table 1 for the Bill of Materials used to generate the application curves.

Detailed Design Procedure

Equation 16. TPS62136 TPS621361 equation_R1.gif

With VFB = 0.7 V:

Table 5. Setting the Output Voltage

NOMINAL OUTPUT VOLTAGE R1 R2 EXACT OUTPUT VOLTAGE
0.8 V 51 kΩ 360 kΩ 0.799 V
1.2 V 130 kΩ 180 kΩ 1.206 V
1.5 V 150 kΩ 130 kΩ 1.508 V
1.8 V 470 kΩ 300 kΩ 1.797 V
2.5 V 620 kΩ 240 kΩ 2.508 V
3.3 V 560 kΩ 150 kΩ 3.313 V
5 V 510 kΩ 82 kΩ 5.054 V
9 V 510 kΩ 43 kΩ 9.002 V
12 V 1000 kΩ 62 kΩ 11.99 V

Application Curves

TPS62136 TPS621361 D004_SLVSDV2.gif
Vout = 1.2 V PFM TA = 25°C
Figure 6. Efficiency vs Output Current
TPS62136 TPS621361 D005_SLVSDV2.gif
Vout = 1.2 V PWM TA= 25 °C
Figure 8. Efficiency vs Output Current
TPS62136 TPS621361 D003_SLVSDV2.gif
Vout = 1.8 V PWM TA = 25°C
Figure 10. Efficiency vs Output Current
TPS62136 TPS621361 D007_SLVSDV2.gif
Vout = 3.3 V PFM TA = 25°C
Figure 12. Efficiency vs Output Current
TPS62136 TPS621361 D008_SLVSDV2.gif
Vout = 3.3 V PWM TA = 25°C
Figure 14. Efficiency vs Output Current
TPS62136 TPS621361 D012_SLVSDV2.gif
Vout = 5 V PWM TA = 25°C
Figure 16. Efficiency vs Output Current
TPS62136 TPS621361 D013_SLVSDV2.gif
Vout = 9 V PFM TA = 25°C
Figure 18. Efficiency vs Output Current
TPS62136 TPS621361 D014_SLVSDV2.gif
Vout = 9 V PWM TA = 25°C
Figure 20. Efficiency vs Output Current
TPS62136 TPS621361 D017_SLVSDV2.gif
Vout = 1.2 V PWM TA = 25°C
Figure 22. Output Voltage vs Output Current
TPS62136 TPS621361 D019_SLVSDV2.gif
Vout = 1.8 V PWM TA = 25°C
Figure 24. Output Voltage vs Output Current
TPS62136 TPS621361 D020_SLVSDV2.gif
Vout = 3.3 V PWM TA = 25°C
Figure 26. Output Voltage vs Output Current
TPS62136 TPS621361 D022_SLVSDV2.gif
Vout = 5 V PWM TA = 25°C
Figure 28. Output Voltage vs Output Current
TPS62136 TPS621361 D025_SLVSDV2.gif
Vout = 9 V PWM TA = 25°C
Figure 30. Output Voltage vs Output Current
TPS62136 TPS621361 Load Transient_Vin=12V_Vout=1.2V_Iload=350mAto3.1A_PWM_Cout=3x22uF.png
Vin = 12 V; PWM Io = 350 mA to 3.1 A
Vout = 1.2 V TA= 25 °C
Figure 32. Load Transient Response
TPS62136 TPS621361 Line transient_Vout=1.2V_Vin=6 to 8.4V_PWM_Cout=3x22uF_CinTanatlumRemoved.png
Vin = 6 V to 8.4 V; PWM Io = 1 A
Vout = 1.2 V TA= 25 °C
Figure 34. Line Transient Response
TPS62136 TPS621361 VoutRipple_Vout=1.2_Vin=5_PFM_Iout=0.1A.gif
Vin = 5 V; PFM Io = 0.1 A
Vout = 1.2 V TA= 25 °C
Figure 36. Output Voltage Ripple
TPS62136 TPS621361 Load Transient_Vin=12V_Vout=1.8V_Iload=350mAto3.1A_PFM_Cout=3x22uF.png
Vout = 1.8 V PFM Io = 350 mA to 3.1 A
TA= 25 °C
Figure 38. Load Transient Response
TPS62136 TPS621361 Line transient_Vout=1.8V_Vin=6 to 8.4V_PFM_Cout=3x22uF_CinTanatlumRemoved.png
Vin = 6 V to 8.4 V; PFM Io = 1 A
Vout = 1.8 V TA= 25 °C
Figure 40. Line Transient Response
TPS62136 TPS621361 Startup_timing_test_Vin=5V_Vout=1.8V_PFM_Rload 1A.gif
Vout = 1.8 V PFM load current = 1A
TA= 25 °C
Figure 42. Start-Up Timing
TPS62136 TPS621361 VoutRipple_Vout=1.8_Vin=5_PWM_Iout=1A.gif
Vout = 1.8 V PWM Io = 1 A
TA= 25 °C
Figure 44. Output Voltage Ripple
TPS62136 TPS621361 Load Transient_Vin=12V_Vout=3.3V_Iload=350mAto3.1A_PWM_Cout=3x22uF.png
Vout = 3.3 V PWM Io = 350 mA to 3.1 A
TA= 25 °C
Figure 46. Load Transient Response
TPS62136 TPS621361 Line transient_Vout=3.3V_Vin=6 to 8.4V_PWM_Cout=3x22uF_CinTanatlumRemoved_.png
Vin = 6 V to 8.4 V; PWM Io = 1 A
Vout = 3.3 V TA= 25 °C
Figure 48. Line Transient Response
TPS62136 TPS621361 VoutRipple_Vout=3.3_Vin=12_PFM_Iout=0.1A (2).gif
Vout = 3.3 V PFM Io = 0.1 A
TA= 25 °C
Figure 50. Output Voltage Ripple
TPS62136 TPS621361 Load Transient_Vin=12V_Vout=5.0V_Iload=350mAto3.1A_PFM_Cout=3x22uF.png
Vout = 5 V PFM Io = 350 mA to 3.1 A
TA= 25 °C
Figure 52. Load Transient Response
TPS62136 TPS621361 Line transient_Vout=5V_Vin=6 to 8.4V_PFM_Cout=3x22uF_CinTanatlumRemoved.png
Vin = 6 V to 8.4 V; PFM Io = 1 A
Vout = 5 V TA= 25 °C
Figure 54. Line Transient Response
TPS62136 TPS621361 Startup_timing_Vin=12V_Vout=5V_PFM_Rload 1A.gif
Vout = 5 V PFM load current = 1A
TA= 25 °C
Figure 56. Start-Up Timing
TPS62136 TPS621361 VoutRipple_Vout=5_Vin=12_PWM_Iout=1A.gif
Vout = 5 V PWM Io = 1 A
TA= 25 °C
Figure 58. Output Voltage Ripple
TPS62136 TPS621361 Load Transient_Vin=12V_Vout=9.0V_Iload=300mAto2.7A_PWM_Cout=3x22uF.png
Vout = 9 V PWM Io = 300 mA to 2.7 A
TA= 25 °C
Figure 60. Load Transient Response
TPS62136 TPS621361 Line transient_Vout=9V_Vin=12 to 15V_PWM_Cout=3x22uF_CinTanatlumRemoved.png
Vin = 12 V to 15 V; PWM Io = 1 A
Vout = 9 V TA= 25 °C
Figure 62. Line Transient Response
TPS62136 TPS621361 VoutRipple_Vout=9_Vin=12_PFM_Iout=0.1A.gif
Vout = 9 V PFM Io = 0.1 A
TA= 25 °C
Figure 64. Output Voltage Ripple
TPS62136 TPS621361 D032_SLVSDV2.gif
Vout = 1.2 V PWM TA= 25 °C
Figure 66. Switching Frequency vs Input Voltage
TPS62136 TPS621361 D034_SLVSDV2.gif
Vout = 3.3 V PWM TA= 25 °C
Figure 68. Switching Frequency vs Input Voltage
TPS62136 TPS621361 D036_SLVSDV2.gif
Vout = 9 V PWM TA= 25 °C
Figure 70. Switching Frequency vs Input Voltage
TPS62136 TPS621361 D006_SLVSDV2.gif
Vout = 1.2 V PWM TA = 25°C
Figure 7. Efficiency vs Output Current
TPS62136 TPS621361 D001_SLVSDV2.gif
Vout = 1.8 V PFM TA = 25°C
Figure 9. Efficiency vs Output Current
TPS62136 TPS621361 D002_SLVSDV2.gif
Vout = 1.8 V PWM TA= 25 °C
Figure 11. Efficiency vs Output Current
TPS62136 TPS621361 D009_SLVSDV2.gif
Vout = 3.3 V PWM TA = 25°C
Figure 13. Efficiency vs Output Current
TPS62136 TPS621361 D010_SLVSDV2.gif
Vout = 5 V PFM TA = 25°C
Figure 15. Efficiency vs Output Current
TPS62136 TPS621361 D011_SLVSDV2.gif
Vout = 5 V PWM TA = 25°C
Figure 17. Efficiency vs Output Current
TPS62136 TPS621361 D015_SLVSDV2.gif
Vout = 9 V PWM TA = 25°C
Figure 19. Efficiency vs Output Current
TPS62136 TPS621361 D016_SLVSDV2.gif
Vout = 1.2 V PFM TA = 25°C
Figure 21. Output Voltage vs Output Current
TPS62136 TPS621361 D018_SLVSDV2.gif
Vout = 1.8 V PFM TA = 25°C
Figure 23. Output Voltage vs Output Current
TPS62136 TPS621361 D021_SLVSDV2.gif
Vout = 3.3 V PFM TA = 25°C
Figure 25. Output Voltage vs Output Current
TPS62136 TPS621361 D023_SLVSDV2.gif
Vout = 5 V PFM TA = 25°C
Figure 27. Output Voltage vs Output Current
TPS62136 TPS621361 D024_SLVSDV2.gif
Vout = 9 V PFM TA = 25°C
Figure 29. Output Voltage vs Output Current
TPS62136 TPS621361 Load Transient_Vin=12V_Vout=1.2V_Iload=350mAto3.1A_PFM_Cout=3x22uF.png
Vin = 12 V; PFM Io = 350 mA to 3.1 A;
Vout = 1.2 V; TA= 25 °C
Figure 31. Load Transient Response
TPS62136 TPS621361 Line transient_Vout=1.2V_Vin=6 to 8.4V_PFM_Cout=3x22uF_CinTanatlumRemoved.png
Vin = 6 V to 8.4 V; PFM Io = 1 A
Vout = 1.2 V TA= 25 °C
Figure 33. Line Transient Response
TPS62136 TPS621361 Startup_timing_test_Vin=5V_Vout=1.2V_PFM_Rload 1A.gif
Vin = 5 V; PFM load current = 1A
Vout = 1.2 V TA= 25 °C
Figure 35. Start-Up Timing
TPS62136 TPS621361 VoutRipple_Vout=1.2_Vin=5_PWM_Iout=1A.gif
Vin = 5 V; PWM Io = 1 A
Vout = 1.2 V TA= 25 °C
Figure 37. Output Voltage Ripple
TPS62136 TPS621361 Load Transient_Vin=12V_Vout=1.8V_Iload=350mAto3.1A_PWM_Cout=3x22uF.png
Vout = 1.8 V PWM Io = 350 mA to 3.1 A
TA= 25°C
Figure 39. Load Transient Response
TPS62136 TPS621361 Line transient_Vout=1.8V_Vin=6 to 8.4V_PWM_Cout=3x22uF_CinTanatlumRemoved.png
Vin = 6 V to 8.4 V; PWM Io = 1 A
Vout = 1.8 V TA= 25 °C
Figure 41. Line Transient Response
TPS62136 TPS621361 VoutRipple_Vout=1.8_Vin=5_PFM_Iout=0.1A.gif
Vout = 1.8 V PFM Io = 0.1 A
TA= 25 °C
Figure 43. Output Voltage Ripple
TPS62136 TPS621361 Load Transient_Vin=12V_Vout=3.3V_Iload=350mAto3.1A_PFM_Cout=3x22uF.png
Vout = 3.3 V PFM Io = 350 mA to 3.1 A
TA= 25 °C
Figure 45. Load Transient Response
TPS62136 TPS621361 Line transient_Vout=3.3V_Vin=6 to 8.4V_PFM_Cout=3x22uF_CinTanatlumRemoved.png
Vin = 6 V to 8.4 V; PFM Io = 1 A
Vout = 3.3 V TA= 25 °C
Figure 47. Line Transient Response
TPS62136 TPS621361 Startup_timing_test_Vin=5V_Vout=3.3V_PFM_Rload 1A.gif
Vout = 3.3 V PFM load current = 1A
TA= 25 °C
Figure 49. Start-Up Timing
TPS62136 TPS621361 VoutRipple_Vout=3.3_Vin=12_PWM_Iout=1A.gif
Vout = 3.3 V PWM Io = 1 A
TA= 25 °C
Figure 51. Output Voltage Ripple
TPS62136 TPS621361 Load Transient_Vin=12V_Vout=5.0V_Iload=350mAto3.1A_PWM_Cout=3x22uF.png
Vout = 5 V PWM Io = 350 mA to 3.1 A
TA= 25 °C
Figure 53. Load Transient Response
TPS62136 TPS621361 Line transient_Vout=5V_Vin=6 to 8.4V_PWM_Cout=3x22uF_CinTanatlumRemoved.png
Vin = 6 V to 8.4 V; PWM Io = 1 A
Vout = 5 V TA= 25 °C
Figure 55. Line Transient Response
TPS62136 TPS621361 VoutRipple_Vout=5_Vin=12_PFM_Iout=0.1A.gif
Vout = 5 V PFM Io = 0.1 A
TA= 25 °C
Figure 57. Output Voltage Ripple
TPS62136 TPS621361 Load Transient_Vin=12V_Vout=9.0V_Iload=300mAto2.7A_PFM_Cout=3x22uF.png
Vout = 9 V PFM Io = 300 mA to 2.7 A
TA= 25 °C
Figure 59. Load Transient Response
TPS62136 TPS621361 Line transient_Vout=9V_Vin=12 to 15V_PFM_Cout=3x22uF_CinTanatlumRemoved.png
Vin = 12 V to 15 V; PFM Io = 1 A
Vout = 9 V TA= 25 °C
Figure 61. Line Transient Response
TPS62136 TPS621361 Startup_timing_Vin=12V_Vout=9V_PFM_Rload 1A.gif
Vout = 9 V PFM load current = 1A
TA= 25 °C
Figure 63. Start-Up Timing
TPS62136 TPS621361 VoutRipple_Vout=9_Vin=12_PWM_Iout=1A.gif
Vout = 9 V PWM Io = 1 A
TA= 25 °C
Figure 65. Output Voltage Ripple
TPS62136 TPS621361 D033_SLVSDV2.gif
Vout = 1.8 V PWM TA= 25 °C
Figure 67. Switching Frequency vs Input Voltage
TPS62136 TPS621361 D035_SLVSDV2.gif
Vout = 5 V PWM TA= 25 °C
Figure 69. Switching Frequency vs Input Voltagee
TPS62136 TPS621361 D034_SLVSBH3.gif
Figure 71. Feedback Voltage Accuracy with Voltage Tracking vs Voltage at SS/TR Pin

Typical Application using VSEL and FB2

TPS62136 TPS621361 TPS62136_schematics_adjustable_FB2.gif Figure 72. Typical Application using VSEL

Design Requirements

VSEL allows to switch between two output voltages by changing the output voltage divider ratio. This is done by an internal MOSFET connecting resistor R3 to GND. Pulling VSEL high turns on the MOSFET that connects R3 in parallel to R2. The divider ratio is changed such that the output voltage increases from Vo1 to Vo2.

When the output voltage is ramped down and the device is in forced PWM mode, the device will sink current.

Detailed Design Procedure

TPS62136x typically does not require a feed forward capacitor in parallel to R1. For a large voltage change such as 3.3 V to 5 V, a small feed forward capacitor CFFhelps to improve the settling behavior. In order to switch from an output voltage of for example 3.3 V to an output voltage of 5 V, set the resistor divider for R1 and R2 to 3.3V and calculate R3 with Equation 17. With R1 = 560 kΩ and R2 = 150 kΩ this gives R3 = 232 kΩ. A feedforward capacitor of 12 pF was used to get a voltage transition as shown below.

Equation 17. TPS62136 TPS621361 Equation_new.gif

Application Curves

TPS62136 TPS621361 Cff=18pF_Vsel-Vout change_3.3 to 5V_Vin=12_Iout=0.250A-Resistive load 15ohm_PFM.gif Figure 73. Output Voltage Change from 3.3 V to 5 V in PFM with 20 Ω load resistance
TPS62136 TPS621361 Cff=18pF_Vsel-Vout change_3.3 to 5V_Vin=12_Iout=0.250A-Resistive load 15ohm_PWM.gif Figure 74. Output Voltage Change from 3.3 V to 5 V in PWM with 20 Ω load resistance

System Examples

LED Power Supply

The TPS62136x can be used as a power supply for power LEDs. The FB pin can be easily set down to lower values than nominal by using the SS/TR pin. With that, the voltage drop on the sense resistor is low to avoid excessive power loss. Since this pin provides 2.5 µA, the feedback pin voltage can be adjusted by an external resistor per Equation 18. This drop, proportional to the LED current, is used to regulate the output voltage (anode voltage) to a proper level to drive the LED. Both analog and PWM dimming are supported with the TPS62136x. Figure 75 shows an application circuit, tested with analog dimming:

TPS62136 TPS621361 TPS62136_application_LED.gif Figure 75. Single Power LED Supply

spacing

The resistor at SS/TR defines the FB voltage. It is set to 350 mV by R5 = 140 kΩ using Equation 18. This cuts the losses on R4 to half from the nominal 0.7 V of feedback voltage while it still provides good accuracy.

spacing

Equation 18. TPS62136 TPS621361 LEDequation.gif

spacing

The device now supplies a constant current set by resistor R4 from FB to GND. The minimum input voltage has to be rated according the forward voltage needed by the LED used. More information is available in the Application Note SLVA451.

spacing

Powering Multiple Loads

In applications where TPS62136x is used to power multiple load circuits, it may be the case that the total capacitance on the output is very large. In order to properly regulate the output voltage, there needs to be an appropriate AC signal level on the VOS pin. Tantalum capacitors have a large enough ESR to keep output voltage ripple sufficiently high on the VOS pin. With low ESR ceramic capacitors, the output voltage ripple may get very low, so it is not recommended to use a large capacitance directly on the output of the device. If there are several load circuits with their associated input capacitor on a pcb, these loads are typically distributed across the board. This adds enough trace resistance (Rtrace) to keep a large enough AC signal on the VOS pin for proper regulation.

The minimum total trace resistance on the distributed load is 10 mΩ. The total capacitance n x Cin in the use case below was 32 x 47 uF of ceramic X7R capacitors.

TPS62136 TPS621361 TPS62136_schematics_PointOfLoad.gif Figure 76. Multiple Loads

Voltage Tracking

DEVICE 2 follows the voltage applied to the SS/TR pin. A ramp on SS/TR to 0.7 V ramps the output voltage according to the 0.7 V reference.

Tracking the 3.3 V of DEVICE 1 requires a resistor divider on SS/TR of DEVICE 2 equal to the output voltage divider of DEVICE 1. The output current of 2.5µA from the SS/TR pin cases an offset voltage on the resistor divider formed by R5 and R6. The equivalent resistance of R6 // R5 should therefore be kept below 15kΩ.

TPS62136 TPS621361 TPS62136_schematics_tracking_systems_examples.gif Figure 77. Tracking Example
TPS62136 TPS621361 TPS62135_Tracking_VIN.png Figure 78. Tracking

Precise Soft-Start Timing

The SS/TR pin of the TPS62136x can be used for tracking as well as for setting the Soft-Start time. The TPS62136x has one GND terminal which is used for the power ground as well as for the analog ground connection. While starting the device with a load current above approximately 1 A, the noise on the GND connection can lead to a Soft-Start time shorter than calculated. There are two external work arounds as given below.

Adding a 10 kΩ resistor filters the noise on the GND connection and keeps the Soft-Start time at the value calculated.

Figure 80 does not require an external component. It provides a connection to the internal analog ground by using the FB2 pin and its internal NMOS to that node. The internal NMOS needs to be turned ON by setting VSEL = high.

TPS62136 TPS621361 TPS62136_schematics_Css1.gif Figure 79. Adding a Series Resistor to CSS
TPS62136 TPS621361 TPS62136_schematics_Css2.gif Figure 80. Connecting CSS to the Internal Analog Ground by using FB2