JAJSMG2C November   2023  – October 2024 TPS6287B10 , TPS6287B15 , TPS6287B20 , TPS6287B25 , TPS6287B30

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Device Options
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 I2C Interface Timing Characteristics
    7. 6.7 Typical Characteristics
  8. 7 Parameter Measurement Information
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Fixed-Frequency DCS-Control Topology
      2. 8.3.2  Forced-PWM and Power-Save Modes
      3. 8.3.3  Transient Non-Synchronous Mode (optional)
      4. 8.3.4  Precise Enable
      5. 8.3.5  Start-Up
      6. 8.3.6  Switching Frequency Selection, Only Applies to TPS6287BxxJE2
      7. 8.3.7  Output Voltage Setting
        1. 8.3.7.1 Output Voltage Range
        2. 8.3.7.2 Output Voltage Setpoint
        3. 8.3.7.3 Non-Default Output Voltage Setpoint
        4. 8.3.7.4 Dynamic Voltage Scaling
        5. 8.3.7.5 Droop Compensation
      8. 8.3.8  Compensation (COMP)
      9. 8.3.9  Mode Selection / Clock Synchronization (MODE/SYNC)
      10. 8.3.10 Spread Spectrum Clocking (SSC)
      11. 8.3.11 Output Discharge
      12. 8.3.12 Undervoltage Lockout (UVLO)
      13. 8.3.13 Overvoltage Lockout (OVLO)
      14. 8.3.14 Overcurrent Protection
        1. 8.3.14.1 Cycle-by-Cycle Current Limiting
        2. 8.3.14.2 Hiccup Mode
        3. 8.3.14.3 Current-Limit Mode
      15. 8.3.15 Power Good (PG)
        1. 8.3.15.1 Standalone, Primary Device Behavior
        2. 8.3.15.2 Secondary Device Behavior
      16. 8.3.16 Remote Sense
      17. 8.3.17 Thermal Warning and Shutdown
      18. 8.3.18 Stacked Operation
    4. 8.4 Device Functional Modes
      1. 8.4.1 Power-On Reset
      2. 8.4.2 Undervoltage Lockout
      3. 8.4.3 Standby
      4. 8.4.4 On
    5. 8.5 Programming
      1. 8.5.1 Serial Interface Description
      2. 8.5.2 Standard-, Fast-, Fast-Mode Plus Protocol
      3. 8.5.3 HS-Mode Protocol
      4. 8.5.4 I2C Update Sequence
      5. 8.5.5 I2C Register Reset
      6. 8.5.6 Dynamic Voltage Scaling (DVS)
  10. 9 Device Registers
  11. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
        1. 10.2.2.1 Inductor Selection
        2. 10.2.2.2 Selecting the Input Capacitors
        3. 10.2.2.3 Selecting the Compensation Resistor
        4. 10.2.2.4 Selecting the Output Capacitors
        5. 10.2.2.5 Selecting the Compensation Capacitor CC
        6. 10.2.2.6 Selecting the Compensation Capacitor CC2
      3. 10.2.3 Application Curves
    3. 10.3 Typical Application - TPS6287BxV Devices
      1. 10.3.1 Design Requirements for TPS6287BxV
    4. 10.4 Typical Application Using Two TPS6287B25 in a Stacked Configuration
      1. 10.4.1 Design Requirements For Two Stacked Devices
      2. 10.4.2 Detailed Design Procedure
        1. 10.4.2.1 Selecting the Compensation Resistor
        2. 10.4.2.2 Selecting the Output Capacitors
        3. 10.4.2.3 Selecting the Compensation Capacitor CC
      3. 10.4.3 Application Curves for Two Stacked Devices
    5. 10.5 Typical Application Using Three TPS6287B25 in a Stacked Configuration
      1. 10.5.1 Application Curves
    6. 10.6 Power Supply Recommendations
    7. 10.7 Layout
      1. 10.7.1 Layout Guidelines
      2. 10.7.2 Layout Example
  12. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 ドキュメントの更新通知を受け取る方法
    3. 11.3 サポート・リソース
    4. 11.4 Trademarks
    5. 11.5 静電気放電に関する注意事項
    6. 11.6 用語集
  13. 12Revision History
  14. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

6.6 I2C Interface Timing Characteristics

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
fSCL SCL clock frequency Standard mode 100 kHz
Fast mode 400 kHz
Fast mode plus 1 MHz
High-speed mode (write operation), CB – 100pF max 3.4 MHz
High-speed mode (read operation), CB – 100pF max 3.4 MHz
High-speed mode (write operation), CB – 400pF max 1.7 MHz
High-speed mode (read operation), CB – 400pF max 1.7 MHz
tHD, tSTA Hold time (repeated) START condition Standard mode 4 µs
Fast mode 0.6 µs
Fast mode plus 0.26 µs
High-speed mode 0.16 µs
tLOW LOW period of the SCL clock Standard mode 4.7 µs
Fast mode 1.3 µs
Fast mode plus 0.5 µs
High-speed mode, CB – 100pF max 0.16 µs
High-speed mode, CB – 400pF max 0.32 µs
tHIGH HIGH period of the SCL clock Standard mode 4 µs
Fast mode 0.6 µs
Fast mode plus 0.26 µs
High-speed mode, CB – 100pF max 0.06 µs
High-speed mode, CB – 400pF max 0.12 µs
tSU, tSTA Setup time for a repeated START condition Standard mode 4.7 µs
Fast mode 0.6 µs
Fast mode plus 0.26 µs
High-speed mode 0.16 µs
tSU, tDAT Data setup time Standard mode 250 ns
Fast mode 100 ns
Fast mode plus 50 ns
High-speed mode, CB – 100pF max 10 ns
tHD, tDAT Data hold time Standard mode 0 3.45 µs
Fast mode 0 0.9 µs
Fast mode plus 0 µs
High-speed mode, CB – 100pF max 0 70 ns
High-speed mode, CB – 400pF max 0 150 ns
tRCL Rise time of both SDA and SCL signals Standard mode 1000 ns
Fast mode 20 300 ns
Fast mode plus 120 ns
High-speed mode, CB – 100pF max 10 40 ns
High-speed mode, CB – 400pF max 20 80 ns
tFCL Fall time of both SDA and SCL signals (1) Standard mode 300 ns
Fast mode 20 × VDD/5.5 V 300 ns
Fast mode plus 20 × VDD/5.5 V 120 ns
High-speed mode, CB – 100pF max 10 40 ns
High-speed mode, CB – 400pF max 20 80 ns
tSU, tSTO Setup time of STOP Condition Standard mode 4 µs
Fast mode 0.6 µs
Fast mode plus 0.26 µs
High-Speed mode 0.16 µs
CB Capacitive load for SDA and SCL Standard mode 400 pF
Fast mode 400 pF
Fast mode plus 550 pF
High-Speed mode 400 pF
tBUF Bus free time between a STOP and a START condition Standard mode 4.7 µs
Fast mode 1.3 µs
Fast mode plus 0.5 µs
(1) VDD is the pullup voltage of SDA and SCL.