SLVSFM1A March   2021  – November 2023 TPS62902

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Revision History
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Mode Selection and Device Configuration MODE/S-CONF
      2. 7.3.2 Adjustable VO Operation (External Voltage Divider)
      3. 7.3.3 Setable VO Operation (VSET and Internal Voltage Divider)
      4. 7.3.4 Soft Start / Tracking (SS/TR)
      5. 7.3.5 Smart Enable with Precise Threshold
      6. 7.3.6 Power Good (PG)
      7. 7.3.7 Undervoltage Lockout (UVLO)
      8. 7.3.8 Current Limit And Short Circuit Protection
      9. 7.3.9 Thermal Shutdown
    4. 7.4 Device Functional Modes
      1. 7.4.1 Pulse Width Modulation (PWM) Operation
      2. 7.4.2 AEE (Automatic Efficiency Enhancement)
      3. 7.4.3 Power Save Mode Operation (Auto PFM/PWM)
      4. 7.4.4 100% Duty-Cycle Operation
      5. 7.4.5 Output Discharge Function
      6. 7.4.6 Starting into a Pre-Biased Load
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application with Adjustable Output Voltage
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Custom Design With WEBENCH® Tools
        2. 8.2.2.2 Programming the Output Voltage
        3. 8.2.2.3 External Component Selection
        4. 8.2.2.4 Inductor Selection
        5. 8.2.2.5 Capacitor Selection
          1. 8.2.2.5.1 Output Capacitor
          2. 8.2.2.5.2 Input Capacitor
          3. 8.2.2.5.3 Soft-Start Capacitor
        6. 8.2.2.6 Tracking Function
        7. 8.2.2.7 Output Filter and Loop Stability
      3. 8.2.3 Application Curves
      4. 8.2.4 Typical Application with Setable VO using VSET
        1. 8.2.4.1 Design Requirements
        2. 8.2.4.2 Detailed Design Procedure
        3. 8.2.4.3 Application Curves
    3. 8.3 System Examples
      1. 8.3.1 LED Power Supply
      2. 8.3.2 Powering Multiple Loads
      3. 8.3.3 Voltage Tracking
    4. 8.4 Power Supply Recommendations
    5. 8.5 Layout
      1. 8.5.1 Layout Guidelines
      2. 8.5.2 Layout Example
        1. 8.5.2.1 Thermal Considerations
  10. 9 Device and Documentation Support
    1. 9.1 Device Support
      1. 9.1.1 Development Support
        1. 9.1.1.1 Custom Design With WEBENCH® Tools
    2. 9.2 Receiving Notification of Documentation Updates
    3. 9.3 Support Resources
    4. 9.4 Trademarks
    5. 9.5 Electrostatic Discharge Caution
    6. 9.6 Glossary
  11. 10Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
  • RPJ|9
サーマルパッド・メカニカル・データ
発注情報

7.3.3 Setable VO Operation (VSET and Internal Voltage Divider)

If the device is configured to VSET-operation, VO is sensed only through the VOS pin by an internal resistor divider. The target VO is programmed by an external resitor connected between the VSET pin and GND. Figure 7-3 shows the typical schematic for this configuration.

GUID-20201109-CA0I-J5GD-T3WX-VZKLDHRX75BQ-low.gif Figure 7-3 Setable VO Operation Schematic
Table 7-2 VSET Selection Table
# RESISTOR VALUE [Ω] TARGET VO [V]
1 GND 1.2
2 4.64 k 0.4
3 5.76 k 0.6
4 7.15 k 0.8
5 8.87 k 1.0
6 11.0 k 1.1
7 13.7 k 1.3
8 16.9 k 1.35
9 21.0 k 1.8
10 26.1 k 1.9
11 40.2 k 2.5
12 61.9 k 3.8
13 76.8 k 5.0
14 95.3 k 5.1
15 118.0 k 5.5
16 249.00 k or larger/Open 3.3