SLVSA76G March   2010  – January 2016 TPS65180B , TPS65181 , TPS65181B

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Description (continued)
  6. 6 Device Comparison Table
  7. 7 Pin Configuration and Functions
  8. 8 Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Data Transmission Timing
    7. 8.7 Typical Characteristics
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Modes of Operation
      2. 9.3.2 Mode Transisitons
      3. 9.3.3 Wake-Up and Power Up Sequencing
      4. 9.3.4 GPIO Control
      5. 9.3.5 I2C Control
    4. 9.4 Device Functional Modes
      1. 9.4.1 The FIX_RD_PTR Bit
    5. 9.5 Register Maps
      1. 9.5.1  Thermistor Readout (TMST_VALUE) Register (Offset = 0x00h)
      2. 9.5.2  Enable (ENABLE) Register (Offset = 0x01h)
      3. 9.5.3  Positive Voltage Rail Adjustment (VP_ADJUST) Register (Offset = 0x02h)
      4. 9.5.4  Negative Voltage Rail Adjustment (VN_ADJUST) Register (Offset = 0x03h)
      5. 9.5.5  VCOM Adjustment (VCOM_ADJUST) Register (Offset = 0x04h)
      6. 9.5.6  Interrupt Enable 1 (INT_ENABLE1) Register (Offset = 0x05h)
      7. 9.5.7  Interrupt Enable 2 (INT_ENABLE2) Register (Offset = 0x06h)
      8. 9.5.8  Interrupt INT_STATUS1 (INT_STATUS1) Register (Offset = 0x07h)
      9. 9.5.9  Interrupt Status 2 (INT_STATUS2) Register (Offset = 0x08h)
      10. 9.5.10 Power Sequence Register 0 (PWR_SEQ0) Register (Offset = 0x09h)
      11. 9.5.11 Power Sequence Register 1 (PWR_SEQ1) Register (Offset = 0x0Ah)
      12. 9.5.12 Power Sequence Register 2 (PWR_SEQ2) Register (Offset = 0x0Bh)
      13. 9.5.13 Thermistor Configuration Register (TMST_CONFIG) (Offset = 0x0Ch)
      14. 9.5.14 Thermistor Hot Threshold (TMST_OS) Register (Offset = 0x0Dh)
      15. 9.5.15 Thermistor Cool Threshold (TMST_HYST) Register (Offset = 0x0Eh)
      16. 9.5.16 Power-Good Status (PG_STATUS) Register (Offset = 0x0Fh)
      17. 9.5.17 Revision and Version Control (REVID) Register (Offset = 0x10h)
      18. 9.5.18 I2C Read Pointer Control (FIX_READ_POINTER) Register (Offset = 0x11h) (TPS65181 and TPS65181B ONLY)
  10. 10Application and Implementation
    1. 10.1 Application Information
      1. 10.1.1  Dependencies Between Rails
      2. 10.1.2  Soft-Start
      3. 10.1.3  VCOM Adjustment
      4. 10.1.4  VCOM Adjustment Through Register Control
      5. 10.1.5  VCOM Adjustment Through External Potentiometer
      6. 10.1.6  VPOS and VNEG Supply Tracking
      7. 10.1.7  Fault Handling and Recovery
      8. 10.1.8  TPS65180 and TPS65180B Fault Handling
      9. 10.1.9  TPS65181 and TPS65181B Fault Handling
      10. 10.1.10 Power-Good Pin
      11. 10.1.11 Interrupt Pin
      12. 10.1.12 Panel Temperature Monitoring
      13. 10.1.13 NTC Bias Circuit
      14. 10.1.14 TPS65180 and TPS65180B Temperature Acquisition
      15. 10.1.15 TPS65181 and TPS65181B Temperature Acquisition
      16. 10.1.16 Overtemperature Reporting
      17. 10.1.17 Overtemperature Fault Queuing
      18. 10.1.18 TPS65181 and TPS65181B Temperature Sensor
      19. 10.1.19 I2C Bus Operation
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
      3. 10.2.3 Application Curves
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 Third-Party Products Disclaimer
    2. 13.2 Documentation Support
      1. 13.2.1 Related Documentation
    3. 13.3 Related Links
    4. 13.4 Community Resources
    5. 13.5 Trademarks
    6. 13.6 Electrostatic Discharge Caution
    7. 13.7 Glossary
  14. 14Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

7 Pin Configuration and Functions

RGZ Package
48-Pin VQFN With Exposed Thermal Pad
Top View
TPS65180 TPS65181 TPS65180B TPS65181B po_lvsa76.gif

Pin Functions

PIN I/O DESCRIPTION
NO. NAME
1 VREF O Filter pin for 2.25-V internal reference to ADC
2 nINT O Open-drain interrupt pin (active low)
3 VNEG O Negative supply output pin for panel source drivers
4 VNEG_IN I Input pin for LDO2 (VNEG)
5 WAKEUP I Wake-up pin (active high). Pull this pin high to wake up from sleep mode.
6 DGND — Digital ground
7 INT_LDO2 O Internal supply (digital circuitry) filter pin
8 AGND1 — Analog ground for general analog circuitry
9 INT_LDO1 O Internal supply (analog circuitry) filter pin
10 VIN I Input power supply to general circuitry
11 VCOM_XADJ I Analog input for conventional VCOM setup method. Tie this pin to ground if VCOM is set through I2C interface.
12 VCOM_CTRL I VCOM_PANEL gate driver enable (active high)
13 N/C — Not connected
14 VCOM_PANEL O Panel common-voltage output pin
15 VCOM O Filter pin for panel common-voltage driver
16 VCOM_PWR I Internal supply input pin to VCOM buffer. Connect to the output of DCDC2.
17 SCL I Serial interface (I2C) clock input
18 SDA I/O Serial interface (I2C) data input and output
19 PWR3 I Enable pin for CP1 (VDDH) (active-high)
20 PWR2 I Enable pin for LDO1 (VPOS) (active-high)
21 PWR1 I Enable pin for CP2 (VEE) (active-high)
22 PWR0 I Enable pin for LDO2 (VNEG) and VCOM (active-high)
23 PowerPAD (PBKG) — Die substrate/thermal pad. Connect to VN with short, wide trace. Wide copper trace improves heat dissipation. PowerPad must not be connected to ground.
24 PWR_GOOD O Open-drain power-good output pin (active-low)
25 VN_SW O Inverting buck-boost converter switch out (DCDC2)
26 N/C — Not connected
27 VIN_P I Input power supply to inverting buck-boost converter (DCDC2)
28 VN I Feedback pin for inverting buck-boost converter (DCDC2)
29 VEE_IN I Input supply pin for CP1 (VEE)
30 VEE_DRV O Driver output pin for negative charge pump (CP2)
31 VEE_D O Base voltage output pin for negative charge pump (CP2)
32 VEE_FB I Feedback pin for negative charge pump (CP2)
33 PGND2 — Power ground for CP1 (VDDH) and CP2 (VEE) charge pumps
34 VDDH_FB I Feedback pin for positive charge pump (CP1)
35 VDDH_D O Base voltage output pin for positive charge pump (CP1)
36 VDDH_DRV O Driver output pin for positive charge pump (CP1)
37 VDDH_IN I Input supply pin for positive charge pump (CP1)
38 N/C — Not connected
39 N/C — Not connected
40 VB_SW O Boost converter switch out (DCDC1)
41 PGND3 — Power ground for DCDC1
42 VB I Feedback pin for boost converter (DCDC1)
43 VPOS_IN I Input pin for LDO1 (VPOS)
44 VPOS O Positive supply output pin for panel source drivers
45 VIN3P3 I Input pin to 3.3-V power switch
46 V3P3 O Output pin of 3.3-V power switch
47 TS I Thermistor input pin. Connect a 10k NTC thermistor and a 43k linearization resistor between this pin and AGND2.
48 AGND2 — Reference point to external thermistor and linearization resistor