JAJSI26A November   2019  – February 2021 TPS6521815

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
    1. 3.1 概略回路図
  4. 4 Revision History
  5. 5 概要 (続き)
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Wake-Up and Power-Up and Power-Down Sequencing
        1. 8.3.1.1  Power-Up Sequencing
        2. 8.3.1.2  Power-Down Sequencing
        3. 8.3.1.3  Strobe 1 and Strobe 2
        4. 8.3.1.4  Supply Voltage Supervisor and Power-Good (PGOOD)
        5. 8.3.1.5  Backup Supply Power-Good (PGOOD_BU)
        6. 8.3.1.6  Internal LDO (INT_LDO)
        7. 8.3.1.7  Current Limited Load Switches
          1. 8.3.1.7.1 Load Switch 1 (LS1)
          2. 8.3.1.7.2 Load Switch 2 (LS2)
          3. 8.3.1.7.3 Load Switch 3 (LS3)
        8. 8.3.1.8  LDO1
        9. 8.3.1.9  Coin Cell Battery Voltage Acquisition
        10. 8.3.1.10 UVLO
        11. 8.3.1.11 Power-Fail Comparator
        12. 8.3.1.12 Battery-Backup Supply Power-Path
        13. 8.3.1.13 DCDC3 and DCDC4 Power-Up Default Selection
        14. 8.3.1.14 I/O Configuration
          1. 8.3.1.14.1 Configuring GPO2 as Open-Drain Output
          2. 8.3.1.14.2 Using GPIO3 as Reset Signal to DCDC1 and DCDC2
        15. 8.3.1.15 Push Button Input (PB)
          1. 8.3.1.15.1 Signaling PB-Low Event on the nWAKEUP Pin
          2. 8.3.1.15.2 Push Button Reset
        16. 8.3.1.16 AC_DET Input (AC_DET)
        17. 8.3.1.17 Interrupt Pin (INT)
        18. 8.3.1.18 I2C Bus Operation
    4. 8.4 Device Functional Modes
      1. 8.4.1 Modes of Operation
      2. 8.4.2 OFF
      3. 8.4.3 ACTIVE
      4. 8.4.4 SUSPEND
      5. 8.4.5 RESET
    5. 8.5 Programming
      1. 8.5.1 Programming Power-Up Default Values
    6. 8.6 Register Maps
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Applications Without Backup Battery
      2. 9.1.2 Applications Without Battery Backup Supplies
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Output Filter Design
        2. 9.2.2.2 Inductor Selection for Buck Converters
        3. 9.2.2.3 Output Capacitor Selection
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 サポート・リソース
    4. 12.4 Trademarks
    5. 12.5 静電気放電に関する注意事項
    6. 12.6 用語集
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

7.6 Timing Requirements

MIN NOM MAX UNIT
fSCL Serial clock frequency 100 kHz
400
tHD;STA Hold time (repeated) START condition. After this period, the first clock pulse is generated. SCL = 100 kHz 4 µs
SCL = 400 kHz 600 ns
tLOW LOW period of the SCL clock SCL = 100 kHz 4.7 µs
SCL = 400 kHz 1.3
tHIGH HIGH period of the SCL clock SCL = 100 kHz 4 µs
SCL = 400 kHz(1) 1
tSU;STA Set-up time for a repeated START condition SCL = 100 kHz 4.7 µs
SCL = 400 kHz 600 ns
tHD;DAT Data hold time SCL = 100 kHz 0 3.45 µs
SCL = 400 kHz 0 900 ns
tSU;DAT Data set-up time SCL = 100 kHz 250 ns
SCL = 400 kHz 100
tr Rise time of both SDA and SCL signals SCL = 100 kHz 1000 ns
SCL = 400 kHz 300
tf Fall time of both SDA and SCL signals SCL = 100 kHz 300 ns
SCL = 400 kHz 300
tSU;STO Set-up time for STOP condition SCL = 100 kHz 4 µs
SCL = 400 kHz 600 ns
tBUF Bus free time between STOP and START condition SCL = 100 kHz 4.7 µs
SCL = 400 kHz 1.3
tSP Pulse width of spikes which must be suppressed by the input filter SCL = 100 kHz —(2) —(2) ns
SCL = 400 kHz 0 50
Cb Capacitive load for each bus line SCL = 100 kHz 400 pF
SCL = 400 kHz 400
(1) The SCL duty cycle at 400 kHz must be > 40%.
(2) The inputs of I2C devices in Standard-mode do not require spike suppression.