JAJSLJ7A May   2021  – August 2021 TPS6521855

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
    1.     4
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Wake-Up and Power-Up and Power-Down Sequencing
        1. 7.3.1.1  Power-Up Sequencing
        2. 7.3.1.2  Power-Down Sequencing
        3. 7.3.1.3  Strobe 1 and Strobe 2
        4. 7.3.1.4  Supply Voltage Supervisor and Power-Good (PGOOD)
        5. 7.3.1.5  Internal LDO (INT_LDO)
        6. 7.3.1.6  Current Limited Load Switches
          1. 7.3.1.6.1 Load Switch 1 (LS1)
          2. 7.3.1.6.2 Load Switch 2 (LS2)
          3. 7.3.1.6.3 Load Switch 3 (LS3)
        7. 7.3.1.7  LDO1
        8. 7.3.1.8  UVLO
        9. 7.3.1.9  Power-Fail Comparator
        10. 7.3.1.10 DCDC3 and DCDC4 Power-Up Default Selection
        11. 7.3.1.11 I/O Configuration
          1. 7.3.1.11.1 Using GPIO3 as Reset Signal to DCDC1 and DCDC2
        12. 7.3.1.12 Push Button Input (PB)
          1. 7.3.1.12.1 Signaling PB-Low Event on the nWAKEUP Pin
          2. 7.3.1.12.2 Push Button Reset
        13. 7.3.1.13 AC_DET Input (AC_DET)
        14. 7.3.1.14 Interrupt Pin (INT)
        15. 7.3.1.15 I2C Bus Operation
    4. 7.4 Device Functional Modes
      1. 7.4.1 Modes of Operation
      2. 7.4.2 OFF
      3. 7.4.3 ACTIVE
      4. 7.4.4 SUSPEND
      5. 7.4.5 RESET
    5. 7.5 Register Maps
  8. 8 Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Applications Without Backup Battery
      2. 8.1.2 Applications Without Battery Backup Supplies
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Output Filter Design
        2. 8.2.2.2 Inductor Selection for Buck Converters
        3. 8.2.2.3 Output Capacitor Selection
      3. 8.2.3 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 Receiving Notification of Documentation Updates
    3. 11.3 サポート・リソース
    4. 11.4 Trademarks
    5. 11.5 静電気放電に関する注意事項
    6. 11.6 用語集
  12. 12Mechanical, Packaging, and Orderable Information
    1. 12.1 Package Option Addendum
      1. 12.1.1 Packaging Information
      2. 12.1.2 Tape and Reel Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

7.3.1.11 I/O Configuration

The device has two GPIOs and one GPO pin, which are configured as follows:

  • GPIO1:
    • General-purpose, open-drain output is controlled by the GPO1 user bit or sequencer.
    • DDR3 reset input signal from SOC. The signal is either latched or passed-through to the GPO2 pin. See Table 7-3 for details.
  • GPO2:
    • General-purpose output is controlled by the GPO2 user bit.
    • DDR3 reset output signal. Signal is controlled by GPIO1 and PGOOD. See Table 7-4 for details.
    • Output buffer is configured as open-drain or push-pull.
  • GPIO3:
    • General-purpose, open-drain output id controlled by the GPO3 user bit or sequencer.
    • Reset input-signal for DCDC1 and DCDC2.

Table 7-3 GPIO1 Configuration
IO1_SEL
(EEPROM)		 GPO1
(USER BIT)		 PGOOD
(PMIC SIGNAL)		 GPIO1
(I/O PIN)		 COMMENTS
0 0 X 0 Open-drain output, driving low
0 1 X HiZ Open-drain output, HiZ
1 X 0 X Pin is configured as input and intended as DDR RESET signal. Coming out of POR, GPO2 is driven low. Otherwise, GPO2 status is latched at falling edge of PGOOD. See Figure 7-17.
1 X 1 0 Pin is configured as input and intended as DDR RESET signal. GPO2 is driven low.
1 X 1 1 Pin is configured as input and intended as DDR RESET signal. GPO2 is driven high.
Table 7-4 GPO2 Configuration
IO1_SEL
(EEPROM)		 GPO2_BUF
(EEPROM)		 GPO2
(USER BIT)		 COMMENTS
0 0 0 GPO2 is open drain output controlled by GPO2 user bit (driving low).
0 0 1 GPO2 is open drain output controlled by GPO2 user bit (HiZ).
0 1 0 GPO2 is push-pull output controlled by GPO2 user bit (driving low).
0 1 1 GPO2 is push-pull output controlled by GPO2 user bit (driving high).
1 0 X GPO2 is open drain output controlled by GPIO1 and PGOOD.
1 1 X GPO2 is push-pull output controlled by GPIO1 and PGOOD.
Table 7-5 GPIO3 Configuration
DC12_RST
(EEPROM)		 GPO3
(USER BIT)		 GPIO3
(I/O PIN)		 COMMENTS
0 0 0 Open-drain output, driving low
0 1 HiZ Open-drain output, HiZ
1 X Active low GPIO3 is DCDC1 and DCDC2 reset input signal to PMIC (active low). See Section 7.3.1.11.1 for details.