JAJSC96C October   2013  – September 2016 TPS7B4250-Q1

PRODUCTION DATA.  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 改訂履歴
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Regulated Output (VOUT)
      2. 7.3.2 Undervoltage Shutdown
      3. 7.3.3 Thermal Protection
      4. 7.3.4 VOUT Short to Battery
      5. 7.3.5 Tracking Regulator with ENABLE Circuit
    4. 7.4 Device Functional Modes
      1. 7.4.1 Operation With VI < 4 V
      2. 7.4.2 Operation With ADJ/EN Control
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 External Capacitors
      3. 8.2.3 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
      1. 10.1.1 Package Mounting
      2. 10.1.2 Board Layout Recommendations to Improve PSRR and Noise Performance
    2. 10.2 Layout Example
    3. 10.3 Power Dissipation and Thermal Considerations
  11. 11デバイスおよびドキュメントのサポート
    1. 11.1 デバイス・サポート
      1. 11.1.1 開発サポート
    2. 11.2 ドキュメントのサポート
      1. 11.2.1 関連資料
    3. 11.3 ドキュメントの更新通知を受け取る方法
    4. 11.4 コミュニティ・リソース
    5. 11.5 商標
    6. 11.6 静電気放電に関する注意事項
    7. 11.7 Glossary
  12. 12メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)
MIN MAX UNIT
Input voltage, unregulated input, VIN(2)(3) –20 45 V
Output voltage, regulated output, VOUT –1 22 V
Adjust input and enable input voltage, ADJ/EN(2)(3) –0.3 22 V
ADJ Voltage minus input voltage (ADJ–VIN), VIN > 0 V 7 V
Operating junction temperature, TJ –40 150 °C
Storage temperature, Tstg –65 150 °C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to ground, GND.
(3) Absolute maximum voltage.

6.2 ESD Ratings

VALUE UNIT
V(ESD) Electrostatic discharge Human-body model (HBM), per AEC Q100-002(1) ±4000 V
Charged-device model (CDM), per AEC Q100-011 ±1000
(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(2)
MIN MAX UNIT
VIN Unregulated input 4 40 V
VOUT regulated output 1.5 18 V
ADJ/EN Adjust input and enable input voltage 1.5 18 V
ADJ–VIN ADJ voltage minus input voltage 5 V
COUT Output capacitor requirements(1) 1 50 µF
ESRCOUT Output ESR requirements 0.001 20 Ω
TJ Operating junction temperature –40 150 °C
(1) The minimum output capacitance requirement is applicable for a worst-case capacitance tolerance of 30%.
(2) Within the functional range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

6.4 Thermal Information

THERMAL METRIC(2)(1) TPS7B4250-Q1 UNIT
DBV (SOT-23)
5 PINS
RθJA Junction-to-ambient thermal resistance 171.7 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 81.1 °C/W
RθJB Junction-to-board thermal resistance 31.7 °C/W
ψJT Junction-to-top characterization parameter 4.5 °C/W
ψJB Junction-to-board characterization parameter 31.2 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance N/A °C/W
(1) The thermal data is based on the JEDEC standard high K profile, JESD 51-7. Two-signal, two-plane, four-layer board with 2-oz. copper. The copper pad is soldered to the thermal land pattern. Also, correct attachment procedure must be incorporated.
(2) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

6.5 Electrical Characteristics

VI = 13.5 V, 18 V ≥ VADJ/EN ≥ 1.5 V, TJ = –40ºC to 150ºC unless otherwise stated
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VUVLO VIN undervoltage detection Ramp up VI until the output turns on, VADJ = 1.5 V 3.65 V
Ramp down VI until the output turns off, VADJ = 1.5 V 3
ΔVO Output-voltage tracking accuracy IO = 100 µA to 1 mA, VI = 4 V to 40 V, 1.5 V < VADJ < VI – 0.3 V –4 4 mV
IO = 1 mA to 50 mA, VI = 4 V to 40 V, 1.5 V < VADJ < VI – 1.5 V –5 5
ΔVO(ΔIL) Load regulation steady-state IO = 1 mA to 30 mA 4 mV
ΔVO(ΔVI) Line regulation steady-state IO = 10 mA, VI = 6 V to 40 V 3 mV
PSRR Power-supply ripple rejection Frequency = 100 Hz, Vrip = 0.5 VPP, IO = 5 mA, CO = 2.2 µF 60 dB
Vdropout Dropout voltage, Vdropout = VI – VQ IO = 10 mA, VI ≥ 4 V(1) 150 265 mV
IO = 50 mA, VI ≥ 4 V(1) 550 1000
IL Output-current limitation VO short to GND 100 500 mA
IR Reverse current at VIN VI = 0 V, VO = 20 V, VADJ = 5 V –5 0 µA
IRN1 Reverse current at negative input voltage VI = –20 V, VO = 0 V, VADJ = 5 V –5 0 µA
IRN2 VI = –20 V, VO = 20 V, VADJ = 5 V –5 0
TSD Thermal shutdown temperature TJ increasing because of power dissipation generated by the IC 175 °C
IQ Current consumption VADJ < 0.8 V, TA ≤ 85°C(2) 7.5 15 µA
VADJ < 0.8 V, TA ≤ 125°C 20
IO = 0.5 mA, VADJ = 5 V 40 90
IO = 30 mA, VADJ = 5 V 150 350
IADJ Adjust-input and enable-input current VADJ = 5 V 1 µA
VADJ,low Adjust and enable low signal valid VO = 0 V 0.8 V
VADJ,high Adjust and enable high signal valid |VO – VADJ| < 5 mV 1.5 18 V
(1) Measured when the output voltage VQ has dropped 10 mV from the typical value.
(2) Ensured by design.

6.6 Typical Characteristics

TPS7B4250-Q1 C001_SLVSCA0.png
VI = VADJ = 4 V IO = 10 mA
Figure 1. Dropout Voltage vs Temperature
TPS7B4250-Q1 C003_SLVSCA0.png
VI = 13.5 V VADJ = 5 V
Figure 3. Ground Current vs Output Current
TPS7B4250-Q1 C005_SLVSCA0.png
VI = 13.5 V VADJ = 5 V
Figure 5. Current-limit vs Temperature
TPS7B4250-Q1 C007_SLVSCA0.png
VADJ = 5 V
Figure 7. Input Voltage vs Output Voltage
TPS7B4250-Q1 C009_SLVSCA0.png
VI = 9 to 16 V 2.2-µF ceramic output capacitor
Figure 9. Line Transient
TPS7B4250-Q1 C011_SLVSCA0.png
VI = 13.5 V CO = 2.2 µF ILOAD = 25 mA
VADJ = 5 V
Figure 11. Power-Supply Rejection Ratio vs Frequency
TPS7B4250-Q1 C002_SLVSCA0.png
VI = VADJ = 4 V
Figure 2. Dropout Voltage vs Output Current
TPS7B4250-Q1 C004_SLVSCA0.png
VI = 13.5 V
Figure 4. Ground Current vs Temperature
TPS7B4250-Q1 C006_SLVSCA0.png
VI = 13.5 V VADJ = 5 V IO = 1 mA, 50 mA
Figure 6. Tracking Error vs Temperature
TPS7B4250-Q1 C008_SLVSCA0.png
VI = 13.5 V
Figure 8. Reference Voltage vs Output Voltage
TPS7B4250-Q1 C010_SLVSCA0.png
IO = 5 to 30 mA 2.2-µF ceramic output capacitor
Figure 10. Load Transient
TPS7B4250-Q1 C012_SLVSCA0.png
Figure 12. ESR Stability vs Load Capacitance