JAJSPM0B may 2023 – july 2023 TPSM843A26
PRODUCTION DATA
Pin | Type(1) | Description | |
---|---|---|---|
Name | No. | ||
VOUT | 1,20 | O | Output voltage for the converter |
FB | 2 | I | Feedback pin and input to the differential remote sense amplifier for output voltage regulation. Connect this pin to the mid-point of a resistor divider to set the output voltage. |
GOSNS | 3 | I | Ground sense return and input to the differential remote sense amplifier. |
AGND | 4 | G | Analog ground return |
BP5 | 5 | — | Bypass pin for the internal analog control circuitry. This pin is bypassed internally. No external bypassing required. A boot capacitor is integrated inside module. |
VIN | 6,7,14,15,23 | P | Input power to the power stage. Low impedance bypassing of these pins to PGND is critical. A 10-nF to 100-nF capacitor from each VIN to PGND as close as possible is recommended. |
PGND | 8,9,12,13,21,22,24,25 | G | Ground return for the power stage. These pins are internally connected to the sources of the low side MOSFETs. 21, 22, 24, 25 act as thermal vias to help dissipate heat from the device to PCB. |
SW | 10 | O | Switch node of the converter. Leave this pin floating. |
BOOT | 11 | I | Supply for the internal high-side MOSFET gate driver. Leave this pin floating. |
EN | 16 | I | Enable pin. Enable the device by floating the enable pin, or tie enable pin to high, or using external signal, or by using UVLO resistors. |
PG | 17 | O | Open drain power-good indicator |
SYNC/FSEL | 18 | I | Frequency select and external clock synchronization. A resistor to ground sets the switching frequency of the device. An external clock can also be applied to this pin to synchronize the switching frequency. |
MSEL | 19 | I | A resistor to ground selects the current limit, soft start rate, and PWM ramp amplitude settings. |