JAJSDH7B June   2017  – May 2019 TUSB546A-DCI

PRODUCTION DATA.  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
    1.     Device Images
      1.      概略回路図
      2.      TUSB546A-DCIのアイ・ダイアグラム
  4. 4 改訂履歴
  5. 5 概要（続き）
  6. 6 Pin Configuration and Functions
    1.     Pin Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Power Supply Characteristics
    6. 7.6  DC Electrical Characteristics
    7. 7.7  AC Electrical Characteristics
    8. 7.8  DCI Specific Electrical Characteristics
    9. 7.9  Timing Requirements
    10. 7.10 Switching Characteristics
    11. 7.11 Typical Characteristics
  8. 8 Parameter Measurement Information
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 USB 3.1
      2. 9.3.2 DisplayPort
      3. 9.3.3 4-level Inputs
      4. 9.3.4 Receiver Linear Equalization
    4. 9.4 Device Functional Modes
      1. 9.4.1 Device Configuration in GPIO Mode
      2. 9.4.2 Device Configuration In I2C Mode
      3. 9.4.3 DisplayPort Mode
      4. 9.4.4 Linear EQ Configuration
      5. 9.4.5 USB3.1 Modes
      6. 9.4.6 Operation Timing – Power Up
    5. 9.5 Programming
    6. 9.6 Register Maps
      1. 9.6.1 General Register (address = 0x0A) [reset = 00000001]
        1. Table 11. General Registers
      2. 9.6.2 DisplayPort Control/Status Registers (address = 0x10) [reset = 00000000]
        1. Table 12. DisplayPort Control/Status Registers (0x10)
      3. 9.6.3 DisplayPort Control/Status Registers (address = 0x11) [reset = 00000000]
        1. Table 13. DisplayPort Control/Status Registers (0x11)
      4. 9.6.4 DisplayPort Control/Status Registers (address = 0x12) [reset = 00000000]
        1. Table 14. DisplayPort Control/Status Registers (0x12)
      5. 9.6.5 DisplayPort Control/Status Registers (address = 0x13) [reset = 00000000]
        1. Table 15. DisplayPort Control/Status Registers (0x13)
      6. 9.6.6 USB3.1 Control/Status Registers (address = 0x20) [reset = 00000000]
        1. Table 16. USB3.1 Control/Status Registers (0x20)
      7. 9.6.7 USB3.1 Control/Status Registers (address = 0x21) [reset = 00000000]
        1. Table 17. USB3.1 Control/Status Registers (0x21)
      8. 9.6.8 USB3.1 Control/Status Registers (address = 0x22) [reset = 00000100]
        1. Table 18. USB3.1 Control/Status Registers (0x22)
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
      3. 10.2.3 Application Curve
    3. 10.3 System Examples
      1. 10.3.1 USB 3.1 Only
      2. 10.3.2 USB 3.1 and 2 Lanes of DisplayPort
      3. 10.3.3 DisplayPort Only
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13デバイスおよびドキュメントのサポート
    1. 13.1 デバイス・サポート
      1. 13.1.1 開発サポート
    2. 13.2 関連リンク
    3. 13.3 ドキュメントの更新通知を受け取る方法
    4. 13.4 コミュニティ・リソース
    5. 13.5 商標
    6. 13.6 静電気放電に関する注意事項
    7. 13.7 Glossary
  14. 14メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

7.7 AC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
USB Gen 1 Differential Receiver (RX1P/N, RX2P/N, SSTXP/N)
V(RX-DIFF-PP) Input differential peak-peak voltage swing linear dynamic range AC-coupled differential peak-to-peak signal measured post CTLE through a reference channel 2000 mVpp
V(RX-DC-CM) Common-mode voltage bias in the receiver (DC) 0 V
R(RX-DIFF-DC) Differential input impedance (DC) Present after a GEN1 device is detected on TXP/TXN 72 120 Ω
R(RX-CM-DC) Receiver DC common mode impedance Present after a GEN1 device is detected on TXP/TXN 18 30 Ω
Z(RX-HIGH-IMP-DC-POS) Common-mode input impedance with termination disabled (DC) Present when no GEN1 device is detected on TXP/TXN. Measured over the range of 0-500mV with respect to GND. 25 kΩ
V(SIGNAL-DET-DIFF-PP) Input differential peak-to-peak signal detect assert level At 5 Gbps, no input loss, PRBS7 pattern 80 mV
V(RX-IDLE-DET-DIFF-PP) Input differential peak-to-peak signal detect de-assert Level At 5 Gbps, no input loss, PRBS7 pattern 60 mV
V(RX-LFPS-DET-DIFF-PP) Low frequency periodic signaling (LFPS) detect threshold Below the minimum is squelched 100 300 mV
V(RX-CM-AC-P) Peak RX AC common-mode voltage Measured at package pin 150 mV
C(RX) RX input capacitance to GND At 2.5 GHz 0.5 1 pF
RL(RX-DIFF) Differential return Loss 50 MHz – 1.25 GHz at 90 Ω –19 dB
2.5 GHz at 90 Ω –14 dB
RL(RX-CM) Common-mode return loss 50 MHz – 2.5 GHz at 90 Ω –13 dB
EQ(SSP) Receiver equalization SSEQ[1:0] and EQ[1:0] at 2.5 GHz 11 dB
USB Gen 1 Differential Transmitter (TX1P/N, TX2P/N, SSRXP/N)
VTX(DIFF-PP) Transmitter dynamic differential voltage swing range 1500 mVPP
VTX(RCV-DETECT) Amount of voltage change allowed during receiver detection 600 mV
VTX(CM-IDLE-DELTA) Transmitter idle common-mode voltage change while in U2/U3 and not actively transmitting LFPS –600 600 mV
VTX(DC-CM) Common-mode voltage bias in the transmitter (DC) 1.75 V
VTX(CM-AC-PP-ACTIVE) Tx AC common-mode voltage active Max mismatch from Txp + Txn for both time and amplitude 100 mVPP
VTX(IDLE-DIFF-AC-PP) AC electrical idle differential peak-to-peak output voltage At package pins 0 10 mV
VTX(IDLE-DIFF-DC) DC electrical idle differential output voltage At package pins after low pass filter to remove AC component 0 14 mV
VTX(CM-DC-ACTIVE-IDLE-DELTA) Absolute DC common-mode voltage between U1 and U0 At package pin 200 mV
RTX(DIFF) Differential impedance of the driver 75 120 Ω
CAC(COUPLING) AC coupling capacitor 75 265 nF
RTX(CM) Common-mode impedance of the driver Measured with respect to AC ground over
0–500 mV		 18 30 Ω
ITX(SHORT) TX short circuit current TXP/N shorted to GND 67 mA
CTX(PARASITIC) TX input capacitance for return loss At package pins, at 2.5GHz 1.25 pF
RLTX(DIFF) Differential return loss 50 MHz – 1.25 GHz at 90 Ω -15 dB
2.5 GHz at 90 Ω -12 dB
RLTX(CM) Common-mode return loss 50 MHz – 2.5 GHz at 90 Ω -13 dB
AC Characteristics
Crosstalk Differential crosstalk between TX and RX signal pairs at 2.5 GHz –30 dB
C(P1dB-LF) Low frequency 1-dB compression point at 100 MHz, 200 mVPP < VID
< 2000 mVPP 		1300 mVPP
C(P1dB-HF) High frequency 1-dB compression point at 2.5 GHz, 200 mVPP < VID
< 2000 mVPP 		1300 mVPP
fLF Low frequency cutoff 200 mVPP< VID < 2000 mVPP 20 50 kHz
TX output deterministic jitter 200 mVPP < VID < 2000 mVPP, PRBS7, 5 Gbps 0.05 UIpp
200 mVPP < VID < 2000 mVPP, PRBS7, 8.1 Gbps 0.08 UIpp
TX output total jitter 200 mVPP < VID < 2000 mVPP, PRBS7, 5 Gbps 0.08 UIpp
200 mVPP < VID < 2000 mVPP, PRBS7, 8.1 Gbps 0.135 UIpp
DisplayPort Receiver (DP[3:0]p or DP[3:0]n)
VID(PP) Peak-to-peak input differential dynamic voltage range 2000 V
VIC Input common mode voltage 0 V
C(AC) AC coupling capacitance 75 200 nF
EQ(DP) Receiver equalization DPEQ[1:0] at 4.05 GHz 14 dB
dR Data rate HBR3 8.1 Gbps
R(ti) Input termination resistance 80 100 120 Ω
DisplayPort Transmitter (TX1p or TX1n, TX2p or TX2n, RX1p or RX1n, RX2p or RX2n)
ITX(SHORT) TX short circuit current TX± shorted to GND 67 mA
VTX(DC-CM) Common-mode voltage bias in the transmitter (DC) 1.75 V
AUXp or AUXn and SBU1 or SBU2
RON Output ON resistance VCC = 3.3V; VI = 0 to 0.4 V for AUXp;
VI = 2.7 V to 3.6 V for AUXn		 5 10 Ω
ΔRON ON resistance mismatch within pair VCC = 3.3 V; VI = 0 to 0.4 V for AUXP;
VI = 2.7 V to 3.6 V for AUXN		 2.5 Ω
RON(FLAT) ON resistance flatness (RON max – RON min) measured at identical VCC and temperature VCC = 3.3 V; VI = 0 to 0.4 V for AUXp;
VI = 2.7 V to 3.6 V for AUXn		 2 Ω
V(AUXP_DC_CM) AUX Channel DC common mode voltage for AUXp and SBU1. VCC = 3.3 V 0 0.4 V
V(AUXN_DC_CM) AUX Channel DC common mode voltage for AUXn and SBU2 VCC = 3.3 V 2.7 3.6 V
C(AUX_ON) ON-state capacitance VCC = 3.3 V; CTL1 = 1; VI = 0 V
or 3.3 V		 4 7 pF
C(AUX_OFF) OFF-state capacitance VCC = 3.3 V; CTL1 = 0; VI = 0 V
or 3.3 V		 3 6 pF