SLUSDU7 March 2020 UCC21320-Q1
PRODUCTION DATA.
Figure 41 and Figure 42 shows the bench test waveforms for the design example shown in Figure 37 under these conditions: VCC = 5 V, VDD = 20 V, fSW = 100 kHz, VDC-Link = 0 V.
Channel 1 (Yellow): UCC21320-Q1 INA pin signal.
Channel 2 (Blue): UCC21320-Q1 INB pin signal.
Channel 3 (Pink): Gate-source signal on the high side power transistor.
Channel 4 (Green): Gate-source signal on the low side power transistor.
In Figure 41, INA and INB are sent complimentary 3.3-V, 50% duty-cycle signals. The gate drive signals on the power transistor have a 250-ns dead time, shown in the measurement section of Figure 41. The dead-time matching is less than 1 ns with the 250-ns dead-time setting.
Figure 42 shows a zoomed-in version of the waveform of Figure 41, with measurements for propagation delay and rising/falling time. Cursors are also used to measure dead time. Importantly, the output waveform is measured between the power transistors’ gate and source pins, and is not measured directly from the driver OUTA and OUTB pins. Due to the split on and off resistors (Ron,Roff) and different sink and source currents, different rising (16 ns) and falling time (9 ns) are observed in Figure 42.