9.3 Do's and Don'ts
When using the LMG1210, DO:
- Read and fully understand the data sheet, including the application notes and layout recommendations.
- Use a four-layer board and place the return power path on an inner layer to minimize power-loop inductance.
- Use small, surface-mount bypass and bus capacitors to minimize parasitic inductance.
- Use the proper size decoupling capacitors and place them close to the IC as described in the Layout Guidelines section.
- Use common-mode chokes for the input signals to reduce ground bounce noise. If not, ensure the signal source is connected to the signal VSS plane which is tied to the power source only at the LMG1210 IC.
To avoid issues in your system when using the LMG1210, DON'T:
- Use a single-layer or two-layer PCB for the LMG1210 as the power-loop and bypass capacitor inductances will be excessive and prevent proper operation of the IC.
- Reduce the bypass capacitor values below the recommended values.
- Allow the device to experience pin transients above 200 V as they may damage the device.
- Drive the IC from a controller with a separate ground connection than the VSS pin of the IC, unless connecting though a CMC.