9.6.17 ALERT_PIN_CFG Register (Address = 0x17) [reset = 0x0]
ALERT_PIN_CFG is shown in Figure 35 and described in Table 31.
Return to the Summary Table.
Figure 35. ALERT_PIN_CFG Register
7 |
6 |
5 |
4 |
3 |
2 |
1 |
0 |
RESERVED |
ALERT_DRIVE |
ALERT_LOGIC[1:0] |
R-0b |
R/W-0b |
R/W-0b |
|
Table 31. ALERT_PIN_CFG Register Field Descriptions
Bit |
Field |
Type |
Reset |
Description |
7-3 |
RESERVED |
R |
0b |
Reserved. Reads return 0. |
2 |
ALERT_DRIVE |
R/W |
0b |
Configure output drive of the ALERT pin.
0b = Open-drain output. Connect external pullup resistor.
1b = Push-pull output.
|
1-0 |
ALERT_LOGIC[1:0] |
R/W |
0b |
Configure how the ALERT pin is asserted.
0b = Pulsed high (one logic high pulse one time per alert flag).
1b = Active high.
|