JAJSHK4E March   2015  – August 2021 TPS65982

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 概要 (続き)
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Power Supply Requirements and Characteristics
    6. 7.6  Power Supervisor Characteristics
    7. 7.7  Power Consumption Characteristics (1)
    8. 7.8  Cable Detection Characteristics
    9. 7.9  USB-PD Baseband Signal Requirements and Characteristics
    10. 7.10 USB-PD TX Driver Voltage Adjustment Parameter
    11. 7.11 Port Power Switch Characteristics
    12. 7.12 Port Data Multiplexer Switching Characteristics
    13. 7.13 Port Data Multiplexer Clamp Characteristics
    14. 7.14 Port Data Multiplexer SBU Detection Characteristics
    15. 7.15 Port Data Multiplexer Signal Monitoring Pullup and Pulldown Characteristics
    16. 7.16 Port Data Multiplexer USB Endpoint Characteristics
    17. 7.17 Port Data Multiplexer BC1.2 Detection Characteristics
    18. 7.18 Analog-to-Digital Converter (ADC) Characteristics
    19. 7.19 Input/Output (I/O) Characteristics
    20. 7.20 I2C Slave Characteristics
    21. 7.21 SPI Controller Characteristics
    22. 7.22 BUSPOWERZ Configuration Characteristics
    23. 7.23 Thermal Shutdown Characteristics
    24. 7.24 Oscillator Characteristics
    25. 7.25 Single-Wire Debugger (SWD) Timing Requirements
    26. 7.26 HPD Timing Requirements
    27. 7.27 Typical Characteristics
  8. 8 Parameter Measurement Information
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1  USB-PD Physical Layer
        1. 9.3.1.1 USB-PD Encoding and Signaling
        2. 9.3.1.2 USB-PD Bi-Phase Marked Coding
        3. 9.3.1.3 USB-PD Transmit (TX) and Receive (Rx) Masks
        4. 9.3.1.4 USB-PD BMC Transmitter
        5. 9.3.1.5 USB-PD BMC Receiver
      2. 9.3.2  Cable Plug and Orientation Detection
        1. 9.3.2.1 Configured as a DFP
        2. 9.3.2.2 Configured as a UFP
        3. 9.3.2.3 Dead-Battery or No-Battery Support
      3. 9.3.3  Port Power Switches
        1. 9.3.3.1  5V Power Delivery
        2. 9.3.3.2  5V Power Switch as a Source
        3. 9.3.3.3  PP_5V0 Current Sense
        4. 9.3.3.4  PP_5V0 Current Limit
        5. 9.3.3.5  Internal HV Power Delivery
        6. 9.3.3.6  Internal HV Power Switch as a Source
        7. 9.3.3.7  Internal HV Power Switch as a Sink
        8. 9.3.3.8  Internal HV Power Switch Current Sense
        9. 9.3.3.9  Internal HV Power Switch Current Limit
        10. 9.3.3.10 External HV Power Delivery
        11. 9.3.3.11 External HV Power Switch as a Source with RSENSE
        12. 9.3.3.12 External HV Power Switch as a Sink with RSENSE
        13. 9.3.3.13 External HV Power Switch as a Sink without RSENSE
        14. 9.3.3.14 External Current Sense
        15. 9.3.3.15 External Current Limit
        16. 9.3.3.16 Soft Start
        17. 9.3.3.17 BUSPOWERZ
        18. 9.3.3.18 Voltage Transitions on VBUS through Port Power Switches
        19. 9.3.3.19 HV Transition to PP_RV0 Pull-Down on VBUS
        20. 9.3.3.20 VBUS Transition to VSAFE0V
        21. 9.3.3.21 C_CC1 and C_CC2 Power Configuration and Power Delivery
        22. 9.3.3.22 PP_CABLE to C_CC1 and C_CC2 Switch Architecture
        23. 9.3.3.23 PP_CABLE to C_CC1 and C_CC2 Current Limit
      4. 9.3.4  USB Type-C Port Data Multiplexer
        1. 9.3.4.1  USB Top and Bottom Ports
        2. 9.3.4.2  Multiplexer Connection Orientation
        3. 9.3.4.3  Digital Crossbar Multiplexer
        4. 9.3.4.4  SBU Crossbar Multiplexer
        5. 9.3.4.5  Signal Monitoring and Pullup/Pulldown
        6. 9.3.4.6  Port Multiplexer Clamp
        7. 9.3.4.7  USB2.0 Low-Speed Endpoint
        8. 9.3.4.8  Battery Charger (BC1.2) Detection Block
        9. 9.3.4.9  BC1.2 Data Contact Detect
        10. 9.3.4.10 BC1.2 Primary and Secondary Detection
      5. 9.3.5  Power Management
        1. 9.3.5.1 Power-On and Supervisory Functions
        2. 9.3.5.2 Supply Switch-Over
        3. 9.3.5.3 RESETZ and MRESET
      6. 9.3.6  Digital Core
      7. 9.3.7  USB-PD BMC Modem Interface
      8. 9.3.8  System Glue Logic
      9. 9.3.9  Power Reset Congrol Module (PRCM)
      10. 9.3.10 Interrupt Monitor
      11. 9.3.11 ADC Sense
      12. 9.3.12 UART
      13. 9.3.13 I2C Slave
      14. 9.3.14 SPI Controller
      15. 9.3.15 Single-Wire Debugger Interface
      16. 9.3.16 DisplayPort HPD Timers
      17. 9.3.17 ADC
        1. 9.3.17.1 ADC Divider Ratios
        2. 9.3.17.2 ADC Operating Modes
        3. 9.3.17.3 Single Channel Readout
        4. 9.3.17.4 Round Robin Automatic Readout
        5. 9.3.17.5 One Time Automatic Readout
      18. 9.3.18 I/O Buffers
        1. 9.3.18.1 IOBUF_GPIOLS and IOBUF_GPIOLSI2C
        2. 9.3.18.2 IOBUF_OD
        3. 9.3.18.3 IOBUF_UTX
        4. 9.3.18.4 IOBUF_URX
        5. 9.3.18.5 IOBUF_PORT
        6. 9.3.18.6 IOBUF_I2C
        7. 9.3.18.7 IOBUF_GPIOHSPI
        8. 9.3.18.8 IOBUF_GPIOHSSWD
      19. 9.3.19 Thermal Shutdown
      20. 9.3.20 Oscillators
    4. 9.4 Device Functional Modes
      1. 9.4.1 Boot Code
      2. 9.4.2 Initialization
      3. 9.4.3 I2C Configuration
      4. 9.4.4 Dead-Battery Condition
      5. 9.4.5 Application Code
      6. 9.4.6 Flash Memory Read
      7. 9.4.7 Invalid Flash Memory
      8. 9.4.8 UART Download
    5. 9.5 Programming
      1. 9.5.1 SPI Controller Interface
      2. 9.5.2 I2C Slave Interface
        1. 9.5.2.1 I2C Interface Description
        2. 9.5.2.2 I2C Clock Stretching
        3. 9.5.2.3 I2C Address Setting
        4. 9.5.2.4 Unique Address Interface
        5. 9.5.2.5 I2C Pin Address Setting
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Applications
      1. 10.2.1 Fully-Featured USB Type-C and PD Charger Application
        1. 10.2.1.1 Design Requirements
          1. 10.2.1.1.1 External FET Path Components (PP_EXT and RSENSE)
        2. 10.2.1.2 Detailed Design Procedure
          1. 10.2.1.2.1 TPS65982 External Flash
          2. 10.2.1.2.2 I2C (I2C), Debug Control (DEBUG_CTL), and Single-Wire De-bugger (SWD) Resistors
          3. 10.2.1.2.3 Oscillator (R_OSC) Resistor
          4. 10.2.1.2.4 VBUS Capacitor and Ferrite Bead
          5. 10.2.1.2.5 Soft Start (SS) Capacitor
          6. 10.2.1.2.6 USB Top (C_USB_T), USB Bottom (C_USB_B), and Sideband-Use (SBU) Connections
          7. 10.2.1.2.7 Port Power Switch (PP_EXT, PP_HV, PP_5V0, and PP_CABLE) Capacitors
          8. 10.2.1.2.8 Cable Connection (CCn) Capacitors and RPD_Gn Connections
          9. 10.2.1.2.9 LDO_3V3, LDO_1V8A, LDO_1V8D, LDO_BMC, VOUT_3V3, VIN_3V3, and VDDIO
        3. 10.2.1.3 Application Curve
      2. 10.2.2 Dual-Port Notebook Application Supporting USB PD Charging and DisplayPort
        1. 10.2.2.1 Design Requirements
          1. 10.2.2.1.1 Source Power Delivery Profiles for Type-C Ports
          2. 10.2.2.1.2 Sink Power Delivery Profile for Type-C Ports
        2. 10.2.2.2 Detailed Design Procedure
          1. 10.2.2.2.1 TPS65982 and System Controller Interaction
          2. 10.2.2.2.2 HD3SS460 Control and DisplayPort Configuration
          3. 10.2.2.2.3 9.3.2.3 DC Barrel Jack and Type-C PD Charging
          4. 10.2.2.2.4 Primary TPS65982 Flash Controller and Secondary Port
          5. 10.2.2.2.5 TPS65982 Dead Battery Support Primary and Secondary Port
          6. 10.2.2.2.6 Debugging Methods
        3. 10.2.2.3 Application Curves
  11. 11Power Supply Recommendations
    1. 11.1 3.3-V Power
      1. 11.1.1 VIN_3V3 Input Switch
      2. 11.1.2 VOUT_3V3 Output Switch
      3. 11.1.3 VBUS 3.3-V LDO
    2. 11.2 1.8 V Core Power
      1. 11.2.1 1.8 V Digital LDO
      2. 11.2.2 1.8 V Analog LDO
    3. 11.3 VDDIO
      1. 11.3.1 Recommended Supply Load Capacitance
      2. 11.3.2 Schottky for Current Surge Protection
  12. 12Layout
    1. 12.1 Layout Guidelines
      1. 12.1.1  TPS65982 Recommended Footprints
        1. 12.1.1.1 Standard TPS65982 Footprint (Circular Pads)
      2. 12.1.2  Alternate TPS65982 Footprint (Oval Pads)
      3. 12.1.3  Top TPS65982 Placement and Bottom Component Placement and Layout
      4. 12.1.4  Oval Pad Footprint Layout and Placement
      5. 12.1.5  Component Placement
      6. 12.1.6  Designs Rules and Guidance
      7. 12.1.7  Routing PP_HV, PP_EXT, PP_5V0, and VBUS
      8. 12.1.8  Routing Top and Bottom Passive Components
      9. 12.1.9  Void Via Placement
      10. 12.1.10 Top Layer Routing
      11. 12.1.11 Inner Signal Layer Routing
      12. 12.1.12 Bottom Layer Routing
    2. 12.2 Layout Example
  13. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 Development Support
    2. 13.2 Documentation Support
      1. 13.2.1 Related Documentation
    3. 13.3 Receiving Notification of Documentation Updates
    4. 13.4 サポート・リソース
    5. 13.5 Trademarks
    6. 13.6 Electrostatic Discharge Caution
    7. 13.7 Glossary
  14. 14Mechanical, Packaging, and Orderable Information

7.12 Port Data Multiplexer Switching Characteristics

Recommended operating conditions; TA = –10 to 85°C unless otherwise noted
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
SWD MULTIPLEXER PATH(1)
SWD_RON_UOn resistance of SWD_DATA/CLK to C_USB_TP/TN/BP/BNVi = 3.3 V, IO = 20 mA3555Ω
Vi = 1 V, IO = 20 mA3046
SWD_ROND_UOn resistance difference between P and N paths of SWD_DATA/CLK to C_USB_ TP/TN/BP/BNVi = 1 V to 3.3 V, IO = 20 mA–2.52.5Ω
SWD_RON_SOn resistance of SWD_DATA/CLK to C_SBU1/2Vi = 3.3 V, IO = 20 mA2642Ω
Vi = = 1 V, IO = 20 mA2437
SWD_ROND_SOn resistance difference between P and N paths of SWD_DATA/CLK to C_SBU1/2Vi = 1V to 3.3 V, IO = 20 mA–1.51.5Ω
SWD_TONSwitch on time from enable of SWD pathTime from enable bit with charge pump off150μs
Time from enable bit at charge pump steady state10
SWD_TOFFSwitch off time from disable of SWD pathTime from disable bit at charge pump steady state500ns
SWD_BW3 dB bandwidth of SWD pathCL = 10 pF200MHz
DEBUG1/2 MULTIPLEXER PATH(1)
DB1_RON_UOn resistance DEBUG1/2 to C_USB_TP/TN/BP/BNVi = 3.3 V, IO = 20 mA1426Ω
Vi = 1 V, IO = 20 mA1017
DB1_ROND_UOn resistance difference between P and N paths of DEBUG1/2 to C_USB_TP/TN/BP/BNVi = 1 V to 3.3 V, IO = 20 mA–2.52.5Ω
DB1_RON_SOn resistance of DEBUG1/2 to C_SBU1/2Vi = 3.3 V, IO = 20 mA9.517Ω
Vi = 1 V, IO = 20 mA6.512
DB1_ROND_SOn resistance difference between P and N paths of Debug path DEBUG1/2 to C_SBU1/2Vi = 1 V to 3.3 V, IO = 20 mA–0.50.5Ω
DB1_TONSwitch on time from enable of DEBUG pathTime from enable bit with charge pump off150μs
Time from enable bit at charge pump steady state10
DB1_TOFFSwitch off time from disable of DEBUG pathTime from disable bit at charge pump steady state500ns
DB1_BW3dB bandwidth of DEBUG pathCL = 10 pF200MHz
DEBUG3/4 MULTIPLEXER PATH(1)
DB3_RON_UOn resistance of DEBUG3/4 to C_USB_TP/TN/BP/BNVi = 3.3 V, IO = 20 mA1424Ω
Vi = 1 V, IO = 20 mA917
DB3_ROND_UOn resistance difference between P and N paths of DEBUG3/4 to C_USB_ TP/TN/BP/BNVi = 1 V to 3.3V, IO = 20 mA–1.51.5Ω
DB3_RON_SOn resistance of DEBUG3/4 to C_SBU1/2Vi = 3.3 V, IO = 20 mA9.518Ω
Vi = 1 V, IO = 20 mA6.512
DB3_ROND_SOn resistance difference between P and N paths of DEBUG3/4 to C_SBU1/2Vi = 1 V to 3.3 V, IO = 20 mA–0.150.15Ω
DB3_TONSwitch on time from enable of DEBUG3/4 pathTime from enable bit with charge pump off150μs
Time from enable bit at charge pump steady state10
DB3_TOFFSwitch off time from disable of DEBUG3/4 pathTime from disable bit at charge pump steady state500ns
DB3_BW3dB bandwidth of DEBUG3/4 pathCL = 10 pF200MHz
LSX_R2P/P2R MULTIPLEXER PATH(1)
LSX_RONOn resistance of LSX_P2R/R2P to C_SBU1/2Vi = 3.3 V, IO = 20 mA8.517Ω
Vi = 1 V, IO = 20 mA5.511
LSX_RONDOn resistance difference between P and N paths of LSX pathVi = 1 V to 3.3 V, IO = 20 mA–0.30.3Ω
LSX_TONSwitch on time from enable of LSX pathTime from enable bit with charge pump off150μs
Time from enable bit at charge pump steady state10
LSX_TOFFSwitch off time from disable of LSX pathTime from disable bit at charge pump steady state500ns
LSX_BW3dB bandwidth of LSX pathCL = 10 pF200MHz
AUX MULTIPLEXER PATH(1)
AUX_RONOn resistance of AUX_P/N to C_SBU1/2Vi = 3.3 V, IO = 20 mA3.57Ω
Vi = 1 V, IO = 20 mA2.55
AUX_RONDOn resistance difference between P and N paths of AUX_P/N to C_SBU1/2Vi = 1 V to 3.3 V, IO = 20 mA–0.250.25Ω
AUX_TONSwitch on time from enable of AUX_P/N to C_SBU1/2Time from enable bit with charge pump off150μs
Time from enable bit at charge pump steady state15
AUX_TOFFSwitch off time from disable of AUX_P/N to C_SBU1/2Time from disable bit at charge pump steady state500ns
AUX_BW3dB bandwidth of AUX_P/N to C_SBU1/2 pathCL = 10 pF200MHz
UART MULTIPLEXER PATH (2nd STAGE ONLY)(1)(2)
UART_RONOn resistance of UART buffers to C_USB_TP/TN/BP/BN or C_SBU1/2Vi = 3.3 V, IO = 20 mA3.112Ω
UART_TONSwitch on time from enable of UART buffer C_USB_TP/TN/BP/BN or C_SBU1/2 pathTime from enable bit with charge pump off150µs
Time from enable bit at charge pump steady state10
UART_TOFFSwitch off time from disable of UART buffer pathTime from disable bit at charge pump steady state500ns
UART_BW3dB bandwidth of UART buffer pathCL = 10 pF200MHz
USB_RP MULTIPLEXER PATH(1)(3)
USB_RONOn resistance of USB_RP to C_USB_TP/TN/BP/BNVi = 3 V, IO = 20 mA4.510Ω
Vi = 400 mV, IO = 20 mA37
USB_RONDOn resistance difference between P and N paths of USB_RP to C_USB_TP/TN/BP/BNVi = 0.4 V to 3 V, IO = 20 mA–0.150.15Ω
USB_TONSwitch on time from enable of USB USB_RP pathTime from enable bit with charge pump off150µs
Time from enable bit at charge pump steady state15
USB_TOFFSwitch off time from disable of USB_RP pathTime from disable bit at charge pump steady state500ns
USB_BW3dB bandwidth of USB_RP pathCL = 10 pF850MHz
USB_ISOOff Isolation of USB_RP pathRL = 50 Ω, VI = 800 mV, f = 240 MHz–19dB
USB_XTLKChannel to Channel crosstalk of USB_RP pathRL = 50 Ω, f = 240 MHz–26dB
C_SBU1/2 OUTPUT
R_SBU_OPENResistance of the open C_SBU1/2 pathsVi = 0 V to LDO_3V31MΩ
R_USB_OPENResistance of the open C_USB_T/B/P/N pathsVi = 0 V to LDO_3V31MΩ
(1) All RON specified maximums are the maximum of either of the switches in a pair. All ROND specified maximums are the maximum difference between the two switches in a pair. ROND does not add to RON.
(2) The UART switch path connects from the UART buffers to the port pins. See Section 7.19 for buffer specifications.
(3) See Section 7.16 for the USB_EP specifications.