JAJSKX7A July 2021 – December 2021 TCA9536
PRODUCTION DATA
The bus controller first must send the TCA9536 address with the LSB set to a logic 0 (see Table 8-1 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA9536 (see Figure 8-9). The command byte does not increment automatically. If multiple bytes are read, data from the specified command byte/register is going to be continuously read.
Figure 8-8 shows an example of reading a single byte from a target register.
After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte, additional bytes may be read, but the same register specified by the command byte is read.
Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus controller must not acknowledge the data.