JAJSVF9
September 2024
TSD5402-Q1
PRODUCTION DATA
1
1
特長
2
アプリケーション
3
概要
4
Pin Configuration and Functions
5
Specifications
5.1
Absolute Maximum Ratings
5.2
ESD Ratings
5.3
Recommended Operating Conditions
5.4
Thermal Information
5.5
Electrical Characteristics
5.6
Timing Requirements for I2C Interface Signals
5.7
Typical Characteristics
6
Detailed Description
6.1
Overview
6.2
Functional Block Diagram
6.3
Feature Description
6.3.1
Analog Input and Preamplifier
6.3.2
Pulse-Width Modulator (PWM)
6.3.3
Gate Drive
6.3.4
Power FETs
6.3.5
Load Diagnostics
6.3.5.1
Load Diagnostics Sequence
6.3.5.2
Faults During Load Diagnostics
6.3.6
Protection and Monitoring
6.3.7
I2C Serial Communication Bus
6.3.7.1
I2C Bus Protocol
6.3.7.2
Random Write
6.3.7.3
Random Read
6.3.7.4
Sequential Read
6.4
Device Functional Modes
6.4.1
Hardware Control Pins
6.4.2
EMI Considerations
6.4.3
Operating Modes and Faults
7
Register Maps
7.1
I2C Address Register Definitions
8
Application and Implementation
8.1
Application Information
8.2
Typical Application
8.2.1
Design Requirements
8.2.1.1
Amplifier Output Filtering
8.2.1.2
Amplifier Output Snubbers
8.2.1.3
Bootstrap Capacitors
8.2.1.4
Analog Signal Input Filter
8.2.2
Detailed Design Procedure
8.2.2.1
Unused Pin Connections
8.2.2.1.1
HI-Z Pin
8.2.2.1.2
STANDBY Pin
8.2.2.1.3
I2C Pins (SDA and SCL)
8.2.2.1.4
Terminating Unused Outputs
8.2.2.1.5
Using a Single-Ended Signal Input
8.2.3
Application Curves
8.3
Power Supply Recommendations
8.4
Layout
8.4.1
Layout Guidelines
8.4.2
Layout Examples
8.4.2.1
Top Layer
8.4.2.2
Second Layer – Signal Layer
8.4.2.3
Third Layer – Power Layer
8.4.2.4
Bottom Layer – Ground Layer
9
Device and Documentation Support
9.1
Device Support
9.1.1
サード・パーティ製品に関する免責事項
9.2
Documentation Support
9.2.1
Related Documentation
9.3
ドキュメントの更新通知を受け取る方法
9.4
サポート・リソース
9.5
Trademarks
9.6
静電気放電に関する注意事項
9.7
用語集
10
Revision History
11
Mechanical, Packaging, and Orderable Information
11.1
Package Option Addendum
11.1.1
Packaging Information
11.1.2
Tape and Reel Information
8.4
Layout