4 Example Configurations

A few example device configuration scripts for different combinations include the following:

Example 1: Two input channels with four output channels using digital mixer.

1. Differential 2-channel input
2. Linear phase decimation filter
3. 24-bit TDM mode
4. Enable digital mixer mode
5. Digital Mixer 3: Ch3 Out = 0.5×Ch1 + 0.5×Ch2
6. Digital Mixer 4: Ch4 Out = 0.5×Ch1 - 0.5×Ch2

# Key: w 9c XX YY ==> write to I2C address 0x9c, to register 0xXX, data 0xYY
#               # ==> comment delimiter
#
# Differential 2-channel 24-bit TDM mode : INP1/INM1 - Ch1, INP2/INM2 - Ch2
# FSYNC = 48 kHz (Output Data Sample Rate), BCLK = 11.2896 MHz (BCLK/FSYNC = 256)
################################################################
#
#
# Power up IOVDD and AVDD power supplies  
# Wait for IOVDD and AVDD power supplies to settle to steady state operating voltage range.
# Wait for 1ms.
#
w 9c 00 00 # Goto Page 0
w 9c 02 81 # Wake-up device by I2C write into P0_R2 using internal AREG
w 9c 6B 01          # Linear Phase Decimation Filter with digital mixer 
# Digital Mixer 3 Configuration
w 9c 00 04          # Goto Page 4
w 9c 28 40 00 00 00 # Digital Mixer 3: Channel 1 Coefficient (MIX3_CH1) = 0.5
w 9c 2C 40 00 00 00 # Digital Mixer 3: Channel 2 Coefficient (MIX3_CH2) = 0.5
w 9c 30 00 00 00 00 # Digital Mixer 3: Channel 3 Coefficient (MIX3_CH3) = 0.0
w 9c 34 00 00 00 00 # Digital Mixer 3: Channel 4 Coefficient (MIX3_CH4) = 0.0
# Digital Mixer 4 Configuration
w 9c 00 04          # Goto Page 4
w 9c 38 40 00 00 00 # Digital Mixer 4: Channel 1 Coefficient (MIX4_CH1) = 0.5
w 9c 3C C0 00 00 00 # Digital Mixer 4: Channel 2 Coefficient (MIX4_CH2) = -0.5
w 9c 40 00 00 00 00 # Digital Mixer 4: Channel 3 Coefficient (MIX4_CH3) = 0.0
w 9c 44 00 00 00 00 # Digital Mixer 4: Channel 4 Coefficient (MIX4_CH4) = 0.0
 
w 9c 00 00 # Goto Page 0
w 9c 07 20 # TDM Mode with 24 Bits/Channel
w 9c 73 f0 # Enable Ch.1 - Ch.4 to get output on all 4 channels 
w 9c 74 f0 # Enable Ch.1 - Ch.4 ASI Output channels
w 9c 75 e0 # Power up ADC

Example 2: Two input channels with channel summer.

1. Differential 2-channel input
2. Linear phase decimation filter
3. 32-bit TDM mode
4. Two-channel summer mode

# Key: w 9c XX YY ==> write to I2C address 0x9c, to register 0xXX, data 0xYY
#               # ==> comment delimiter
#
# The following list gives an example sequence of items that must be executed in the time
# between powering the device up and reading data from the device. Note that there are 
# other valid sequences depending on which features are used.
#
# See the corresponding EVM user guide for jumper settings and audio connections.
#
# Differential 2-channel : INP1/INM1 - Ch1 and INP2/INM2 - Ch2
# FSYNC = 48 kHz (Output Data Sample Rate), BCLK = 11.2896 MHz (BCLK/FSYNC = 256)
################################################################
#
#
# Power up IOVDD and AVDD power supplies 
# Wait for IOVDD and AVDD power supplies to settle to steady state operating voltage range.
# Wait for 1ms.
#
w 9c 00 00 # Goto Page 0
w 9c 02 81 # Wake-up device by I2C write into P0_R2 using internal AREG
w 9c 6B 05 # Linear Phase Filter with 2 channel summer mode (DSP_CFG0)

w 9c 07 30 # TDM Mode with 32 Bits/Channel
w 9c 73 c0 # Enable Ch.1 - Ch.2 
w 9c 74 c0 # Enable Ch.1 - Ch.2 ASI Output channels
w 9c 75 e0 # Power up ADC