8.6.6 PIN_CFG Register (Address = 0x5) [reset = 0x0]
PIN_CFG is shown in Figure 43 and described in Table 20.
Return to the Summary Table.
Figure 43. PIN_CFG Register
7 |
6 |
5 |
4 |
3 |
2 |
1 |
0 |
PIN_CFG[7:0] |
R/W-0b |
|
Table 20. PIN_CFG Register Field Descriptions
Bit |
Field |
Type |
Reset |
Description |
7-0 |
PIN_CFG[7:0] |
R/W |
0b |
Configure device channels AIN/GPIO[7:0] as analog inputs or GPIOs.
0b = Channel is configured as analog input.
1b = Channel is configured as GPIO.
|