SLAU723A October 2017 – October 2018 MSP432E401Y , MSP432E411Y
The µDMA and interrupt request logic is controlled by the DES Engine. The DES Engine can have multiple µDMA request signals active in parallel.
There are three DMA channels available: