SLVU504A September   2011  – August 2021 TPS54623

 

  1.   Trademarks
  2. 1Introduction
    1. 1.1 Background
    2. 1.2 Performance Specification Summary
    3. 1.3 Modifications
      1. 1.3.1 Output Voltage Set Point
      2. 1.3.2 Slow-Start Time
      3. 1.3.3 Track In
      4. 1.3.4 Adjustable UVLO
      5. 1.3.5 Input Voltage Rails
  3. 2Test Setup and Results
    1. 2.1  Input/Output Connections
    2. 2.2  Efficiency
    3. 2.3  Output Voltage Load Regulation
    4. 2.4  Output Voltage Line Regulation
    5. 2.5  Load Transients
    6. 2.6  Loop Characteristics
    7. 2.7  Output Voltage Ripple
    8. 2.8  Input Voltage Ripple
    9. 2.9  Powering Up
    10. 2.10 Prebias Start-Up
    11. 2.11 Hiccup Mode Current Limit
  4. 3Board Layout
    1. 3.1 Layout
  5. 4Schematic and Bill of Materials
    1. 4.1 Schematic
    2. 4.2 Bill of Materials
  6. 5Revision History

2.9 Powering Up

Figure 2-9 and Figure 2-10 show the start-up waveforms for the TPS54623EVM-012. In Figure 2-9, the output voltage ramps up as soon as the input voltage reaches the UVLO threshold as set by the R1 and R2 resistor divider network. In Figure 2-10, the input voltage is initially applied and the output is inhibited by using a jumper at J3 to tie EN to GND. When the jumper is removed, EN is released. When the EN voltage reaches the enable-threshold voltage, the start-up sequence begins and the output voltage ramps up to the externally set value of 3.3 V. The input voltage for these plots is 12 V and the load is 1 Ω.

GUID-E9268417-D20C-46EC-B58D-4B24B57D1340-low.gifFigure 2-9 TPS54623EVM-012 Start-Up Relative to VIN
GUID-AAC36BD4-ABCC-42B6-9F30-7908575F7F3B-low.gifFigure 2-10 TPS54623EVM-012 Start-Up Relative to Enable