SNOU176B October   2020  – March 2022

PRODUCTION DATA  

  1.   Trademarks
  2. General TI High Voltage Evaluation User Safety Guidelines
    1. 1.1 Safety and Precautions
  3. Introduction
    1. 2.1 LMG342XEVM-04X Daughter Card
      1. 2.1.1 FAULT and OC
      2. 2.1.2 Power Pins
      3. 2.1.3 Bootstrap Mode
      4. 2.1.4 Heat Sink
    2. 2.2 Mother Boards
      1. 2.2.1 Bias Supply
      2. 2.2.2 PWM Input
      3. 2.2.3 Fault Protection
    3. 2.3 Typical Applications
    4. 2.4 Features
  4. LMG342XEVM-04X Schematic
  5. Mother Board Schematic
  6. Recommended Footprint
  7. Test Equipment
  8. Test Procedure When Paired With LMG342X-BB-EVM
    1. 7.1 Setup
    2. 7.2 Start-Up and Operating Procedure
    3. 7.3 Test Results
    4. 7.4 Shutdown Procedure
    5. 7.5 Additional Operating Notes
  9. Test Procedure When Paired With LMG34XX-BB-EVM
    1. 8.1 Setup
      1. 8.1.1 List of Test Points
      2. 8.1.2 List of Terminals
    2. 8.2 Start-Up and Operating Procedure
    3. 8.3 Shutdown Procedure
    4. 8.4 Additional Operation Notes
  10. Bill of Materials
  11. 10Revision History

Heat Sink

The heat sink is installed to help with heat dissipation of the LMG342XR0X0. Exposed copper pads are attached to the die attach pad (DAP) on the high-side and low-side devices to provide a low thermal impedance point for the heat sink. The two copper pads have a high-voltage potential difference between them, therefore an electrically isolated thermal interface material (TIM) is required.

For optimal thermal dissipation and board level reliability, recommendation for thermal via pattern and solder paste example are provided in the LMG342xR030 600-V 30-mΩ GaN FET With Integrated Driver, Protection, and Temperature Reporting data sheet. Pin numbers 1, 16, 17 and 54 are NC (no connection) which are used to anchor QFN package to PCB. These pins must be soldered to PCB landing pads which have to be non-solder mask defined pads and must not be physically connected to any other metal on the PCB. Internally, pins 1 and 16 are connected to DRAIN and pins 17 and 54 are connected to SOURCE/GND and THERMAL PAD. All pads must be NSMD for mechanical performance, refer to the device datasheet for trace connection recommendations to the pads. Filling the thermal pad with thermal vias is recommended for thermal performance. Vias must be filled and planarized.

In this daughter card design, 'S05MZZ12-A' heatsink and 'GR80A-0H-50GY' (thermal conductivity of 8 W/m·K and thickness of 0.5 mm), thermal interface material has been used. More details on thermal performance and comparison between different TIM are shown in Thermal Performance of QFN 12x12 Package for 600-V GaN Power Stage application note.

GUID-20220107-SS0I-LM2S-QHCH-HDD56C8MX3KS-low.jpgFigure 2-2 Front Side View of the EVM
GUID-20220107-SS0I-HZWD-SCJJ-DDFBXLLQPGW9-low.jpgFigure 2-3 Back Side View of the EVM