SPRUIV7 User guide

SPRUIV7B May 2022 – September 2023 AM620-Q1 , AM623 , AM625 , AM625-Q1 , AM625SIP

12.9.1.2.1.2 Display Timing Diagrams

Figure 12-458 through Figure 12-461 show examples with timing diagrams of synchronization signals and pixel clocks for active matrix panels. The DISPC video ports directly drive these signals, which are related to the programmable fields listed in Table 12-412. For more information, see also Section 12.9.1.4.1.10.7, DISPC VP Timing Generator and Display Panel Settings.

Table 12-412 DISPC Video Port Register Fields for Active Matrix Display

Name	Register	Description
PPL	DSS0_SIZE_SCREEN[11-0] PPL value + 1	Pixels per line
LPP	DSS0_SIZE_SCREEN[27-16] LPP value + 1	Lines per panel
HBP	DSS0_TIMING_H[31-20] HBP value + 1	Horizontal back porch
HFP	DSS0_TIMING_H[19-8] HFP value + 1	Horizontal front porch
HSW	DSS0_TIMING_H[7-0] HSW value + 1	Horizontal synchronization pulse width
VBP	DSS0_TIMING_V[31-20] VBP value	Vertical back porch
VFP	DSS0_TIMING_V[19-8] VFP value	Vertical front porch
VSW	DSS0_TIMING_V[7-0] VSW value + 1	Vertical synchronization pulse width
ALIGN	DSS0_POL_FREQ[18] ALIGN	Alignment between HSYNC and VSYNC assertion
ONOFF	DSS0_POL_FREQ[17] ONOFF	HSYNC and VSYNC pixel clock control
RF	DSS0_POL_FREQ[16] RF	HSYNC and VSYNC pixel clock edge control
IEO	DSS0_POL_FREQ[15] IEO	Invert output enable
IPC	DSS0_POL_FREQ[14] IPC	Invert PCLK
IHS	DSS0_POL_FREQ[13] IHS	Invert HSYNC
IVS	DSS0_POL_FREQ[12] IVS	Invert VSYNC

Active matrix timing configuration 1:
- DSS0_POL_FREQ[17] ONOFF = 0
- DSS0_POL_FREQ[16] RF = 0
  The HSYNC and VSYNC signals are driven on the opposite edge of PCLK from the pixel data.
- DSS0_POL_FREQ[15] IEO = 0
  The DE signal is active high.
- DSS0_POL_FREQ[14] IPC = 0
  The pixel data are driven on the rising edge of PCLK.
- DSS0_POL_FREQ[13] IHS = 0
  The HSYNC signal is active high.
- DSS0_POL_FREQ[12] IVS = 0
  The VSYNC signal is active high.
- DSS0_POL_FREQ[18] ALIGN = 0
  The VSYNC and HSYNC assertion is not aligned.

Figure 12-458 DISPC Display Timing Diagram of Configuration 1 (Start of Frame)

Figure 12-459 DISPC Display Timing Diagram of Configuration 1 (Between Lines)

Figure 12-460 DISPC Display Timing Diagram of Configuration 1 (Between Frames)

Figure 12-461 DISPC Display Timing Diagram of Configuration 1 (End of Frame)

Active matrix timing configuration 2:
- DSS0_POL_FREQ[17] ONOFF = 1
- DSS0_POL_FREQ[16] RF = 1
  The HSYNC and VSYNC signals are driven on the rising edge of PCLK.
- DSS0_POL_FREQ[15] IEO = 1
  The DE signal is active low.
- DSS0_POL_FREQ[14] IPC = 1
  The pixel data is driven on the falling edge of PCLK.
- DSS0_POL_FREQ[13] IHS = 1
  The HSYNC signal is active low.
- DSS0_POL_FREQ[12] IVS = 1
  The VSYNC signal is active low.
- DSS0_POL_FREQ[18] ALIGN = 0
  The VSYNC and HSYNC assertion is not aligned.

Figure 12-462 DISPC Display Timing Diagram of Configuration 2 (Start of Frame)

Figure 12-463 DISPC Display Timing Diagram of Configuration 2 (Between Lines)

Figure 12-464 DISPC Display Timing Diagram of Configuration 2 (Between Frames)

Figure 12-465 DISPC Display Timing Diagram of Configuration 2 (End of Frame)

Active matrix timing configuration 3:
- DSS0_POL_FREQ[17] ONOFF = 1
- DSS0_POL_FREQ[16] RF = 1
  The HSYNC and VSYNC signals are driven on the rising edge of PCLK.
- DSS0_POL_FREQ[15] IEO = 0
  The DE signal is active high.
- DSS0_POL_FREQ[14] IPC = 0
  The pixel data are driven on the rising edge of PCLK.
- DSS0_POL_FREQ[13] IHS = 0
  The HSYNC signal is active high.
- DSS0_POL_FREQ[12] IVS = 0
  The VSYNC signal is active high.
- DSS0_POL_FREQ[18] ALIGN = 0
  The VSYNC and HSYNC assertion is not aligned.

Figure 12-466 DISPC Display Timing Diagram of Configuration 3 (Start of Frame)

Figure 12-467 DISPC Display Timing Diagram of Configuration 3 (Between Lines)

Figure 12-468 DISPC Display Timing Diagram of Configuration 3 (Between Frames)

Figure 12-469 DISPC Display Timing Diagram of Configuration 3 (End of Frame)