SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
ECC Error Control1 Register.
Return to Summary Table
Instance Name | Physical Address |
---|---|
MCAN0 | 5270 0018h |
MCAN1 | 5270 1018h |
MCAN2 | 5270 2018h |
MCAN3 | 5270 3018h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
ECC_ROW | |||||||
R/W | |||||||
0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
ECC_ROW | |||||||
R/W | |||||||
0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
ECC_ROW | |||||||
R/W | |||||||
0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
ECC_ROW | |||||||
R/W | |||||||
0h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31:0 | ECC_ROW | R/W | 0h | TI Internal : Row address where single or double-bit error needs to be applied. This is ignored if force_n_row is set |