SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
Interrupt Enable Clear Register 0
Return to Summary Table
Instance Name | Physical Address |
---|---|
CPSW0 | 5283 F0C0h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
NONE | |||||||
0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | RAMECC19_ENABLE_CLR | RAMECC18_ENABLE_CLR | RAMECC17_ENABLE_CLR | RAMECC16_ENABLE_CLR | |||
NONE | R/W1TC | R/W1TC | R/W1TC | R/W1TC | |||
0h | 0h | 0h | 0h | 0h | |||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RAMECC15_ENABLE_CLR | RAMECC14_ENABLE_CLR | RAMECC13_ENABLE_CLR | RAMECC12_ENABLE_CLR | RAMECC11_ENABLE_CLR | RAMECC10_ENABLE_CLR | RAMECC9_ENABLE_CLR | RAMECC8_ENABLE_CLR |
R/W1TC | R/W1TC | R/W1TC | R/W1TC | R/W1TC | R/W1TC | R/W1TC | R/W1TC |
0h | 0h | 0h | 0h | 0h | 0h | 0h | 0h |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RAMECC7_ENABLE_CLR | RAMECC6_ENABLE_CLR | RAMECC5_ENABLE_CLR | RAMECC4_ENABLE_CLR | RAMECC3_ENABLE_CLR | RAMECC2_ENABLE_CLR | RAMECC1_ENABLE_CLR | RAMECC0_ENABLE_CLR |
R/W1TC | R/W1TC | R/W1TC | R/W1TC | R/W1TC | R/W1TC | R/W1TC | R/W1TC |
0h | 0h | 0h | 0h | 0h | 0h | 0h | 0h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31:20 | RESERVED | NONE | 0h | Reserved |
19 | RAMECC19_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc19_pend |
18 | RAMECC18_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc18_pend |
17 | RAMECC17_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc17_pend |
16 | RAMECC16_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc16_pend |
15 | RAMECC15_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc15_pend |
14 | RAMECC14_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc14_pend |
13 | RAMECC13_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc13_pend |
12 | RAMECC12_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc12_pend |
11 | RAMECC11_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc11_pend |
10 | RAMECC10_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc10_pend |
9 | RAMECC9_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc9_pend |
8 | RAMECC8_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc8_pend |
7 | RAMECC7_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc7_pend |
6 | RAMECC6_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc6_pend |
5 | RAMECC5_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc5_pend |
4 | RAMECC4_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc4_pend |
3 | RAMECC3_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc3_pend |
2 | RAMECC2_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc2_pend |
1 | RAMECC1_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc1_pend |
0 | RAMECC0_ENABLE_CLR | R/W1TC | 0h | Interrupt Enable Clear Register for ramecc0_pend |