SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
Divisor Latches High Register.
Return to Summary Table
Instance Name | Physical Address |
---|---|
UART0 | 5230 0004h |
UART1 | 5230 1004h |
UART2 | 5230 2004h |
UART3 | 5230 3004h |
UART4 | 5230 4004h |
UART5 | 5230 5004h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
NONE | |||||||
0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
NONE | |||||||
0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | |||||||
NONE | |||||||
0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CLOCK_MSB | |||||||
R/W | |||||||
0h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31:8 | RESERVED | NONE | 0h | Reserved |
7:0 | CLOCK_MSB | R/W | 0h | Used to store the 8-bit MSB divisor value |