SPRUJ42 User guide

SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1

PRODUCTION DATA

5.24.2.13 UART_LCR Register

24.2.13.1 UART_LCR Register (Offset = Ch) [reset = 0h]

LCR[6:0] define parameters of the transmission and reception.

Note: As soon as LCR[6] is set to 1, the TX line is forced to 0 and remains in this state as long as LCR[6] = 1.

Return to Summary Table

Table 5-2295 Instance Table

Instance Name	Physical Address
UART0	5230 000Ch
UART1	5230 100Ch
UART2	5230 200Ch
UART3	5230 300Ch
UART4	5230 400Ch
UART5	5230 500Ch

Figure 5-1128 UART_LCR Name Register

31	30	29	28	27	26	25	24
RESERVED_24
R
0h
23	22	21	20	19	18	17	16
RESERVED_24
R
0h
15	14	13	12	11	10	9	8
RESERVED_24
R
0h
7	6	5	4	3	2	1	0
DIV_EN	BREAK_EN	PARITY_TYPE2	PARITY_TYPE1	PARITY_EN	NB_STOP	CHAR_LENGTH
R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h

Table 5-2296 UART_LCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h
7	DIV_EN	R/W	0h	1 Divisor latch enable. Allows to access to DLL, DLH and other registers (refer to the registers mapping) 0 Normal operating condition
6	BREAK_EN	R/W	0h	Break control bit. 1 Forces the transmitter output to go low to alert the communication terminal 0 Normal operating condition.
5	PARITY_TYPE2	R/W	0h	Selects the forced parity format [if LCR[3] = 1]. If LCR[5] = 1 and LCR[4] = 0, the parity bit is forced to 1 in the transmitted and received data. If LCR[5] = 1 and LCR[4] = 1, the parity bit is forced to 0 in the transmitted and received data.
4	PARITY_TYPE1	R/W	0h	1 Even parity is generated (if LCR[3] = 1) 0 Odd parity is generated (if LCR[3] = 1)
3	PARITY_EN	R/W	0h	1 A parity bit is generated during transmission and the receiver checks for received parity. 0 No parity
2	NB_STOP	R/W	0h	Specifies the number of stop bits: 1 1.5 stop bits (word length = 5) in USART mode. 2 stop bits (word length = 6, 7, 8) 0 1 stop bits (word length = 5, 6, 7, 8)
1:0	CHAR_LENGTH	R/W	0h	Specifies the word length to be transmitted or received. 3 8 bits 2 7 bits 1 6 bits 0 5 bits