SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
IrDA modes only.
The registers RXFLL and RXFLH hold the 12-bit receive maximum frame length. RXFLL holds the least significant bits and RXFLH holds the most significant bits. If the intended maximum receive frame length is n bytes, then program RXFLL and RXFLH to be n + 3 in SIR or MIR modes and n + 6 in FIR mode (+3 and +6 are due to frame format with CRC and stop flag; there are two bytes associated with the FIR stop flag).
Return to Summary Table
Instance Name | Physical Address |
---|---|
UART0 | 5230 0030h |
UART1 | 5230 1030h |
UART2 | 5230 2030h |
UART3 | 5230 3030h |
UART4 | 5230 4030h |
UART5 | 5230 5030h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED_24 | |||||||
R | |||||||
0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED_24 | |||||||
R | |||||||
0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED_24 | |||||||
R | |||||||
0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RXFLL | |||||||
W | |||||||
0h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31:8 | RESERVED_24 | R | 0h | |
7:0 | RXFLL | W | 0h | LSB register used to specify the frame length in reception |