SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
Time Base Period Register .
Return to Summary Table
Instance Name | Physical Address |
---|---|
EPWM0_G0 | 5000 00C6h |
EPWM0_G1 | 5004 00C6h |
EPWM0_G2 | 5008 00C6h |
EPWM0_G3 | 500C 00C6h |
EPWM1_G0 | 5000 10C6h |
EPWM1_G1 | 5004 10C6h |
EPWM1_G2 | 5008 10C6h |
EPWM1_G3 | 500C 10C6h |
EPWM2_G0 | 5000 20C6h |
EPWM2_G1 | 5004 20C6h |
EPWM2_G2 | 5008 20C6h |
EPWM2_G3 | 500C 20C6h |
EPWM3_G0 | 5000 30C6h |
EPWM3_G1 | 5004 30C6h |
EPWM3_G2 | 5008 30C6h |
EPWM3_G3 | 500C 30C6h |
EPWM4_G0 | 5000 40C6h |
EPWM4_G1 | 5004 40C6h |
EPWM4_G2 | 5008 40C6h |
EPWM4_G3 | 500C 40C6h |
EPWM5_G0 | 5000 50C6h |
EPWM5_G1 | 5004 50C6h |
EPWM5_G2 | 5008 50C6h |
EPWM5_G3 | 500C 50C6h |
EPWM6_G0 | 5000 60C6h |
EPWM6_G1 | 5004 60C6h |
EPWM6_G2 | 5008 60C6h |
EPWM6_G3 | 500C 60C6h |
EPWM7_G0 | 5000 70C6h |
EPWM7_G1 | 5004 70C6h |
EPWM7_G2 | 5008 70C6h |
EPWM7_G3 | 500C 70C6h |
EPWM8_G0 | 5000 80C6h |
EPWM8_G1 | 5004 80C6h |
EPWM8_G2 | 5008 80C6h |
EPWM8_G3 | 500C 80C6h |
EPWM9_G0 | 5000 90C6h |
EPWM9_G1 | 5004 90C6h |
EPWM9_G2 | 5008 90C6h |
EPWM9_G3 | 500C 90C6h |
EPWM10_G0 | 5000 A0C6h |
EPWM10_G1 | 5004 A0C6h |
EPWM10_G2 | 5008 A0C6h |
EPWM10_G3 | 500C A0C6h |
EPWM11_G0 | 5000 B0C6h |
EPWM11_G1 | 5004 B0C6h |
EPWM11_G2 | 5008 B0C6h |
EPWM11_G3 | 500C B0C6h |
EPWM12_G0 | 5000 C0C6h |
EPWM12_G1 | 5004 C0C6h |
EPWM12_G2 | 5008 C0C6h |
EPWM12_G3 | 500C C0C6h |
EPWM13_G0 | 5000 D0C6h |
EPWM13_G1 | 5004 D0C6h |
EPWM13_G2 | 5008 D0C6h |
EPWM13_G3 | 500C D0C6h |
EPWM14_G0 | 5000 E0C6h |
EPWM14_G1 | 5004 E0C6h |
EPWM14_G2 | 5008 E0C6h |
EPWM14_G3 | 500C E0C6h |
EPWM15_G0 | 5000 F0C6h |
EPWM15_G1 | 5004 F0C6h |
EPWM15_G2 | 5008 F0C6h |
EPWM15_G3 | 500C F0C6h |
EPWM16_G0 | 5001 00C6h |
EPWM16_G1 | 5005 00C6h |
EPWM16_G2 | 5009 00C6h |
EPWM16_G3 | 500D 00C6h |
EPWM17_G0 | 5001 10C6h |
EPWM17_G1 | 5005 10C6h |
EPWM17_G2 | 5009 10C6h |
EPWM17_G3 | 500D 10C6h |
EPWM18_G0 | 5001 20C6h |
EPWM18_G1 | 5005 20C6h |
EPWM18_G2 | 5009 20C6h |
EPWM18_G3 | 500D 20C6h |
EPWM19_G0 | 5001 30C6h |
EPWM19_G1 | 5005 30C6h |
EPWM19_G2 | 5009 30C6h |
EPWM19_G3 | 500D 30C6h |
EPWM20_G0 | 5001 40C6h |
EPWM20_G1 | 5005 40C6h |
EPWM20_G2 | 5009 40C6h |
EPWM20_G3 | 500D 40C6h |
EPWM21_G0 | 5001 50C6h |
EPWM21_G1 | 5005 50C6h |
EPWM21_G2 | 5009 50C6h |
EPWM21_G3 | 500D 50C6h |
EPWM22_G0 | 5001 60C6h |
EPWM22_G1 | 5005 60C6h |
EPWM22_G2 | 5009 60C6h |
EPWM22_G3 | 500D 60C6h |
EPWM23_G0 | 5001 70C6h |
EPWM23_G1 | 5005 70C6h |
EPWM23_G2 | 5009 70C6h |
EPWM23_G3 | 500D 70C6h |
EPWM24_G0 | 5001 80C6h |
EPWM24_G1 | 5005 80C6h |
EPWM24_G2 | 5009 80C6h |
EPWM24_G3 | 500D 80C6h |
EPWM25_G0 | 5001 90C6h |
EPWM25_G1 | 5005 90C6h |
EPWM25_G2 | 5009 90C6h |
EPWM25_G3 | 500D 90C6h |
EPWM26_G0 | 5001 A0C6h |
EPWM26_G1 | 5005 A0C6h |
EPWM26_G2 | 5009 A0C6h |
EPWM26_G3 | 500D A0C6h |
EPWM27_G0 | 5001 B0C6h |
EPWM27_G1 | 5005 B0C6h |
EPWM27_G2 | 5009 B0C6h |
EPWM27_G3 | 500D B0C6h |
EPWM28_G0 | 5001 C0C6h |
EPWM28_G1 | 5005 C0C6h |
EPWM28_G2 | 5009 C0C6h |
EPWM28_G3 | 500D C0C6h |
EPWM29_G0 | 5001 D0C6h |
EPWM29_G1 | 5005 D0C6h |
EPWM29_G2 | 5009 D0C6h |
EPWM29_G3 | 500D D0C6h |
EPWM30_G0 | 5001 E0C6h |
EPWM30_G1 | 5005 E0C6h |
EPWM30_G2 | 5009 E0C6h |
EPWM30_G3 | 500D E0C6h |
EPWM31_G0 | 5001 F0C6h |
EPWM31_G1 | 5005 F0C6h |
EPWM31_G2 | 5009 F0C6h |
EPWM31_G3 | 500D F0C6h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
TBPRD | |||||||
R/W | |||||||
0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TBPRD | |||||||
R/W | |||||||
0h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
15:0 | TBPRD | R/W | 0h | Time Base Period Register These bits determine the period of the time-base counter. This sets the PWM frequency. Shadowing of this register is enabled and disabled by the TBCTL[PRDLD] bit. By default this register is shadowed. - If TBCTL[PRDLD] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the active register will be loaded from the shadow register when the time-base counter equals zero. - If TBCTL[PRDLD] = 1, then the shadow is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware. - The active and shadow registers share the same memory map address. |