

# ***TMS320F28P55x Real-Time Microcontrollers***

*Technical Reference Manual*

---



Literature Number: SPRUJ53B  
APRIL 2024 – REVISED SEPTEMBER 2024



# Table of Contents



<b>Read This First</b> .....	89
About This Manual.....	89
Notational Conventions.....	89
Glossary.....	89
Related Documentation From Texas Instruments.....	89
Support Resources.....	89
Trademarks.....	90
<b>1 C2000™ Microcontrollers Software Support</b> .....	91
1.1 Introduction.....	92
1.2 C2000Ware Structure.....	92
1.3 Documentation.....	92
1.4 Devices.....	92
1.5 Libraries.....	92
1.6 Code Composer Studio™ Integrated Development Environment (IDE).....	92
1.7 SysConfig and PinMUX Tool.....	93
<b>2 C28x Processor</b> .....	94
2.1 Introduction.....	95
2.2 C28X Related Collateral.....	95
2.3 Features.....	95
2.4 Floating-Point Unit (FPU).....	96
2.5 Trigonometric Math Unit (TMU).....	96
2.6 VCRC Unit.....	97
<b>3 System Control and Interrupts</b> .....	98
3.1 Introduction.....	99
3.1.1 SYSCTL Related Collateral.....	99
3.1.2 LOCK Protection on System Configuration Registers.....	99
3.1.3 EALLOW Protection.....	99
3.2 Power Management.....	100
3.3 Device Identification and Configuration Registers.....	100
3.4 Resets.....	100
3.4.1 Reset Sources.....	100
3.4.2 External Reset (XRS).....	101
3.4.3 Simulate External Reset (SIMRESET.XRS).....	101
3.4.4 Power-On Reset (POR).....	101
3.4.5 Brown-Out Reset (BOR).....	102
3.4.6 Debugger Reset (SYSRS).....	102
3.4.7 Simulate CPU Reset (SIMRESET).....	102
3.4.8 Watchdog Reset (WDRS).....	102
3.4.9 NMI Watchdog Reset (NMIWDRS).....	102
3.4.10 DCSM Safe Code Copy Reset (SCCRESET).....	102
3.5 Peripheral Interrupts.....	103
3.5.1 Interrupt Concepts.....	103
3.5.2 Interrupt Architecture.....	103
3.5.3 Interrupt Entry Sequence.....	105
3.5.4 Configuring and Using Interrupts.....	106
3.5.5 PIE Channel Mapping.....	108
3.5.6 PIE Interrupt Priority.....	109
3.5.7 System Error.....	110
3.5.8 Vector Tables.....	111

3.6 Exceptions and Non-Maskable Interrupts.....	117
3.6.1 Configuring and Using NMIs.....	117
3.6.2 Emulation Considerations.....	117
3.6.3 NMI Sources.....	117
3.6.4 Illegal Instruction Trap (ITRAP).....	118
3.6.5 ERRORSTS Pin.....	118
3.7 Clocking.....	118
3.7.1 Clock Sources.....	120
3.7.2 Derived Clocks.....	124
3.7.3 Device Clock Domains.....	124
3.7.4 XCLKOUT.....	125
3.7.5 Clock Connectivity.....	125
3.7.6 Clock Source and PLL Setup.....	128
3.7.7 Using an External Crystal or Resonator.....	128
3.7.8 Using an External Oscillator.....	129
3.7.9 Choosing PLL Settings.....	129
3.7.10 System Clock Setup.....	130
3.7.11 SYS PLL Bypass.....	130
3.7.12 Clock (OSCCLK) Failure Detection.....	131
3.8 32-Bit CPU Timers 0/1/2.....	133
3.9 Watchdog Timer.....	134
3.9.1 Servicing the Watchdog Timer.....	135
3.9.2 Minimum Window Check.....	135
3.9.3 Watchdog Reset or Watchdog Interrupt Mode.....	136
3.9.4 Watchdog Operation in Low-Power Modes.....	136
3.9.5 Emulation Considerations.....	136
3.10 Low-Power Modes.....	137
3.10.1 Clock-Gating Low-Power Modes.....	137
3.10.2 IDLE.....	137
3.10.3 STANDBY.....	138
3.10.4 HALT.....	139
3.11 Memory Controller Module.....	140
3.11.1 Functional Description.....	140
3.12 JTAG.....	148
3.12.1 JTAG Noise and TAP_STATUS.....	148
3.13 Live Firmware Update.....	148
3.13.1 LFU Background.....	148
3.13.2 LFU Switchover Steps.....	149
3.13.3 Device Features Supporting LFU.....	149
3.13.4 LFU Switchover.....	153
3.13.5 LFU Resources.....	153
3.14 System Control Register Configuration Restrictions.....	153
3.15 Software.....	154
3.15.1 SYSCTL Registers to Driverlib Functions.....	154
3.15.2 CPUTIMER Registers to Driverlib Functions.....	163
3.15.3 MEMCFG Registers to Driverlib Functions.....	164
3.15.4 PIE Registers to Driverlib Functions.....	168
3.15.5 NMI Registers to Driverlib Functions.....	169
3.15.6 XINT Registers to Driverlib Functions.....	170
3.15.7 WWD Registers to Driverlib Functions.....	171
3.15.8 SYSCTL Examples.....	171
3.15.9 TIMER Examples.....	172
3.15.10 MEMCFG Examples.....	172
3.15.11 INTERRUPT Examples.....	173
3.15.12 LPM Examples.....	175
3.15.13 WATCHDOG Examples.....	177
3.16 SYSCTRL Registers.....	178
3.16.1 SYSCTRL Base Address Table.....	178
3.16.2 CPUTIMER_REGS Registers.....	179
3.16.3 PIE_CTRL_REGS Registers.....	186
3.16.4 NMI_INTRUPT_REGS Registers.....	238

3.16.5 XINT_REGS Registers.....	254
3.16.6 SYNC_SOC_REGS Registers.....	263
3.16.7 DMA_CLA_SRC_SEL_REGS Registers.....	270
3.16.8 LFU_REGS Registers.....	277
3.16.9 DEV_CFG_REGS Registers.....	283
3.16.10 CLK_CFG_REGS Registers.....	341
3.16.11 CPU_SYS_REGS Registers.....	364
3.16.12 SYS_STATUS_REGS Registers.....	424
3.16.13 PERIPH_AC_REGS Registers.....	433
3.16.14 MEM_CFG_REGS Registers.....	484
3.16.15 ACCESS_PROTECTION_REGS Registers.....	539
3.16.16 MEMORY_ERROR_REGS Registers.....	566
3.16.17 TEST_ERROR_REGS Registers.....	590
3.16.18 UID_REGS Registers.....	594
<b>4 ROM Code and Peripheral Booting.....</b>	<b>603</b>
4.1 Introduction.....	604
4.1.1 ROM Related Collateral.....	604
4.2 Device Boot Sequence.....	605
4.3 Device Boot Modes.....	605
4.3.1 Default Boot Modes.....	605
4.3.2 Custom Boot Modes.....	606
4.4 Device Boot Configurations.....	606
4.4.1 Configuring Boot Mode Pins.....	607
4.4.2 Configuring Boot Mode Table Options.....	609
4.4.3 Boot Mode Example Use Cases.....	610
4.5 Device Boot Flow Diagrams.....	611
4.5.1 Boot Flow.....	611
4.5.2 Emulation Boot Flow.....	613
4.5.3 Standalone Boot Flow.....	614
4.6 Device Reset and Exception Handling.....	615
4.6.1 Reset Causes and Handling.....	615
4.6.2 Exceptions and Interrupts Handling.....	616
4.7 Boot ROM Description.....	617
4.7.1 Boot ROM Configuration Registers.....	617
4.7.2 Entry Points.....	619
4.7.3 Wait Points.....	620
4.7.4 Secure Flash Boot.....	620
4.7.5 Firmware Update (FWU) Flash Boot.....	623
4.7.6 Memory Maps.....	624
4.7.7 ROM Tables.....	625
4.7.8 Boot Modes and Loaders.....	625
4.7.9 GPIO Assignments.....	643
4.7.10 Secure ROM Function APIs.....	645
4.7.11 Clock Initializations.....	646
4.7.12 Boot Status Information.....	646
4.7.13 ROM Version.....	648
4.8 Application Notes for Using the Bootloaders.....	648
4.8.1 Bootloader Data Stream Structure.....	648
4.8.2 The C2000 Hex Utility.....	650
4.9 Software.....	651
4.9.1 BOOT Examples.....	651
<b>5 Dual Code Security Module (DCSM).....</b>	<b>652</b>
5.1 Introduction.....	653
5.1.1 DCSM Related Collateral.....	653
5.2 Functional Description.....	653
5.2.1 CSM Passwords.....	654
5.2.2 Emulation Code Security Logic (ECSL).....	656
5.2.3 CPU Secure Logic.....	656
5.2.4 Execute-Only Protection.....	656
5.2.5 Password Lock.....	656
5.2.6 JTAGLOCK.....	657

5.2.7 Link Pointer and Zone Select.....	657
5.2.8 C Code Example to Get Zone Select Block Addr for Zone1.....	660
5.3 Flash and OTP Erase/Program.....	660
5.4 Secure Copy Code.....	660
5.5 SecureCRC.....	661
5.6 CSM Impact on Other On-Chip Resources.....	662
5.7 Incorporating Code Security in User Applications.....	663
5.7.1 Environments That Require Security Unlocking.....	663
5.7.2 CSM Password Match Flow.....	663
5.7.3 C Code Example to Unsecure C28x Zone1.....	665
5.7.4 C Code Example to Resecure C28x Zone1.....	665
5.7.5 Environments That Require ECSL Unlocking.....	665
5.7.6 ECSL Password Match Flow.....	665
5.7.7 ECSL Disable Considerations for any Zone.....	667
5.7.8 Device Unique ID.....	667
5.8 Software.....	667
5.8.1 DCSM Registers to Driverlib Functions.....	667
5.8.2 DCSM Examples.....	671
5.9 DCSM Registers.....	672
5.9.1 DCSM Base Address Table.....	672
5.9.2 DCSM_Z1_REGS Registers.....	673
5.9.3 DCSM_Z2_REGS Registers.....	721
5.9.4 DCSM_COMMON_REGS Registers.....	758
5.9.5 DCSM_Z1_OTP Registers.....	780
5.9.6 DCSM_Z2_OTP Registers.....	797
<b>6 Flash Module.....</b>	<b>807</b>
6.1 Introduction to Flash and OTP Memory.....	808
6.1.1 FLASH Related Collateral.....	808
6.1.2 Features.....	808
6.1.3 Flash Tools.....	809
6.1.4 Default Flash Configuration.....	809
6.2 Flash Bank, OTP, and Pump.....	809
6.3 Flash Wrapper.....	810
6.4 Flash and OTP Memory Performance.....	811
6.5 Flash Read Interface.....	811
6.5.1 C28x-Flash Read Interface.....	811
6.6 Flash Erase and Program.....	814
6.6.1 Erase.....	814
6.6.2 Program.....	814
6.6.3 Verify.....	814
6.7 Error Correction Code (ECC) Protection.....	815
6.7.1 Single-Bit Data Error.....	816
6.7.2 Uncorrectable Error.....	817
6.7.3 Mechanism to Check the Correctness of ECC Logic.....	817
6.8 Reserved Locations Within Flash and OTP.....	819
6.9 Migrating an Application from RAM to Flash.....	819
6.10 Procedure to Change the Flash Control Registers.....	820
6.11 Software.....	820
6.11.1 FLASH Registers to Driverlib Functions.....	820
6.11.2 FLASH Examples.....	820
6.12 FLASH Registers.....	821
6.12.1 FLASH Base Address Table.....	821
6.12.2 FLASH_CTRL_REGS Registers.....	822
6.12.3 FLASH_ECC_REGS Registers.....	826
<b>7 Control Law Accelerator (CLA).....</b>	<b>829</b>
7.1 Introduction.....	830
7.1.1 Features.....	830
7.1.2 CLA Related Collateral.....	830
7.1.3 Block Diagram.....	831
7.2 CLA Interface.....	832
7.2.1 CLA Memory.....	832

7.2.2 CLA Memory Bus.....	833
7.2.3 Shared Peripherals and EALLOW Protection.....	833
7.2.4 CLA Tasks and Interrupt Vectors.....	834
7.3 CLA, DMA, and CPU Arbitration.....	838
7.3.1 CLA Message RAM.....	838
7.3.2 CLA Program Memory.....	839
7.3.3 CLA Data Memory.....	840
7.3.4 Peripheral Registers (ePWM, HRPWM, Comparator).....	840
7.4 CLA Configuration and Debug.....	841
7.4.1 Building a CLA Application.....	841
7.4.2 Typical CLA Initialization Sequence.....	841
7.4.3 Debugging CLA Code.....	842
7.4.4 CLA Illegal Opcode Behavior.....	843
7.4.5 Resetting the CLA.....	844
7.5 Pipeline.....	844
7.5.1 Pipeline Overview.....	844
7.5.2 CLA Pipeline Alignment.....	845
7.5.3 Parallel Instructions.....	849
7.5.4 CLA Task Execution Latency.....	849
7.6 Software.....	850
7.6.1 CLA Registers to Driverlib Functions.....	850
7.6.2 CLA Examples.....	852
7.7 Instruction Set.....	857
7.7.1 Instruction Descriptions.....	857
7.7.2 Addressing Modes and Encoding.....	858
7.7.3 Instructions.....	861
7.8 CLA Registers.....	988
7.8.1 CLA Base Address Table.....	988
7.8.2 CLA_ONLY_REGS Registers.....	989
7.8.3 CLA_SOFTINT_REGS Registers.....	998
7.8.4 CLA_REGS Registers.....	1002
<b>8 Neural-network Processing Unit (NPU)</b> .....	<b>1051</b>
8.1 Introduction.....	1052
8.1.1 NPU Related Collateral.....	1052
<b>9 Dual-Clock Comparator (DCC)</b> .....	<b>1053</b>
9.1 Introduction.....	1054
9.1.1 Features.....	1054
9.1.2 Block Diagram.....	1054
9.2 Module Operation.....	1055
9.2.1 Configuring DCC Counters.....	1056
9.2.2 Single-Shot Measurement Mode.....	1057
9.2.3 Continuous Monitoring Mode.....	1058
9.2.4 Error Conditions.....	1059
9.3 Interrupts.....	1061
9.4 Software.....	1062
9.4.1 DCC Registers to Driverlib Functions.....	1062
9.4.2 DCC Examples.....	1062
9.5 DCC Registers.....	1064
9.5.1 DCC Base Address Table.....	1064
9.5.2 DCC_REGS Registers.....	1065
<b>10 General-Purpose Input/Output (GPIO)</b> .....	<b>1076</b>
10.1 Introduction.....	1077
10.1.1 GPIO Related Collateral.....	1078
10.2 Configuration Overview.....	1079
10.3 Digital Inputs on ADC Pins (AIOs).....	1080
10.4 Digital Inputs and Outputs on ADC Pins (AGPIOs).....	1080
10.5 Digital General-Purpose I/O Control.....	1082
10.6 Input Qualification.....	1083
10.6.1 No Synchronization (Asynchronous Input).....	1083
10.6.2 Synchronization to SYSCLKOUT Only.....	1083
10.6.3 Qualification Using a Sampling Window.....	1084

10.7 USB Signals.....	1088
10.8 PMBUS and I2C Signals.....	1088
10.9 GPIO and Peripheral Muxing.....	1089
10.9.1 GPIO Muxing.....	1089
10.9.2 Peripheral Muxing.....	1094
10.10 Internal Pullup Configuration Requirements.....	1096
10.11 Software.....	1096
10.11.1 GPIO Registers to Driverlib Functions.....	1096
10.11.2 GPIO Examples.....	1101
10.11.3 LED Examples.....	1102
10.12 GPIO Registers.....	1102
10.12.1 GPIO Base Address Table.....	1102
10.12.2 GPIO_CTRL_REGS Registers.....	1103
10.12.3 GPIO_DATA_REGS Registers.....	1264
10.12.4 GPIO_DATA_READ_REGS Registers.....	1311
<b>11 Crossbar (X-BAR)</b> .....	<b>1317</b>
11.1 Input X-BAR and CLB Input X-BAR .....	1318
11.1.1 CLB Input X-BAR.....	1321
11.2 ePWM , CLB, and GPIO Output X-BAR.....	1322
11.2.1 ePWM X-BAR.....	1322
11.2.2 CLB X-BAR.....	1324
11.2.3 GPIO Output X-BAR.....	1327
11.2.4 X-BAR Flags.....	1329
11.3 Software.....	1331
11.3.1 INPUTXBAR Registers to Driverlib Functions.....	1331
11.3.2 EPWMXBAR Registers to Driverlib Functions.....	1331
11.3.3 CLBXBAR Registers to Driverlib Functions.....	1333
11.3.4 OUTPUTXBAR Registers to Driverlib Functions.....	1334
11.3.5 XBAR Registers to Driverlib Functions.....	1335
11.4 XBAR Registers.....	1336
11.4.1 XBAR Base Address Table.....	1336
11.4.2 INPUT_XBAR_REGS Registers.....	1337
11.4.3 XBAR_REGS Registers.....	1356
11.4.4 EPWM_XBAR_REGS Registers.....	1380
11.4.5 CLB_XBAR_REGS Registers.....	1473
11.4.6 OUTPUT_XBAR_REGS Registers.....	1566
11.4.7 OUTPUT_XBAR_REGS Registers.....	1667
<b>12 Direct Memory Access (DMA)</b> .....	<b>1768</b>
12.1 Introduction.....	1769
12.1.1 Features.....	1769
12.1.2 Block Diagram.....	1770
12.2 Architecture.....	1771
12.2.1 Peripheral Interrupt Event Trigger Sources.....	1771
12.2.2 DMA Bus.....	1775
12.3 Address Pointer and Transfer Control.....	1776
12.4 Pipeline Timing and Throughput.....	1782
12.5 CPU and CLA Arbitration.....	1783
12.6 Channel Priority.....	1784
12.6.1 Round-Robin Mode.....	1784
12.6.2 Channel 1 High-Priority Mode.....	1785
12.7 Overrun Detection Feature.....	1785
12.8 Software.....	1786
12.8.1 DMA Registers to Driverlib Functions.....	1786
12.8.2 DMA Examples.....	1787
12.9 DMA Registers.....	1788
12.9.1 DMA Base Address Table.....	1788
12.9.2 DMA_REGS Registers.....	1789
12.9.3 DMA_CH_REGS Registers.....	1794
<b>13 Embedded Real-time Analysis and Diagnostic (ERAD)</b> .....	<b>1821</b>
13.1 Introduction.....	1822
13.1.1 ERAD Related Collateral.....	1822



13.2 Enhanced Bus Comparator Unit.....	1823
13.2.1 Enhanced Bus Comparator Unit Operations.....	1823
13.2.2 Event Masking and Exporting.....	1824
13.3 System Event Counter Unit.....	1825
13.3.1 System Event Counter Modes.....	1825
13.3.2 Reset on Event.....	1830
13.3.3 Operation Conditions.....	1830
13.4 ERAD Ownership, Initialization and Reset.....	1831
13.5 ERAD Programming Sequence.....	1832
13.5.1 Hardware Breakpoint and Hardware Watch Point Programming Sequence.....	1832
13.5.2 Timer and Counter Programming Sequence.....	1833
13.6 Cyclic Redundancy Check Unit.....	1833
13.6.1 CRC Unit Qualifier.....	1834
13.6.2 CRC Unit Programming Sequence.....	1835
13.7 Program Counter Trace.....	1836
13.7.1 Functional Block Diagram.....	1837
13.7.2 Trace Qualification Modes.....	1838
13.7.3 Trace Memory.....	1842
13.7.4 Trace Input Signal Conditioning.....	1843
13.7.5 PC Trace Software Operation.....	1844
13.7.6 Trace Operation in Debug Mode.....	1844
13.8 Software.....	1845
13.8.1 ERAD Registers to Driverlib Functions.....	1845
13.8.2 ERAD Examples.....	1847
13.9 ERAD Registers.....	1855
13.9.1 ERAD Base Address Table.....	1855
13.9.2 ERAD_GLOBAL_REGS Registers.....	1856
13.9.3 ERAD_HWBP_REGS Registers.....	1879
13.9.4 ERAD_COUNTER_REGS Registers.....	1886
13.9.5 ERAD_CRC_GLOBAL_REGS Registers.....	1897
13.9.6 ERAD_CRC_REGS Registers.....	1900
13.9.7 PCTRACE_REGS Registers.....	1904
13.9.8 PCTRACE_BUFFER_REGS Registers.....	1911
<b>14 Analog Subsystem.....</b>	<b>1913</b>
14.1 Introduction.....	1914
14.1.1 Features.....	1914
14.1.2 Block Diagram.....	1914
14.2 Optimizing Power-Up Time.....	1919
14.3 Digital Inputs on ADC Pins (AIOs).....	1919
14.4 Digital Inputs and Outputs on ADC Pins (AGPIOs).....	1919
14.5 Analog Pins and Internal Connections.....	1922
14.6 Software.....	1926
14.6.1 ASYSCTL Registers to Driverlib Functions.....	1926
14.7 ASBSYS Registers.....	1928
14.7.1 ASBSYS Base Address Table.....	1928
14.7.2 ANALOG_SUBSYS_REGS Registers.....	1929
<b>15 Analog-to-Digital Converter (ADC).....</b>	<b>1966</b>
15.1 Introduction.....	1967
15.1.1 ADC Related Collateral.....	1967
15.1.2 Features.....	1968
15.1.3 Block Diagram.....	1969
15.2 ADC Configurability.....	1970
15.2.1 Clock Configuration.....	1970
15.2.2 Resolution.....	1970
15.2.3 Voltage Reference.....	1971
15.2.4 Signal Mode.....	1972
15.2.5 Expected Conversion Results.....	1972
15.2.6 Interpreting Conversion Results.....	1972
15.3 SOC Principle of Operation.....	1973
15.3.1 SOC Configuration.....	1974
15.3.2 Trigger Operation.....	1974

15.3.3 ADC Acquisition (Sample and Hold) Window.....	1982
15.3.4 Sample Capacitor Reset.....	1983
15.3.5 ADC Input Models.....	1983
15.3.6 Channel Selection.....	1984
15.4 SOC Configuration Examples.....	1991
15.4.1 Single Conversion from ePWM Trigger.....	1991
15.4.2 Oversampled Conversion from ePWM Trigger.....	1991
15.4.3 Multiple Conversions from CPU Timer Trigger.....	1992
15.4.4 Software Triggering of SOCs.....	1993
15.5 ADC Conversion Priority.....	1993
15.6 Burst Mode.....	1996
15.6.1 Burst Mode Example.....	1996
15.6.2 Burst Mode Priority Example.....	1997
15.7 EOC and Interrupt Operation.....	1998
15.7.1 Interrupt Overflow.....	1999
15.7.2 Continue to Interrupt Mode.....	1999
15.7.3 Early Interrupt Configuration Mode.....	2000
15.8 Post-Processing Blocks.....	2001
15.8.1 PPB Offset Correction.....	2002
15.8.2 PPB Error Calculation.....	2002
15.8.3 PPB Result Delta Calculation.....	2002
15.8.4 PPB Limit Detection and Zero-Crossing Detection.....	2003
15.8.5 PPB Sample Delay Capture.....	2006
15.8.6 PPB Oversampling.....	2006
15.9 Opens/Shorts Detection Circuit (OSDETECT).....	2008
15.9.1 Implementation.....	2009
15.9.2 Detecting an Open Input Pin.....	2009
15.9.3 Detecting a Shorted Input Pin.....	2009
15.10 Power-Up Sequence.....	2010
15.11 ADC Calibration.....	2010
15.11.1 ADC Zero Offset Calibration.....	2010
15.12 ADC Timings.....	2011
15.12.1 ADC Timing Diagrams.....	2011
15.12.2 Post-Processing Block Timings.....	2015
15.13 Additional Information.....	2017
15.13.1 Ensuring Synchronous Operation.....	2017
15.13.2 Choosing an Acquisition Window Duration.....	2020
15.13.3 Achieving Simultaneous Sampling.....	2022
15.13.4 Result Register Mapping.....	2022
15.13.5 Internal Temperature Sensor.....	2022
15.13.6 Designing an External Reference Circuit.....	2023
15.13.7 ADC-DAC Loopback Testing.....	2023
15.13.8 Internal Test Mode.....	2025
15.13.9 ADC Gain and Offset Calibration.....	2025
15.14 Software.....	2026
15.14.1 ADC Registers to Driverlib Functions.....	2026
15.14.2 ADC Examples.....	2034
15.15 ADC Registers.....	2039
15.15.1 ADC Base Address Table.....	2039
15.15.2 ADC_RESULT_REGS Registers.....	2040
15.15.3 ADC_REGS Registers.....	2086
<b>16 Buffered Digital-to-Analog Converter (DAC).....</b>	<b>2284</b>
16.1 Introduction.....	2285
16.1.1 DAC Related Collateral.....	2285
16.1.2 Features.....	2285
16.1.3 Block Diagram.....	2285
16.2 Using the DAC.....	2286
16.2.1 Initialization Sequence.....	2286
16.2.2 DAC Offset Adjustment.....	2287
16.2.3 EPWMSYNCPER Signal.....	2287
16.3 Lock Registers.....	2287

16.4 Software.....	2288
16.4.1 DAC Registers to Driverlib Functions.....	2288
16.4.2 DAC Examples.....	2288
16.5 DAC Registers.....	2289
16.5.1 DAC Base Address Table.....	2289
16.5.2 DAC_REGS Registers.....	2290
<b>17 Comparator Subsystem (CMPSS).....</b>	<b>2298</b>
17.1 Introduction.....	2299
17.1.1 CMPSS Related Collateral.....	2299
17.1.2 Features.....	2299
17.1.3 Block Diagram.....	2300
17.2 Comparator.....	2300
17.3 Reference DAC.....	2301
17.4 Ramp Generator.....	2302
17.4.1 Ramp Generator Overview.....	2302
17.4.2 Ramp Generator Behavior.....	2303
17.4.3 Ramp Generator Behavior at Corner Cases.....	2304
17.5 Digital Filter.....	2306
17.5.1 Filter Initialization Sequence.....	2307
17.6 Using the CMPSS.....	2307
17.6.1 LATCHCLR, EPWMSYNCPER, and EPWMBLANK Signals.....	2307
17.6.2 Synchronizer, Digital Filter, and Latch Delays.....	2307
17.6.3 Calibrating the CMPSS.....	2308
17.6.4 Enabling and Disabling the CMPSS Clock.....	2308
17.7 CMPSS DAC Output.....	2309
17.8 Software.....	2309
17.8.1 CMPSS Registers to Driverlib Functions.....	2309
17.8.2 CMPSS Examples.....	2312
17.9 CMPSS Registers.....	2313
17.9.1 CMPSS Base Address Table.....	2313
17.9.2 CMPSS_REGS Registers.....	2314
<b>18 Programmable Gain Amplifier (PGA).....</b>	<b>2356</b>
18.1 Programmable Gain Amplifier (PGA) Overview.....	2357
18.1.1 Features.....	2357
18.1.2 Block Diagram.....	2357
18.2 Linear Output Range.....	2358
18.3 Gain Values.....	2358
18.4 Modes of Operation.....	2359
18.4.1 Buffer Mode.....	2359
18.4.2 Standalone Mode.....	2360
18.4.3 Non-inverting Mode.....	2361
18.4.4 Subtractor Mode.....	2362
18.5 External Filtering.....	2363
18.5.1 Low-Pass Filter Using Internal Filter Resistor and External Capacitor.....	2363
18.5.2 Single Pole Low-Pass Filter Using Internal Gain Resistor and External Capacitor.....	2364
18.6 Error Calibration.....	2365
18.6.1 Offset Error.....	2365
18.6.2 Gain Error.....	2365
18.7 Chopping Feature.....	2366
18.8 Enabling and Disabling the PGA Clock.....	2367
18.9 Lock Register.....	2367
18.10 Analog Front-End Integration.....	2368
18.10.1 Buffered DAC.....	2368
18.10.2 Analog-to-Digital Converter (ADC).....	2369
18.10.3 Comparator Subsystem (CMPSS).....	2369
18.10.4 PGA_NEG_SHARED Feature.....	2369
18.10.5 Alternate Functions.....	2371
18.11 Examples.....	2372
18.11.1 Non-Inverting Amplifier Using Non-Inverting Mode.....	2372
18.11.2 Buffer Mode.....	2372
18.11.3 Low-Side Current Sensing.....	2373

18.11.4 Bidirectional Current Sensing.....	2374
18.12 Software.....	2375
18.12.1 PGA Registers to Driverlib Functions.....	2375
18.12.2 PGA Examples.....	2375
18.13 PGA Registers.....	2376
18.13.1 PGA Base Address Table.....	2376
18.13.2 PGA_REGS Registers.....	2377
<b>19 Enhanced Pulse Width Modulator (ePWM).....</b>	<b>2383</b>
19.1 Introduction.....	2384
19.1.1 EPWM Related Collateral.....	2385
19.1.2 Submodule Overview.....	2386
19.2 Configuring Device Pins.....	2391
19.3 ePWM Modules Overview.....	2391
19.4 Time-Base (TB) Submodule.....	2393
19.4.1 Purpose of the Time-Base Submodule.....	2393
19.4.2 Controlling and Monitoring the Time-Base Submodule.....	2394
19.4.3 Calculating PWM Period and Frequency.....	2396
19.4.4 Phase Locking the Time-Base Clocks of Multiple ePWM Modules.....	2400
19.4.5 Simultaneous Writes to TBPRD and CMPx Registers Between ePWM Modules.....	2401
19.4.6 Time-Base Counter Modes and Timing Waveforms.....	2401
19.4.7 Global Load.....	2406
19.5 Counter-Compare (CC) Submodule.....	2408
19.5.1 Purpose of the Counter-Compare Submodule.....	2408
19.5.2 Controlling and Monitoring the Counter-Compare Submodule.....	2409
19.5.3 Operational Highlights for the Counter-Compare Submodule.....	2410
19.5.4 Count Mode Timing Waveforms.....	2411
19.6 Action-Qualifier (AQ) Submodule.....	2414
19.6.1 Purpose of the Action-Qualifier Submodule.....	2414
19.6.2 Action-Qualifier Submodule Control and Status Register Definitions.....	2415
19.6.3 Action-Qualifier Event Priority.....	2417
19.6.4 AQCTLA and AQCTLB Shadow Mode Operations.....	2418
19.6.5 Configuration Requirements for Common Waveforms.....	2420
19.7 Dead-Band Generator (DB) Submodule.....	2427
19.7.1 Purpose of the Dead-Band Submodule.....	2427
19.7.2 Dead-band Submodule Additional Operating Modes.....	2428
19.7.3 Operational Highlights for the Dead-Band Submodule.....	2430
19.8 PWM Chopper (PC) Submodule.....	2434
19.8.1 Purpose of the PWM Chopper Submodule.....	2434
19.8.2 Operational Highlights for the PWM Chopper Submodule.....	2434
19.8.3 Waveforms.....	2435
19.9 Trip-Zone (TZ) Submodule.....	2438
19.9.1 Purpose of the Trip-Zone Submodule.....	2438
19.9.2 Operational Highlights for the Trip-Zone Submodule.....	2439
19.9.3 Generating Trip Event Interrupts.....	2441
19.10 Event-Trigger (ET) Submodule.....	2444
19.10.1 Operational Overview of the ePWM Event-Trigger Submodule.....	2445
19.11 Digital Compare (DC) Submodule.....	2449
19.11.1 Purpose of the Digital Compare Submodule.....	2451
19.11.2 Enhanced Trip Action Using CMPSS.....	2451
19.11.3 Using CMPSS to Trip the ePWM on a Cycle-by-Cycle Basis.....	2451
19.11.4 Operation Highlights of the Digital Compare Submodule.....	2452
19.12 ePWM Crossbar (X-BAR).....	2459
19.13 Applications to Power Topologies.....	2460
19.13.1 Overview of Multiple Modules.....	2460
19.13.2 Key Configuration Capabilities.....	2461
19.13.3 Controlling Multiple Buck Converters With Independent Frequencies.....	2462
19.13.4 Controlling Multiple Buck Converters With Same Frequencies.....	2464
19.13.5 Controlling Multiple Half H-Bridge (HHB) Converters.....	2466
19.13.6 Controlling Dual 3-Phase Inverters for Motors (ACI and PMSM).....	2468
19.13.7 Practical Applications Using Phase Control Between PWM Modules.....	2470
19.13.8 Controlling a 3-Phase Interleaved DC/DC Converter.....	2471

19.13.9 Controlling Zero Voltage Switched Full Bridge (ZVSFB) Converter.....	2474
19.13.10 Controlling a Peak Current Mode Controlled Buck Module.....	2476
19.13.11 Controlling H-Bridge LLC Resonant Converter.....	2477
19.14 Register Lock Protection.....	2478
19.15 High-Resolution Pulse Width Modulator (HRPWM).....	2479
19.15.1 Operational Description of HRPWM.....	2481
19.15.2 SFO Library Software - SFO_TI_Build_V8.lib.....	2502
19.16 Software.....	2505
19.16.1 EPWM Registers to Driverlib Functions.....	2505
19.16.2 HRPWM Registers to Driverlib Functions.....	2512
19.16.3 EPWM Examples.....	2516
19.16.4 HRPWM Examples.....	2521
19.17 EPWM Registers.....	2524
19.17.1 EPWM Base Address Table.....	2524
19.17.2 EPWM_REGS Registers.....	2525
<b>20 Enhanced Capture (eCAP).....</b>	<b>2655</b>
20.1 Introduction.....	2656
20.1.1 Features.....	2656
20.1.2 ECAP Related Collateral.....	2656
20.2 Description.....	2657
20.3 Configuring Device Pins for the eCAP.....	2658
20.4 Capture and APWM Operating Mode.....	2661
20.5 Capture Mode Description.....	2663
20.5.1 Event Prescaler.....	2664
20.5.2 Edge Polarity Select and Qualifier.....	2664
20.5.3 Continuous/One-Shot Control.....	2665
20.5.4 32-Bit Counter and Phase Control.....	2666
20.5.5 CAP1-CAP4 Registers.....	2666
20.5.6 eCAP Synchronization.....	2666
20.5.7 Interrupt Control.....	2667
20.5.8 DMA Interrupt.....	2669
20.5.9 Shadow Load and Lockout Control.....	2669
20.5.10 APWM Mode Operation.....	2669
20.6 Application of the eCAP Module.....	2671
20.6.1 Example 1 - Absolute Time-Stamp Operation Rising-Edge Trigger.....	2671
20.6.2 Example 2 - Absolute Time-Stamp Operation Rising- and Falling-Edge Trigger.....	2672
20.6.3 Example 3 - Time Difference (Delta) Operation Rising-Edge Trigger.....	2673
20.6.4 Example 4 - Time Difference (Delta) Operation Rising- and Falling-Edge Trigger.....	2674
20.7 Application of the APWM Mode.....	2675
20.7.1 Example 1 - Simple PWM Generation (Independent Channels).....	2675
20.8 Software.....	2676
20.8.1 ECAP Registers to Driverlib Functions.....	2676
20.8.2 ECAP Examples.....	2677
20.9 ECAP Registers.....	2678
20.9.1 ECAP Base Address Table.....	2678
20.9.2 ECAP_REGS Registers.....	2679
<b>21 Enhanced Quadrature Encoder Pulse (eQEP).....</b>	<b>2698</b>
21.1 Introduction.....	2699
21.1.1 EQEP Related Collateral.....	2701
21.2 Configuring Device Pins.....	2701
21.3 Description.....	2702
21.3.1 EQEP Inputs.....	2702
21.3.2 Functional Description.....	2705
21.3.3 eQEP Memory Map.....	2706
21.4 Quadrature Decoder Unit (QDU).....	2707
21.4.1 Position Counter Input Modes.....	2707
21.4.2 eQEP Input Polarity Selection.....	2710
21.4.3 Position-Compare Sync Output.....	2710
21.5 Position Counter and Control Unit (PCCU).....	2710
21.5.1 Position Counter Operating Modes.....	2710
21.5.2 Position Counter Latch.....	2713

21.5.3 Position Counter Initialization.....	2715
21.5.4 eQEP Position-compare Unit.....	2716
21.6 eQEP Edge Capture Unit.....	2718
21.7 eQEP Watchdog.....	2722
21.8 eQEP Unit Timer Base.....	2722
21.9 QMA Module.....	2723
21.9.1 Modes of Operation.....	2724
21.9.2 Interrupt and Error Generation.....	2725
21.10 eQEP Interrupt Structure.....	2726
21.11 Software.....	2727
21.11.1 EQEP Registers to Driverlib Functions.....	2727
21.11.2 EQEP Examples.....	2728
21.12 EQEP Registers.....	2731
21.12.1 EQEP Base Address Table.....	2731
21.12.2 EQEP_REGS Registers.....	2732
<b>22 Serial Peripheral Interface (SPI)</b> .....	<b>2770</b>
22.1 Introduction.....	2771
22.1.1 Features.....	2771
22.1.2 SPI Related Collateral.....	2771
22.1.3 Block Diagram.....	2772
22.2 System-Level Integration.....	2773
22.2.1 SPI Module Signals.....	2773
22.2.2 Configuring Device Pins.....	2774
22.2.3 SPI Interrupts.....	2774
22.2.4 DMA Support.....	2776
22.3 SPI Operation.....	2777
22.3.1 Introduction to Operation.....	2777
22.3.2 Controller Mode.....	2778
22.3.3 Peripheral Mode.....	2779
22.3.4 Data Format.....	2781
22.3.5 Baud Rate Selection.....	2782
22.3.6 SPI Clocking Schemes.....	2783
22.3.7 SPI FIFO Description.....	2784
22.3.8 SPI DMA Transfers.....	2785
22.3.9 SPI High-Speed Mode.....	2786
22.3.10 SPI 3-Wire Mode Description.....	2786
22.4 Programming Procedure.....	2788
22.4.1 Initialization Upon Reset.....	2788
22.4.2 Configuring the SPI.....	2788
22.4.3 Configuring the SPI for High-Speed Mode.....	2789
22.4.4 Data Transfer Example.....	2790
22.4.5 SPI 3-Wire Mode Code Examples.....	2791
22.4.6 SPI STEINV Bit in Digital Audio Transfers.....	2793
22.5 Software.....	2794
22.5.1 SPI Registers to Driverlib Functions.....	2794
22.5.2 SPI Examples.....	2795
22.6 SPI Registers.....	2798
22.6.1 SPI Base Address Table.....	2798
22.6.2 SPI_REGS Registers.....	2799
<b>23 Serial Communications Interface (SCI)</b> .....	<b>2818</b>
23.1 Introduction.....	2819
23.1.1 Features.....	2819
23.1.2 SCI Related Collateral.....	2820
23.1.3 Block Diagram.....	2820
23.2 Architecture.....	2820
23.3 SCI Module Signal Summary.....	2820
23.4 Configuring Device Pins.....	2822
23.5 Multiprocessor and Asynchronous Communication Modes.....	2822
23.6 SCI Programmable Data Format.....	2823
23.7 SCI Multiprocessor Communication.....	2824
23.7.1 Recognizing the Address Byte.....	2824

23.7.2 Controlling the SCI TX and RX Features.....	2824
23.7.3 Receipt Sequence.....	2824
23.8 Idle-Line Multiprocessor Mode.....	2825
23.8.1 Idle-Line Mode Steps.....	2825
23.8.2 Block Start Signal.....	2826
23.8.3 Wake-Up Temporary (WUT) Flag.....	2826
23.8.4 Receiver Operation.....	2826
23.9 Address-Bit Multiprocessor Mode.....	2827
23.9.1 Sending an Address.....	2827
23.10 SCI Communication Format.....	2828
23.10.1 Receiver Signals in Communication Modes.....	2829
23.10.2 Transmitter Signals in Communication Modes.....	2830
23.11 SCI Port Interrupts.....	2831
23.11.1 Break Detect.....	2832
23.12 SCI Baud Rate Calculations.....	2832
23.13 SCI Enhanced Features.....	2833
23.13.1 SCI FIFO Description.....	2833
23.13.2 SCI Auto-Baud.....	2835
23.13.3 Autobaud-Detect Sequence.....	2835
23.14 Software.....	2836
23.14.1 SCI Registers to Driverlib Functions.....	2836
23.14.2 SCI Examples.....	2838
23.15 SCI Registers.....	2840
23.15.1 SCI Base Address Table.....	2840
23.15.2 SCI_REGS Registers.....	2841
<b>24 Universal Serial Bus (USB) Controller.....</b>	<b>2863</b>
24.1 Introduction.....	2864
24.1.1 Features.....	2864
24.1.2 USB Related Collateral.....	2864
24.1.3 Block Diagram.....	2865
24.2 Functional Description.....	2867
24.2.1 Operation as a Device.....	2867
24.2.2 Operation as a Host.....	2872
24.2.3 DMA Operation.....	2876
24.2.4 Address/Data Bus Bridge.....	2876
24.3 Initialization and Configuration.....	2878
24.3.1 Pin Configuration.....	2878
24.3.2 Endpoint Configuration.....	2879
24.4 USB Global Interrupts.....	2879
24.5 Software.....	2880
24.5.1 USB Registers to Driverlib Functions.....	2880
24.5.2 USB Examples.....	2897
24.6 USB Registers.....	2899
24.6.1 USB Base Address Table.....	2899
24.6.2 USB_REGS Registers.....	2900
<b>25 Fast Serial Interface (FSI).....</b>	<b>3047</b>
25.1 Introduction.....	3048
25.1.1 FSI Related Collateral.....	3048
25.1.2 FSI Features.....	3048
25.2 System-level Integration.....	3049
25.2.1 CPU Interface.....	3049
25.2.2 Signal Description.....	3051
25.2.3 FSI Interrupts.....	3052
25.2.4 CLA Task Triggering.....	3054
25.2.5 DMA Interface.....	3054
25.2.6 External Frame Trigger Mux.....	3055
25.3 FSI Functional Description.....	3056
25.3.1 Introduction to Operation.....	3056
25.3.2 FSI Transmitter Module.....	3057
25.3.3 FSI Receiver Module.....	3063
25.3.4 Frame Format.....	3069

25.3.5 Flush Sequence.....	3073
25.3.6 Internal Loopback.....	3074
25.3.7 CRC Generation.....	3074
25.3.8 ECC Module.....	3075
25.3.9 Tag Matching.....	3076
25.3.10 User Data Filtering (UDATA Matching).....	3076
25.3.11 TDM Configurations.....	3076
25.3.12 FSI Trigger Generation.....	3078
25.3.13 FSI-SPI Compatibility Mode.....	3080
25.4 FSI Programing Guide.....	3084
25.4.1 Establishing the Communication Link.....	3084
25.4.2 Register Protection.....	3086
25.4.3 Emulation Mode.....	3086
25.5 Software.....	3087
25.5.1 FSI Registers to Driverlib Functions.....	3087
25.5.2 FSI Examples.....	3091
25.6 FSI Registers.....	3097
25.6.1 FSI Base Address Table.....	3097
25.6.2 FSI_TX_REGS Registers.....	3098
25.6.3 FSI_RX_REGS Registers.....	3125
<b>26 Inter-Integrated Circuit Module (I2C).....</b>	<b>3174</b>
26.1 Introduction.....	3175
26.1.1 I2C Related Collateral.....	3175
26.1.2 Features.....	3176
26.1.3 Features Not Supported.....	3176
26.1.4 Functional Overview.....	3177
26.1.5 Clock Generation.....	3178
26.1.6 I2C Clock Divider Registers (I2CCLKL and I2CCLKH).....	3179
26.2 Configuring Device Pins.....	3180
26.3 I2C Module Operational Details.....	3180
26.3.1 Input and Output Voltage Levels.....	3180
26.3.2 Selecting Pullup Resistors.....	3180
26.3.3 Data Validity.....	3180
26.3.4 Operating Modes.....	3181
26.3.5 I2C Module START and STOP Conditions.....	3185
26.3.6 Non-repeat Mode versus Repeat Mode.....	3186
26.3.7 Serial Data Formats.....	3186
26.3.8 Clock Synchronization.....	3189
26.3.9 Clock Stretching.....	3190
26.3.10 Arbitration.....	3192
26.3.11 Digital Loopback Mode.....	3193
26.3.12 NACK Bit Generation.....	3194
26.4 Interrupt Requests Generated by the I2C Module.....	3194
26.4.1 Basic I2C Interrupt Requests.....	3195
26.4.2 I2C FIFO Interrupts.....	3197
26.5 Resetting or Disabling the I2C Module.....	3197
26.6 Software.....	3198
26.6.1 I2C Registers to Driverlib Functions.....	3198
26.6.2 I2C Examples.....	3199
26.7 I2C Registers.....	3202
26.7.1 I2C Base Address Table.....	3202
26.7.2 I2C_REGS Registers.....	3203
<b>27 Power Management Bus Module (PMBus).....</b>	<b>3227</b>
27.1 Introduction.....	3228
27.1.1 PMBUS Related Collateral.....	3228
27.1.2 Features.....	3228
27.1.3 Block Diagram.....	3229
27.2 Configuring Device Pins.....	3230
27.3 Target Mode Operation.....	3230
27.3.1 Configuration.....	3230
27.3.2 Message Handling.....	3231



27.4 Controller Mode Operation.....	3241
27.4.1 Configuration.....	3241
27.4.2 Message Handling.....	3241
27.5 Software.....	3252
27.5.1 PMBUS Registers to Driverlib Functions.....	3252
27.6 PMBUS Registers.....	3253
27.6.1 PMBUS Base Address Table.....	3253
27.6.2 PMBUS_REGS Registers.....	3254
<b>28 Modular Controller Area Network (MCAN).....</b>	<b>3275</b>
28.1 MCAN Introduction.....	3276
28.1.1 MCAN Related Collateral.....	3276
28.1.2 MCAN Features.....	3277
28.2 MCAN Environment.....	3277
28.3 CAN Network Basics.....	3278
28.4 MCAN Integration.....	3279
28.5 MCAN Functional Description.....	3281
28.5.1 Module Clocking Requirements.....	3282
28.5.2 Interrupt Requests.....	3282
28.5.3 Operating Modes.....	3283
28.5.4 Transmitter Delay Compensation.....	3286
28.5.5 Restricted Operation Mode.....	3288
28.5.6 Bus Monitoring Mode.....	3288
28.5.7 Disabled Automatic Retransmission (DAR) Mode.....	3289
28.5.8 Clock Stop Mode.....	3289
28.5.9 Test Modes.....	3292
28.5.10 Timestamp Generation.....	3293
28.5.11 Timeout Counter.....	3295
28.5.12 Safety.....	3295
28.5.13 Rx Handling.....	3297
28.5.14 Tx Handling.....	3303
28.5.15 FIFO Acknowledge Handling.....	3307
28.5.16 Message RAM.....	3307
28.6 Software.....	3318
28.6.1 MCAN Registers to Driverlib Functions.....	3318
28.6.2 MCAN Examples.....	3321
28.7 MCAN Registers.....	3325
28.7.1 MCAN Base Address Table.....	3325
28.7.2 MCANSS_REGS Registers.....	3326
28.7.3 MCAN_REGS Registers.....	3338
28.7.4 MCAN_ERROR_REGS Registers.....	3416
<b>29 Local Interconnect Network (LIN).....</b>	<b>3442</b>
29.1 LIN Overview.....	3443
29.1.1 SCI Features.....	3443
29.1.2 LIN Features.....	3444
29.1.3 LIN Related Collateral.....	3444
29.1.4 Block Diagram.....	3445
29.2 Serial Communications Interface Module.....	3448
29.2.1 SCI Communication Formats.....	3448
29.2.2 SCI Interrupts.....	3458
29.2.3 SCI DMA Interface.....	3462
29.2.4 SCI Configurations.....	3463
29.2.5 SCI Low-Power Mode.....	3465
29.3 Local Interconnect Network Module.....	3466
29.3.1 LIN Communication Formats.....	3466
29.3.2 LIN Interrupts.....	3485
29.3.3 Servicing LIN Interrupts.....	3485
29.3.4 LIN DMA Interface.....	3486
29.3.5 LIN Configurations.....	3486
29.4 Low-Power Mode.....	3488
29.4.1 Entering Sleep Mode.....	3489
29.4.2 Wakeup.....	3489

29.4.3 Wakeup Timeouts.....	3490
29.5 Emulation Mode.....	3490
29.6 Software.....	3491
29.6.1 LIN Registers to Driverlib Functions.....	3491
29.6.2 LIN Examples.....	3494
29.7 LIN Registers.....	3496
29.7.1 LIN Base Address Table.....	3496
29.7.2 LIN_REGS Registers.....	3497
<b>30 Configurable Logic Block (CLB).....</b>	<b>3552</b>
30.1 Introduction.....	3553
30.1.1 CLB Related Collateral.....	3553
30.2 Description.....	3553
30.2.1 CLB Clock.....	3555
30.3 CLB Input/Output Connection.....	3557
30.3.1 Overview.....	3557
30.3.2 CLB Input Selection.....	3557
30.3.3 CLB Output Selection.....	3565
30.3.4 CLB Output Signal Multiplexer.....	3567
30.4 CLB Tile.....	3570
30.4.1 Static Switch Block.....	3571
30.4.2 Counter Block.....	3573
30.4.3 FSM Block.....	3577
30.4.4 LUT4 Block.....	3579
30.4.5 Output LUT Block.....	3579
30.4.6 Asynchronous Output Conditioning (AOC) Block.....	3580
30.4.7 High Level Controller (HLC).....	3583
30.5 CPU Interface.....	3588
30.5.1 Register Description.....	3588
30.5.2 Non-Memory Mapped Registers.....	3589
30.6 DMA Access.....	3589
30.7 CLB Data Export Through SPI RX Buffer.....	3590
30.8 Software.....	3591
30.8.1 CLB Registers to Driverlib Functions.....	3591
30.8.2 CLB Examples.....	3594
30.9 CLB Registers.....	3600
30.9.1 CLB Base Address Table.....	3600
30.9.2 CLB_LOGIC_CONFIG_REGS Registers.....	3601
30.9.3 CLB_LOGIC_CONTROL_REGS Registers.....	3653
30.9.4 CLB_DATA_EXCHANGE_REGS Registers.....	3686
<b>31 Advanced Encryption Standard (AES) Accelerator.....</b>	<b>3689</b>
31.1 Introduction.....	3690
31.1.1 AES Block Diagram.....	3690
31.1.2 AES Algorithm.....	3693
31.2 AES Operating Modes.....	3694
31.2.1 GCM Operation.....	3694
31.2.2 CCM Operation.....	3695
31.2.3 XTS Operation.....	3696
31.2.4 ECB Feedback Mode.....	3697
31.2.5 CBC Feedback Mode.....	3698
31.2.6 CTR and ICM Feedback Modes.....	3699
31.2.7 CFB Mode.....	3700
31.2.8 F8 Mode.....	3701
31.2.9 F9 Operation.....	3702
31.2.10 CBC-MAC Operation.....	3703
31.3 Extended and Combined Modes of Operations.....	3704
31.3.1 GCM Protocol Operation.....	3704
31.3.2 CCM Protocol Operation.....	3704
31.3.3 Hardware Requests.....	3704
31.4 AES Module Programming Guide.....	3705
31.4.1 AES Low-Level Programming Models.....	3705
31.5 Software.....	3710

31.5.1 AES Registers to Driverlib Functions.....	3710
31.5.2 AES_SS Registers to Driverlib Functions.....	3712
31.5.3 AES Examples.....	3712
31.6 AES Registers.....	3714
31.6.1 AES Base Address Table.....	3714
31.6.2 AES_REGS Registers.....	3715
31.6.3 AES_SS_REGS Registers.....	3759
<b>32 Embedded Pattern Generator (EPG).....</b>	<b>3762</b>
32.1 Introduction.....	3763
32.1.1 Features.....	3763
32.1.2 EPG Block Diagram.....	3763
32.1.3 EPG Related Collateral.....	3764
32.2 Clock Generator Modules.....	3765
32.2.1 DCLK (50% duty cycle clock).....	3765
32.2.2 Clock Stop.....	3766
32.3 Signal Generator Module.....	3767
32.4 EPG Peripheral Signal Mux Selection.....	3770
32.5 Application Software Notes.....	3772
32.6 EPG Example Use Cases.....	3773
32.6.1 EPG Example: Synchronous Clocks with Offset.....	3773
32.6.2 EPG Example: Serial Data Bit Stream (LSB first).....	3774
32.6.3 EPG Example: Serial Data Bit Stream (MSB first).....	3775
32.7 EPG Interrupt.....	3776
32.8 Software.....	3777
32.8.1 EPG Registers to Driverlib Functions.....	3777
32.8.2 EPG Examples.....	3778
32.9 EPG Registers.....	3779
32.9.1 EPG Base Address Table.....	3779
32.9.2 EPG_REGS Registers.....	3780
32.9.3 EPG_MUX_REGS Registers.....	3809
<b>33 Revision History.....</b>	<b>3815</b>

## List of Figures

Figure 3-1. Device Interrupt Architecture.....	103
Figure 3-2. Interrupt Propagation Path.....	105
Figure 3-3. System Error.....	110
Figure 3-4. ERRORSTS Pin Diagram.....	118
Figure 3-5. Clocking System.....	119
Figure 3-6. System PLL.....	120
Figure 3-7. AUXCLKIN.....	121
Figure 3-8. Single-ended 3.3V External Clock.....	122
Figure 3-9. External Crystal.....	122
Figure 3-10. External Resonator.....	123
Figure 3-11. Missing Clock Detection Logic.....	132
Figure 3-12. CPU Timers.....	133
Figure 3-13. CPU Timer Interrupt Signals and Output Signal.....	133
Figure 3-14. Watchdog Timer Module.....	134
Figure 3-15. Memory Architecture.....	140
Figure 3-16. Arbitration Scheme on Local Shared Memories.....	143
Figure 3-17. Arbitration Scheme on Global Shared Memories.....	143
Figure 3-18. Simplified LFU Representation.....	149
Figure 3-19. PIE Vector Table Swap.....	150
Figure 3-20. LS0/LS1 RAM Memory Swap.....	151
Figure 3-21. TIM Register.....	180
Figure 3-22. PRD Register.....	181
Figure 3-23. TCR Register.....	182
Figure 3-24. TPR Register.....	184
Figure 3-25. TPRH Register.....	185
Figure 3-26. PIECTRL Register.....	188
Figure 3-27. PIEACK Register.....	189

Figure 3-28. PIEIER1 Register.....	190
Figure 3-29. PIEIFR1 Register.....	192
Figure 3-30. PIEIER2 Register.....	194
Figure 3-31. PIEIFR2 Register.....	196
Figure 3-32. PIEIER3 Register.....	198
Figure 3-33. PIEIFR3 Register.....	200
Figure 3-34. PIEIER4 Register.....	202
Figure 3-35. PIEIFR4 Register.....	204
Figure 3-36. PIEIER5 Register.....	206
Figure 3-37. PIEIFR5 Register.....	208
Figure 3-38. PIEIER6 Register.....	210
Figure 3-39. PIEIFR6 Register.....	212
Figure 3-40. PIEIER7 Register.....	214
Figure 3-41. PIEIFR7 Register.....	216
Figure 3-42. PIEIER8 Register.....	218
Figure 3-43. PIEIFR8 Register.....	220
Figure 3-44. PIEIER9 Register.....	222
Figure 3-45. PIEIFR9 Register.....	224
Figure 3-46. PIEIER10 Register.....	226
Figure 3-47. PIEIFR10 Register.....	228
Figure 3-48. PIEIER11 Register.....	230
Figure 3-49. PIEIFR11 Register.....	232
Figure 3-50. PIEIER12 Register.....	234
Figure 3-51. PIEIFR12 Register.....	236
Figure 3-52. NMICFG Register.....	239
Figure 3-53. NMIFLG Register.....	240
Figure 3-54. NMIFLGCLR Register.....	242
Figure 3-55. NMIFLGFRFC Register.....	244
Figure 3-56. NMIWDCNT Register.....	245
Figure 3-57. NMIWDPRD Register.....	246
Figure 3-58. NMISHDFLG Register.....	247
Figure 3-59. ERRORSTS Register.....	249
Figure 3-60. ERRORSTSCLR Register.....	250
Figure 3-61. ERRORSTSFRC Register.....	251
Figure 3-62. ERRORCTL Register.....	252
Figure 3-63. ERRORLOCK Register.....	253
Figure 3-64. XINT1CR Register.....	255
Figure 3-65. XINT2CR Register.....	256
Figure 3-66. XINT3CR Register.....	257
Figure 3-67. XINT4CR Register.....	258
Figure 3-68. XINT5CR Register.....	259
Figure 3-69. XINT1CTR Register.....	260
Figure 3-70. XINT2CTR Register.....	261
Figure 3-71. XINT3CTR Register.....	262
Figure 3-72. SYNCSELECT Register.....	264
Figure 3-73. ADCSOCOUTSELECT Register.....	266
Figure 3-74. SYNCSOCLOCK Register.....	269
Figure 3-75. CLA1TASKSRCSELLOCK Register.....	271
Figure 3-76. DMACHSRCSELLOCK Register.....	272
Figure 3-77. CLA1TASKSRCSEL1 Register.....	273
Figure 3-78. CLA1TASKSRCSEL2 Register.....	274
Figure 3-79. DMACHSRCSEL1 Register.....	275
Figure 3-80. DMACHSRCSEL2 Register.....	276
Figure 3-81. LFUConfig Register.....	278
Figure 3-82. LFUStatus Register.....	279
Figure 3-83. LFU_LOCK Register.....	280
Figure 3-84. LFU_COMMIT Register.....	281
Figure 3-85. PARTIDL Register.....	285
Figure 3-86. PARTIDH Register.....	287
Figure 3-87. REVID Register.....	288
Figure 3-88. TRIMERRSTS Register.....	289

Figure 3-89. SOFTPRES0 Register.....	290
Figure 3-90. SOFTPRES2 Register.....	291
Figure 3-91. SOFTPRES3 Register.....	293
Figure 3-92. SOFTPRES4 Register.....	294
Figure 3-93. SOFTPRES7 Register.....	295
Figure 3-94. SOFTPRES8 Register.....	296
Figure 3-95. SOFTPRES9 Register.....	297
Figure 3-96. SOFTPRES10 Register.....	298
Figure 3-97. SOFTPRES11 Register.....	299
Figure 3-98. SOFTPRES13 Register.....	300
Figure 3-99. SOFTPRES14 Register.....	301
Figure 3-100. SOFTPRES15 Register.....	302
Figure 3-101. SOFTPRES16 Register.....	303
Figure 3-102. SOFTPRES17 Register.....	304
Figure 3-103. SOFTPRES18 Register.....	305
Figure 3-104. SOFTPRES19 Register.....	306
Figure 3-105. SOFTPRES20 Register.....	307
Figure 3-106. SOFTPRES21 Register.....	308
Figure 3-107. SOFTPRES26 Register.....	309
Figure 3-108. SOFTPRES27 Register.....	310
Figure 3-109. SOFTPRES28 Register.....	311
Figure 3-110. SOFTPRES30 Register.....	312
Figure 3-111. SOFTPRES40 Register.....	313
Figure 3-112. TAP_STATUS Register.....	314
Figure 3-113. TAP_CONTROL Register.....	315
Figure 3-114. USBTYPE Register.....	316
Figure 3-115. ECAPTYPE Register.....	317
Figure 3-116. MCUCNF3 Register.....	318
Figure 3-117. MCUCNF8 Register.....	320
Figure 3-118. MCUCNF11 Register.....	321
Figure 3-119. MCUCNF12 Register.....	322
Figure 3-120. MCUCNF14 Register.....	323
Figure 3-121. MCUCNF16 Register.....	324
Figure 3-122. MCUCNF18 Register.....	325
Figure 3-123. MCUCNF20 Register.....	327
Figure 3-124. MCUCNF21 Register.....	329
Figure 3-125. MCUCNF23 Register.....	330
Figure 3-126. MCUCNF31 Register.....	331
Figure 3-127. MCUCNF32 Register.....	333
Figure 3-128. MCUCNF33 Register.....	335
Figure 3-129. MCUCNF34 Register.....	337
Figure 3-130. MCUCNF35 Register.....	339
Figure 3-131. MCUCNFLOCK Register.....	340
Figure 3-132. CLKCFGLOCK1 Register.....	343
Figure 3-133. CLKSRCCTL1 Register.....	345
Figure 3-134. CLKSRCCTL2 Register.....	347
Figure 3-135. CLKSRCCTL3 Register.....	348
Figure 3-136. SYSPLLCTL1 Register.....	349
Figure 3-137. SYSPLLMULT Register.....	350
Figure 3-138. SYSPLLSTS Register.....	351
Figure 3-139. SYSCLKDIVSEL Register.....	352
Figure 3-140. AUXCLKDIVSEL Register.....	353
Figure 3-141. PERCLKDIVSEL Register.....	354
Figure 3-142. XCLKOUTDIVSEL Register.....	355
Figure 3-143. CLBCLKCTL Register.....	356
Figure 3-144. LOSPCP Register.....	357
Figure 3-145. MCDCCR Register.....	358
Figure 3-146. X1CNT Register.....	360
Figure 3-147. XTALCR Register.....	361
Figure 3-148. XTALCR2 Register.....	362
Figure 3-149. CLKFAILCFG Register.....	363

Figure 3-150. CPUSYSLOCK1 Register.....	366
Figure 3-151. CPUSYSLOCK2 Register.....	369
Figure 3-152. PIEVERRADDR Register.....	371
Figure 3-153. PCLKCR0 Register.....	372
Figure 3-154. PCLKCR2 Register.....	374
Figure 3-155. PCLKCR3 Register.....	376
Figure 3-156. PCLKCR4 Register.....	377
Figure 3-157. PCLKCR7 Register.....	378
Figure 3-158. PCLKCR8 Register.....	379
Figure 3-159. PCLKCR9 Register.....	380
Figure 3-160. PCLKCR10 Register.....	381
Figure 3-161. PCLKCR11 Register.....	382
Figure 3-162. PCLKCR12 Register.....	383
Figure 3-163. PCLKCR13 Register.....	384
Figure 3-164. PCLKCR14 Register.....	385
Figure 3-165. PCLKCR15 Register.....	386
Figure 3-166. PCLKCR16 Register.....	387
Figure 3-167. PCLKCR17 Register.....	388
Figure 3-168. PCLKCR18 Register.....	389
Figure 3-169. PCLKCR19 Register.....	390
Figure 3-170. PCLKCR20 Register.....	391
Figure 3-171. PCLKCR21 Register.....	392
Figure 3-172. PCLKCR26 Register.....	393
Figure 3-173. PCLKCR27 Register.....	394
Figure 3-174. SIMRESET Register.....	395
Figure 3-175. LPMCR Register.....	396
Figure 3-176. GPIOLPMSEL0 Register.....	397
Figure 3-177. GPIOLPMSEL1 Register.....	400
Figure 3-178. TMR2CLKCTL Register.....	403
Figure 3-179. RESCCLR Register.....	404
Figure 3-180. RESC Register.....	406
Figure 3-181. CMPSSLPMSEL Register.....	408
Figure 3-182. MCANRAMACC Register.....	410
Figure 3-183. MCANWAKESTATUS Register.....	411
Figure 3-184. MCANWAKESTATUSCLR Register.....	412
Figure 3-185. CLKSTOPREQ Register.....	413
Figure 3-186. CLKSTOPACK Register.....	414
Figure 3-187. USER_REG1_SYRSn Register.....	415
Figure 3-188. USER_REG2_SYRSn Register.....	416
Figure 3-189. USER_REG1_XRSn Register.....	417
Figure 3-190. USER_REG2_XRSn Register.....	418
Figure 3-191. USER_REG1_PORESETn Register.....	419
Figure 3-192. USER_REG2_PORESETn Register.....	420
Figure 3-193. USER_REG3_PORESETn Register.....	421
Figure 3-194. USER_REG4_PORESETn Register.....	422
Figure 3-195. JTAG_MMR_REG Register.....	423
Figure 3-196. SYS_ERR_INT_FLG Register.....	425
Figure 3-197. SYS_ERR_INT_CLR Register.....	427
Figure 3-198. SYS_ERR_INT_SET Register.....	429
Figure 3-199. SYS_ERR_MASK Register.....	431
Figure 3-200. ADCA_AC Register.....	435
Figure 3-201. ADCB_AC Register.....	436
Figure 3-202. ADCC_AC Register.....	437
Figure 3-203. ADCE_AC Register.....	438
Figure 3-204. ADCE_AC Register.....	439
Figure 3-205. CMPSS1_AC Register.....	440
Figure 3-206. CMPSS2_AC Register.....	441
Figure 3-207. CMPSS3_AC Register.....	442
Figure 3-208. CMPSS4_AC Register.....	443
Figure 3-209. DACA_AC Register.....	444
Figure 3-210. PGA1_AC Register.....	445

Figure 3-211. PGA2_AC Register.....	446
Figure 3-212. PGA3_AC Register.....	447
Figure 3-213. EPWM1_AC Register.....	448
Figure 3-214. EPWM2_AC Register.....	449
Figure 3-215. EPWM3_AC Register.....	450
Figure 3-216. EPWM4_AC Register.....	451
Figure 3-217. EPWM5_AC Register.....	452
Figure 3-218. EPWM6_AC Register.....	453
Figure 3-219. EPWM7_AC Register.....	454
Figure 3-220. EPWM8_AC Register.....	455
Figure 3-221. EPWM9_AC Register.....	456
Figure 3-222. EPWM10_AC Register.....	457
Figure 3-223. EPWM11_AC Register.....	458
Figure 3-224. EPWM12_AC Register.....	459
Figure 3-225. EQEP1_AC Register.....	460
Figure 3-226. EQEP2_AC Register.....	461
Figure 3-227. EQEP3_AC Register.....	462
Figure 3-228. ECAP1_AC Register.....	463
Figure 3-229. ECAP2_AC Register.....	464
Figure 3-230. CLB1_AC Register.....	465
Figure 3-231. CLB2_AC Register.....	466
Figure 3-232. SCIA_AC Register.....	467
Figure 3-233. SCIB_AC Register.....	468
Figure 3-234. SCIC_AC Register.....	469
Figure 3-235. SPIA_AC Register.....	470
Figure 3-236. SPIB_AC Register.....	471
Figure 3-237. I2CA_AC Register.....	472
Figure 3-238. I2CB_AC Register.....	473
Figure 3-239. PMBUS_A_AC Register.....	474
Figure 3-240. LIN_A_AC Register.....	475
Figure 3-241. MCANA_AC Register.....	476
Figure 3-242. MCANB_AC Register.....	477
Figure 3-243. FSIATX_AC Register.....	478
Figure 3-244. FSIARX_AC Register.....	479
Figure 3-245. USBA_AC Register.....	480
Figure 3-246. HRPWM_A_AC Register.....	481
Figure 3-247. AESA_AC Register.....	482
Figure 3-248. PERIPH_AC_LOCK Register.....	483
Figure 3-249. DxLOCK Register.....	486
Figure 3-250. DxCOMMIT Register.....	487
Figure 3-251. DxACCPROT0 Register.....	488
Figure 3-252. DxACCPROT1 Register.....	489
Figure 3-253. DxTEST Register.....	490
Figure 3-254. DxINIT Register.....	491
Figure 3-255. DxINITDONE Register.....	492
Figure 3-256. DxRAMTEST_LOCK Register.....	493
Figure 3-257. LSxLOCK Register.....	494
Figure 3-258. LSxCOMMIT Register.....	496
Figure 3-259. LSxMSEL Register.....	498
Figure 3-260. LSxCLAPGM Register.....	500
Figure 3-261. LSxACCPROT0 Register.....	502
Figure 3-262. LSxACCPROT1 Register.....	504
Figure 3-263. LSxACCPROT2_y Register.....	506
Figure 3-264. LSxTEST Register.....	507
Figure 3-265. LSxINIT Register.....	510
Figure 3-266. LSxINITDONE Register.....	512
Figure 3-267. LSxRAMTEST_LOCK Register.....	513
Figure 3-268. GSxLOCK Register.....	514
Figure 3-269. GSxCOMMIT Register.....	516
Figure 3-270. GSxACCPROT0 Register.....	518
Figure 3-271. GSxTEST Register.....	520

Figure 3-272. GSxINIT Register.....	522
Figure 3-273. GSxINITDONE Register.....	524
Figure 3-274. GSxRAMTEST_LOCK Register.....	526
Figure 3-275. MSGxLOCK Register.....	527
Figure 3-276. MSGxCOMMIT Register.....	529
Figure 3-277. MSGxTEST Register.....	531
Figure 3-278. MSGxINIT Register.....	533
Figure 3-279. MSGxINITDONE Register.....	534
Figure 3-280. MSGxRAMTEST_LOCK Register.....	535
Figure 3-281. ROM_LOCK Register.....	536
Figure 3-282. ROM_TEST Register.....	537
Figure 3-283. ROM_FORCE_ERROR Register.....	538
Figure 3-284. NMAVFLG Register.....	541
Figure 3-285. NMAVSET Register.....	543
Figure 3-286. NMAVCLR Register.....	545
Figure 3-287. NMAVINTEN Register.....	547
Figure 3-288. NMCPURDAVADDR Register.....	549
Figure 3-289. NMCPUWRAVADDR Register.....	550
Figure 3-290. NMCPUFAVADDR Register.....	551
Figure 3-291. NMDMAWRAVADDR Register.....	552
Figure 3-292. NMCLA1RDAVADDR Register.....	553
Figure 3-293. NMCLA1WRAVADDR Register.....	554
Figure 3-294. NMCLA1FAVADDR Register.....	555
Figure 3-295. NMDMARDAVADDR Register.....	556
Figure 3-296. MAVFLG Register.....	557
Figure 3-297. MAVSET Register.....	558
Figure 3-298. MAVCLR Register.....	559
Figure 3-299. MAVINTEN Register.....	560
Figure 3-300. MCPUFAVADDR Register.....	561
Figure 3-301. MCPUWRAVADDR Register.....	562
Figure 3-302. MDMAWRAVADDR Register.....	563
Figure 3-303. NMNPURDAVADDR Register.....	564
Figure 3-304. NMNPUWRAVADDR Register.....	565
Figure 3-305. UCERRFLG Register.....	568
Figure 3-306. UCERRSET Register.....	569
Figure 3-307. UCERRCLR Register.....	570
Figure 3-308. UCCPUREADDR Register.....	571
Figure 3-309. UCDMAREADDR Register.....	572
Figure 3-310. UCCLA1READDR Register.....	573
Figure 3-311. UCNPUREADDR Register.....	574
Figure 3-312. FLUCERRSTATUS Register.....	575
Figure 3-313. FLCERRSTATUS Register.....	576
Figure 3-314. CERRFLG Register.....	578
Figure 3-315. CERRSET Register.....	579
Figure 3-316. CERRCLR Register.....	580
Figure 3-317. CCPUREADDR Register.....	581
Figure 3-318. CDMAREADDR Register.....	582
Figure 3-319. CCLA1READDR Register.....	583
Figure 3-320. CERRCNT Register.....	584
Figure 3-321. CERRTHRES Register.....	585
Figure 3-322. CEINTFLG Register.....	586
Figure 3-323. CEINTCLR Register.....	587
Figure 3-324. CEINTSET Register.....	588
Figure 3-325. CEINTEN Register.....	589
Figure 3-326. CPU_RAM_TEST_ERROR_STS Register.....	591
Figure 3-327. CPU_RAM_TEST_ERROR_STS_CLR Register.....	592
Figure 3-328. CPU_RAM_TEST_ERROR_ADDR Register.....	593
Figure 3-329. UID_PSRAND0 Register.....	595
Figure 3-330. UID_PSRAND1 Register.....	596
Figure 3-331. UID_PSRAND2 Register.....	597
Figure 3-332. UID_PSRAND3 Register.....	598



Figure 3-333. UID_PSRAND4 Register.....	599
Figure 3-334. UID_UNIQUE0 Register.....	600
Figure 3-335. UID_UNIQUE1 Register.....	601
Figure 3-336. UID_CHECKSUM Register.....	602
Figure 4-1. Device Boot Flow.....	612
Figure 4-2. Emulation Boot Flow.....	613
Figure 4-3. CPU Standalone Boot Flow.....	614
Figure 4-4. Overview of SCI Bootloader Operation.....	626
Figure 4-5. Overview of SCI Boot Function.....	627
Figure 4-6. Overview of SPI Bootloader Operation.....	628
Figure 4-7. Data Transfer from EEPROM Flow.....	630
Figure 4-8. EEPROM Device at Address 0x50.....	631
Figure 4-9. Overview of I2C Boot Function.....	632
Figure 4-10. Random Read.....	633
Figure 4-11. Sequential Read.....	633
Figure 4-12. Overview of Parallel GPIO Bootloader Operation.....	634
Figure 4-13. Parallel GPIO Bootloader Handshake Protocol.....	635
Figure 4-14. Overview of Parallel GPIO Boot Function.....	635
Figure 4-15. Parallel GPIO Mode - Host Transfer Flow.....	636
Figure 4-16. 8-Bit Parallel GetWord Function.....	637
Figure 4-17. Overview of CAN-A Bootloader Operation.....	638
Figure 4-18. USB Boot Flow.....	641
Figure 5-1. Storage of Zone-Select Bits in OTP.....	658
Figure 5-2. Location of Zone-Select Block Based on Link-Pointer.....	659
Figure 5-3. CSM Password Match Flow (PMF).....	664
Figure 5-4. ECSL Password Match Flow (PMF).....	666
Figure 5-5. Z1_LINKPOINTER Register.....	675
Figure 5-6. Z1_OTPSELOCK Register.....	676
Figure 5-7. Z1_JLM_ENABLE Register.....	677
Figure 5-8. Z1_LINKPOINTERERR Register.....	678
Figure 5-9. Z1_GPREG1 Register.....	679
Figure 5-10. Z1_GPREG2 Register.....	680
Figure 5-11. Z1_GPREG3 Register.....	681
Figure 5-12. Z1_GPREG4 Register.....	682
Figure 5-13. Z1_CSMKEY0 Register.....	683
Figure 5-14. Z1_CSMKEY1 Register.....	684
Figure 5-15. Z1_CSMKEY2 Register.....	685
Figure 5-16. Z1_CSMKEY3 Register.....	686
Figure 5-17. Z1_CR Register.....	687
Figure 5-18. Z1_GRABSECT1R Register.....	689
Figure 5-19. Z1_GRABSECT2R Register.....	693
Figure 5-20. Z1_GRABSECT3R Register.....	697
Figure 5-21. Z1_GRABRAM1R Register.....	699
Figure 5-22. Z1_EXEONLYSECT1R Register.....	702
Figure 5-23. Z1_EXEONLYSECT2R Register.....	708
Figure 5-24. Z1_EXEONLYRAM1R Register.....	710
Figure 5-25. Z1_JTAGKEY0 Register.....	712
Figure 5-26. Z1_JTAGKEY1 Register.....	713
Figure 5-27. Z1_JTAGKEY2 Register.....	714
Figure 5-28. Z1_JTAGKEY3 Register.....	715
Figure 5-29. Z1_CMACKKEY0 Register.....	716
Figure 5-30. Z1_CMACKKEY1 Register.....	717
Figure 5-31. Z1_CMACKKEY2 Register.....	718
Figure 5-32. Z1_CMACKKEY3 Register.....	719
Figure 5-33. Z1_DIAG Register.....	720
Figure 5-34. Z2_LINKPOINTER Register.....	722
Figure 5-35. Z2_OTPSELOCK Register.....	723
Figure 5-36. Z2_LINKPOINTERERR Register.....	724
Figure 5-37. Z2_GPREG1 Register.....	725
Figure 5-38. Z2_GPREG2 Register.....	726
Figure 5-39. Z2_GPREG3 Register.....	727

Figure 5-40. Z2_GPREG4 Register.....	728
Figure 5-41. Z2_CSMKEY0 Register.....	729
Figure 5-42. Z2_CSMKEY1 Register.....	730
Figure 5-43. Z2_CSMKEY2 Register.....	731
Figure 5-44. Z2_CSMKEY3 Register.....	732
Figure 5-45. Z2_CR Register.....	733
Figure 5-46. Z2_GRABSECT1R Register.....	735
Figure 5-47. Z2_GRABSECT2R Register.....	739
Figure 5-48. Z2_GRABSECT3R Register.....	743
Figure 5-49. Z2_GRABRAM1R Register.....	745
Figure 5-50. Z2_EXEONLYSECT1R Register.....	748
Figure 5-51. Z2_EXEONLYSECT2R Register.....	754
Figure 5-52. Z2_EXEONLYRAM1R Register.....	756
Figure 5-53. FLSEM Register.....	759
Figure 5-54. SECTSTAT1 Register.....	760
Figure 5-55. SECTSTAT2 Register.....	763
Figure 5-56. SECTSTAT3 Register.....	766
Figure 5-57. RAMSTAT1 Register.....	768
Figure 5-58. SECERRSTAT Register.....	770
Figure 5-59. SECERRCLR Register.....	771
Figure 5-60. SECERRFRC Register.....	772
Figure 5-61. DENYCODE Register.....	773
Figure 5-62. UID_UNIQUE_31_0 Register.....	775
Figure 5-63. UID_UNIQUE_63_32 Register.....	776
Figure 5-64. PARTIDH Register.....	777
Figure 5-65. PERSEM1 Register.....	778
Figure 5-66. Z1OTP_LINKPOINTER1 Register.....	781
Figure 5-67. Z1OTP_LINKPOINTER2 Register.....	782
Figure 5-68. Z1OTP_LINKPOINTER3 Register.....	783
Figure 5-69. Z1OTP_JLM_ENABLE Register.....	784
Figure 5-70. Z1OTP_GPREG1 Register.....	785
Figure 5-71. Z1OTP_GPREG2 Register.....	786
Figure 5-72. Z1OTP_GPREG3 Register.....	787
Figure 5-73. Z1OTP_GPREG4 Register.....	788
Figure 5-74. Z1OTP_PSWDLOCK Register.....	789
Figure 5-75. Z1OTP_CRCLOCK Register.....	790
Figure 5-76. Z1OTP_JTAGPSWDH0 Register.....	791
Figure 5-77. Z1OTP_JTAGPSWDH1 Register.....	792
Figure 5-78. Z1OTP_CMACKKEY0 Register.....	793
Figure 5-79. Z1OTP_CMACKKEY1 Register.....	794
Figure 5-80. Z1OTP_CMACKKEY2 Register.....	795
Figure 5-81. Z1OTP_CMACKKEY3 Register.....	796
Figure 5-82. Z2OTP_LINKPOINTER1 Register.....	798
Figure 5-83. Z2OTP_LINKPOINTER2 Register.....	799
Figure 5-84. Z2OTP_LINKPOINTER3 Register.....	800
Figure 5-85. Z2OTP_GPREG1 Register.....	801
Figure 5-86. Z2OTP_GPREG2 Register.....	802
Figure 5-87. Z2OTP_GPREG3 Register.....	803
Figure 5-88. Z2OTP_GPREG4 Register.....	804
Figure 5-89. Z2OTP_PSWDLOCK Register.....	805
Figure 5-90. Z2OTP_CRCLOCK Register.....	806
Figure 6-1. Flash Interface Block Diagram.....	810
Figure 6-2. Flash Prefetch Mode.....	812
Figure 6-3. ECC Logic Inputs and Outputs.....	815
Figure 6-4. Testing ECC Logic.....	818
Figure 6-5. FRDCNTL Register.....	823
Figure 6-6. FLPROT Register.....	824
Figure 6-7. FRD_INTF_CTRL Register.....	825
Figure 6-8. ECC_ENABLE Register.....	827
Figure 6-9. FECC_CTRL Register.....	828
Figure 7-1. CLA Block Diagram.....	831

Figure 7-2. _MVECTBGRNDACTIVE Register.....	990
Figure 7-3. _MPSACTL Register.....	991
Figure 7-4. _MPSA1 Register.....	993
Figure 7-5. _MPSA2 Register.....	994
Figure 7-6. SOFTINTEN Register.....	995
Figure 7-7. SOFTINTFRC Register.....	997
Figure 7-8. SOFTINTEN Register.....	999
Figure 7-9. SOFTINTFRC Register.....	1001
Figure 7-10. MVECT1 Register.....	1004
Figure 7-11. MVECT2 Register.....	1005
Figure 7-12. MVECT3 Register.....	1006
Figure 7-13. MVECT4 Register.....	1007
Figure 7-14. MVECT5 Register.....	1008
Figure 7-15. MVECT6 Register.....	1009
Figure 7-16. MVECT7 Register.....	1010
Figure 7-17. MVECT8 Register.....	1011
Figure 7-18. MCTL Register.....	1012
Figure 7-19. _MVECTBGRNDACTIVE Register.....	1013
Figure 7-20. SOFTINTEN Register.....	1014
Figure 7-21. _MSTSBGRND Register.....	1016
Figure 7-22. _MCTLBGRND Register.....	1017
Figure 7-23. _MVECTBGRND Register.....	1018
Figure 7-24. MIFR Register.....	1019
Figure 7-25. MIOVF Register.....	1023
Figure 7-26. MIFRC Register.....	1026
Figure 7-27. MICLR Register.....	1028
Figure 7-28. MICLROVF Register.....	1030
Figure 7-29. MIER Register.....	1032
Figure 7-30. MIRUN Register.....	1035
Figure 7-31. _MPC Register.....	1037
Figure 7-32. _MAR0 Register.....	1038
Figure 7-33. _MAR1 Register.....	1039
Figure 7-34. _MSTF Register.....	1040
Figure 7-35. _MR0 Register.....	1043
Figure 7-36. _MR1 Register.....	1044
Figure 7-37. _MR2 Register.....	1045
Figure 7-38. _MR3 Register.....	1046
Figure 7-39. _MPSACTL Register.....	1047
Figure 7-40. _MPSA1 Register.....	1049
Figure 7-41. _MPSA2 Register.....	1050
Figure 8-1. NPU Development Flow .....	1052
Figure 9-1. DCC Module Overview.....	1054
Figure 9-2. DCC Operation.....	1055
Figure 9-3. Counter Relationship.....	1059
Figure 9-4. Clock1 Slower Than Clock0 - Results in an Error and Stops Counting.....	1059
Figure 9-5. Clock1 Faster Than Clock0 - Results in an Error and Stops Counting.....	1060
Figure 9-6. Clock1 Not Present - Results in an Error and Stops Counting.....	1060
Figure 9-7. Clock0 Not Present - Results in an Error and Stops Counting.....	1061
Figure 9-8. DCCGCTRL Register.....	1066
Figure 9-9. DCCCNTSEED0 Register.....	1067
Figure 9-10. DCCVALIDSEED0 Register.....	1068
Figure 9-11. DCCCNTSEED1 Register.....	1069
Figure 9-12. DCCSTATUS Register.....	1070
Figure 9-13. DCCCNT0 Register.....	1071
Figure 9-14. DCCVALID0 Register.....	1072
Figure 9-15. DCCCNT1 Register.....	1073
Figure 9-16. DCCCLKSRC1 Register.....	1074
Figure 9-17. DCCCLKSRC0 Register.....	1075
Figure 10-1. GPIO Logic for a Single Pin.....	1078
Figure 10-2. Analog Subsystem Block Diagram with AGPIO Implementation.....	1081
Figure 10-3. Input Qualification Using a Sampling Window.....	1084

Figure 10-4. Input Qualifier Clock Cycles.....	1086
Figure 10-5. GPACTRL Register.....	1106
Figure 10-6. GPAQSEL1 Register.....	1107
Figure 10-7. GPAQSEL2 Register.....	1110
Figure 10-8. GPAMUX1 Register.....	1113
Figure 10-9. GPAMUX2 Register.....	1115
Figure 10-10. GPADIR Register.....	1117
Figure 10-11. GPAPUD Register.....	1119
Figure 10-12. GPAINV Register.....	1121
Figure 10-13. GPAODR Register.....	1123
Figure 10-14. GPAAMSEL Register.....	1125
Figure 10-15. GPAGMUX1 Register.....	1127
Figure 10-16. GPAGMUX2 Register.....	1129
Figure 10-17. GPACSEL1 Register.....	1131
Figure 10-18. GPACSEL2 Register.....	1132
Figure 10-19. GPACSEL3 Register.....	1133
Figure 10-20. GPACSEL4 Register.....	1134
Figure 10-21. GPALOCK Register.....	1135
Figure 10-22. GPACR Register.....	1137
Figure 10-23. GPBCTRL Register.....	1139
Figure 10-24. GPBQSEL1 Register.....	1140
Figure 10-25. GPBQSEL2 Register.....	1142
Figure 10-26. GPBMUX1 Register.....	1145
Figure 10-27. GPBMUX2 Register.....	1146
Figure 10-28. GPBDIR Register.....	1148
Figure 10-29. GPBPUD Register.....	1150
Figure 10-30. GPBINV Register.....	1152
Figure 10-31. GPBODR Register.....	1154
Figure 10-32. GPBAMSEL Register.....	1156
Figure 10-33. GPBGMUX1 Register.....	1158
Figure 10-34. GPBGMUX2 Register.....	1159
Figure 10-35. GPBCSEL1 Register.....	1161
Figure 10-36. GPBCSEL2 Register.....	1162
Figure 10-37. GPBCSEL3 Register.....	1163
Figure 10-38. GPBCSEL4 Register.....	1164
Figure 10-39. GPBLOCK Register.....	1165
Figure 10-40. GPBCR Register.....	1167
Figure 10-41. GPCCTRL Register.....	1169
Figure 10-42. GPCQSEL1 Register.....	1170
Figure 10-43. GPCQSEL2 Register.....	1173
Figure 10-44. GPCMUX1 Register.....	1174
Figure 10-45. GPCMUX2 Register.....	1176
Figure 10-46. GPCDIR Register.....	1177
Figure 10-47. GPCPUD Register.....	1179
Figure 10-48. GPCINV Register.....	1181
Figure 10-49. GPCODR Register.....	1183
Figure 10-50. GPCAMSEL Register.....	1185
Figure 10-51. GPCGMUX1 Register.....	1187
Figure 10-52. GPCGMUX2 Register.....	1189
Figure 10-53. GPCCSEL1 Register.....	1190
Figure 10-54. GPCCSEL2 Register.....	1191
Figure 10-55. GPCCSEL3 Register.....	1192
Figure 10-56. GPCLOCK Register.....	1193
Figure 10-57. GPCCR Register.....	1195
Figure 10-58. GPGCTRL Register.....	1197
Figure 10-59. GPGQSEL2 Register.....	1198
Figure 10-60. GPGMUX2 Register.....	1200
Figure 10-61. GPGDIR Register.....	1202
Figure 10-62. GPGPUD Register.....	1204
Figure 10-63. GPGINV Register.....	1206
Figure 10-64. GPGODR Register.....	1208

Figure 10-65. GPGAMSEL Register.....	1210
Figure 10-66. GPGMUX2 Register.....	1213
Figure 10-67. GPGCSEL3 Register.....	1215
Figure 10-68. GPGLOCK Register.....	1216
Figure 10-69. GPGCR Register.....	1218
Figure 10-70. GPHCTRL Register.....	1220
Figure 10-71. GPHQSEL1 Register.....	1221
Figure 10-72. GPHQSEL2 Register.....	1223
Figure 10-73. GPHMUX1 Register.....	1225
Figure 10-74. GPHMUX2 Register.....	1227
Figure 10-75. GPHDIR Register.....	1229
Figure 10-76. GPHPUD Register.....	1231
Figure 10-77. GPHINV Register.....	1237
Figure 10-78. GPHODR Register.....	1241
Figure 10-79. GPHAMSEL Register.....	1243
Figure 10-80. GPHGMUX1 Register.....	1249
Figure 10-81. GPHGMUX2 Register.....	1251
Figure 10-82. GPHCSEL1 Register.....	1253
Figure 10-83. GPHCSEL2 Register.....	1254
Figure 10-84. GPHCSEL3 Register.....	1255
Figure 10-85. GPHCSEL4 Register.....	1256
Figure 10-86. GPHLOCK Register.....	1257
Figure 10-87. GPHCR Register.....	1261
Figure 10-88. GPADAT Register.....	1266
Figure 10-89. GPASET Register.....	1268
Figure 10-90. GPACLEAR Register.....	1270
Figure 10-91. GPATOGGLE Register.....	1272
Figure 10-92. GPBDAT Register.....	1274
Figure 10-93. GPBSET Register.....	1276
Figure 10-94. GPBCLEAR Register.....	1278
Figure 10-95. GPBTOGGLE Register.....	1280
Figure 10-96. GPCDAT Register.....	1282
Figure 10-97. GPCSET Register.....	1284
Figure 10-98. GPCCLEAR Register.....	1286
Figure 10-99. GPCTOGGLE Register.....	1288
Figure 10-100. GPGDAT Register.....	1290
Figure 10-101. GPGSET Register.....	1292
Figure 10-102. GPGCLEAR Register.....	1294
Figure 10-103. GPGTOGGLE Register.....	1296
Figure 10-104. GPHDAT Register.....	1298
Figure 10-105. GPHSET Register.....	1305
Figure 10-106. GPHCLEAR Register.....	1307
Figure 10-107. GPHTOGGLE Register.....	1309
Figure 10-108. GPADAT_R Register.....	1312
Figure 10-109. GPBDAT_R Register.....	1313
Figure 10-110. GPCDAT_R Register.....	1314
Figure 10-111. GPGDAT_R Register.....	1315
Figure 10-112. GPHDAT_R Register.....	1316
Figure 11-1. Input X-BAR.....	1319
Figure 11-2. ePWM X-BAR Architecture - Single Output.....	1322
Figure 11-3. CLB X-BAR Architecture - Single Output.....	1324
Figure 11-4. GPIO to CLB Tile Connections.....	1325
Figure 11-5. GPIO Output X-BAR Architecture.....	1327
Figure 11-6. X-BAR Input Sources.....	1329
Figure 11-7. INPUT1SELECT Register.....	1338
Figure 11-8. INPUT2SELECT Register.....	1339
Figure 11-9. INPUT3SELECT Register.....	1340
Figure 11-10. INPUT4SELECT Register.....	1341
Figure 11-11. INPUT5SELECT Register.....	1342
Figure 11-12. INPUT6SELECT Register.....	1343
Figure 11-13. INPUT7SELECT Register.....	1344

Figure 11-14. INPUT8SELECT Register.....	1345
Figure 11-15. INPUT9SELECT Register.....	1346
Figure 11-16. INPUT10SELECT Register.....	1347
Figure 11-17. INPUT11SELECT Register.....	1348
Figure 11-18. INPUT12SELECT Register.....	1349
Figure 11-19. INPUT13SELECT Register.....	1350
Figure 11-20. INPUT14SELECT Register.....	1351
Figure 11-21. INPUT15SELECT Register.....	1352
Figure 11-22. INPUT16SELECT Register.....	1353
Figure 11-23. INPUTSELECTLOCK Register.....	1354
Figure 11-24. XBARFLG1 Register.....	1357
Figure 11-25. XBARFLG2 Register.....	1360
Figure 11-26. XBARFLG3 Register.....	1365
Figure 11-27. XBARFLG4 Register.....	1368
Figure 11-28. XBARCLR1 Register.....	1371
Figure 11-29. XBARCLR2 Register.....	1373
Figure 11-30. XBARCLR3 Register.....	1376
Figure 11-31. XBARCLR4 Register.....	1378
Figure 11-32. TRIP4MUX0TO15CFG Register.....	1382
Figure 11-33. TRIP4MUX16TO31CFG Register.....	1385
Figure 11-34. TRIP5MUX0TO15CFG Register.....	1388
Figure 11-35. TRIP5MUX16TO31CFG Register.....	1391
Figure 11-36. TRIP7MUX0TO15CFG Register.....	1394
Figure 11-37. TRIP7MUX16TO31CFG Register.....	1397
Figure 11-38. TRIP8MUX0TO15CFG Register.....	1400
Figure 11-39. TRIP8MUX16TO31CFG Register.....	1403
Figure 11-40. TRIP9MUX0TO15CFG Register.....	1406
Figure 11-41. TRIP9MUX16TO31CFG Register.....	1409
Figure 11-42. TRIP10MUX0TO15CFG Register.....	1412
Figure 11-43. TRIP10MUX16TO31CFG Register.....	1415
Figure 11-44. TRIP11MUX0TO15CFG Register.....	1418
Figure 11-45. TRIP11MUX16TO31CFG Register.....	1421
Figure 11-46. TRIP12MUX0TO15CFG Register.....	1424
Figure 11-47. TRIP12MUX16TO31CFG Register.....	1427
Figure 11-48. TRIP4MUXENABLE Register.....	1430
Figure 11-49. TRIP5MUXENABLE Register.....	1435
Figure 11-50. TRIP7MUXENABLE Register.....	1440
Figure 11-51. TRIP8MUXENABLE Register.....	1445
Figure 11-52. TRIP9MUXENABLE Register.....	1450
Figure 11-53. TRIP10MUXENABLE Register.....	1455
Figure 11-54. TRIP11MUXENABLE Register.....	1460
Figure 11-55. TRIP12MUXENABLE Register.....	1465
Figure 11-56. TRIPOUTINV Register.....	1470
Figure 11-57. TRIPLOCK Register.....	1472
Figure 11-58. AUXSIG0MUX0TO15CFG Register.....	1475
Figure 11-59. AUXSIG0MUX16TO31CFG Register.....	1478
Figure 11-60. AUXSIG1MUX0TO15CFG Register.....	1481
Figure 11-61. AUXSIG1MUX16TO31CFG Register.....	1484
Figure 11-62. AUXSIG2MUX0TO15CFG Register.....	1487
Figure 11-63. AUXSIG2MUX16TO31CFG Register.....	1490
Figure 11-64. AUXSIG3MUX0TO15CFG Register.....	1493
Figure 11-65. AUXSIG3MUX16TO31CFG Register.....	1496
Figure 11-66. AUXSIG4MUX0TO15CFG Register.....	1499
Figure 11-67. AUXSIG4MUX16TO31CFG Register.....	1502
Figure 11-68. AUXSIG5MUX0TO15CFG Register.....	1505
Figure 11-69. AUXSIG5MUX16TO31CFG Register.....	1508
Figure 11-70. AUXSIG6MUX0TO15CFG Register.....	1511
Figure 11-71. AUXSIG6MUX16TO31CFG Register.....	1514
Figure 11-72. AUXSIG7MUX0TO15CFG Register.....	1517
Figure 11-73. AUXSIG7MUX16TO31CFG Register.....	1520
Figure 11-74. AUXSIG0MUXENABLE Register.....	1523

Figure 11-75. AUXSIG1MUXENABLE Register.....	1528
Figure 11-76. AUXSIG2MUXENABLE Register.....	1533
Figure 11-77. AUXSIG3MUXENABLE Register.....	1538
Figure 11-78. AUXSIG4MUXENABLE Register.....	1543
Figure 11-79. AUXSIG5MUXENABLE Register.....	1548
Figure 11-80. AUXSIG6MUXENABLE Register.....	1553
Figure 11-81. AUXSIG7MUXENABLE Register.....	1558
Figure 11-82. AUXSIGOUTINV Register.....	1563
Figure 11-83. AUXSIGLOCK Register.....	1565
Figure 11-84. OUTPUT1MUX0TO15CFG Register.....	1568
Figure 11-85. OUTPUT1MUX16TO31CFG Register.....	1571
Figure 11-86. OUTPUT2MUX0TO15CFG Register.....	1574
Figure 11-87. OUTPUT2MUX16TO31CFG Register.....	1577
Figure 11-88. OUTPUT3MUX0TO15CFG Register.....	1580
Figure 11-89. OUTPUT3MUX16TO31CFG Register.....	1583
Figure 11-90. OUTPUT4MUX0TO15CFG Register.....	1586
Figure 11-91. OUTPUT4MUX16TO31CFG Register.....	1589
Figure 11-92. OUTPUT5MUX0TO15CFG Register.....	1592
Figure 11-93. OUTPUT5MUX16TO31CFG Register.....	1595
Figure 11-94. OUTPUT6MUX0TO15CFG Register.....	1598
Figure 11-95. OUTPUT6MUX16TO31CFG Register.....	1601
Figure 11-96. OUTPUT7MUX0TO15CFG Register.....	1604
Figure 11-97. OUTPUT7MUX16TO31CFG Register.....	1607
Figure 11-98. OUTPUT8MUX0TO15CFG Register.....	1610
Figure 11-99. OUTPUT8MUX16TO31CFG Register.....	1613
Figure 11-100. OUTPUT1MUXENABLE Register.....	1616
Figure 11-101. OUTPUT2MUXENABLE Register.....	1621
Figure 11-102. OUTPUT3MUXENABLE Register.....	1626
Figure 11-103. OUTPUT4MUXENABLE Register.....	1631
Figure 11-104. OUTPUT5MUXENABLE Register.....	1636
Figure 11-105. OUTPUT6MUXENABLE Register.....	1641
Figure 11-106. OUTPUT7MUXENABLE Register.....	1646
Figure 11-107. OUTPUT8MUXENABLE Register.....	1651
Figure 11-108. OUTPUTLATCH Register.....	1656
Figure 11-109. OUTPUTLATCHCLR Register.....	1658
Figure 11-110. OUTPUTLATCHFRC Register.....	1660
Figure 11-111. OUTPUTLATCHENABLE Register.....	1662
Figure 11-112. OUTPUTINV Register.....	1664
Figure 11-113. OUTPUTLOCK Register.....	1666
Figure 11-114. OUTPUT1MUX0TO15CFG Register.....	1669
Figure 11-115. OUTPUT1MUX16TO31CFG Register.....	1672
Figure 11-116. OUTPUT2MUX0TO15CFG Register.....	1675
Figure 11-117. OUTPUT2MUX16TO31CFG Register.....	1678
Figure 11-118. OUTPUT3MUX0TO15CFG Register.....	1681
Figure 11-119. OUTPUT3MUX16TO31CFG Register.....	1684
Figure 11-120. OUTPUT4MUX0TO15CFG Register.....	1687
Figure 11-121. OUTPUT4MUX16TO31CFG Register.....	1690
Figure 11-122. OUTPUT5MUX0TO15CFG Register.....	1693
Figure 11-123. OUTPUT5MUX16TO31CFG Register.....	1696
Figure 11-124. OUTPUT6MUX0TO15CFG Register.....	1699
Figure 11-125. OUTPUT6MUX16TO31CFG Register.....	1702
Figure 11-126. OUTPUT7MUX0TO15CFG Register.....	1705
Figure 11-127. OUTPUT7MUX16TO31CFG Register.....	1708
Figure 11-128. OUTPUT8MUX0TO15CFG Register.....	1711
Figure 11-129. OUTPUT8MUX16TO31CFG Register.....	1714
Figure 11-130. OUTPUT1MUXENABLE Register.....	1717
Figure 11-131. OUTPUT2MUXENABLE Register.....	1722
Figure 11-132. OUTPUT3MUXENABLE Register.....	1727
Figure 11-133. OUTPUT4MUXENABLE Register.....	1732
Figure 11-134. OUTPUT5MUXENABLE Register.....	1737
Figure 11-135. OUTPUT6MUXENABLE Register.....	1742

Figure 11-136. OUTPUT7MUXENABLE Register.....	1747
Figure 11-137. OUTPUT8MUXENABLE Register.....	1752
Figure 11-138. OUTPUTLATCH Register.....	1757
Figure 11-139. OUTPUTLATCHCLR Register.....	1759
Figure 11-140. OUTPUTLATCHFRC Register.....	1761
Figure 11-141. OUTPUTLATCHENABLE Register.....	1763
Figure 11-142. OUTPUTINV Register.....	1765
Figure 11-143. OUTPUTLOCK Register.....	1767
Figure 12-1. DMA Block Diagram.....	1770
Figure 12-2. DMA Trigger Architecture.....	1772
Figure 12-3. Peripheral Interrupt Trigger Input Diagram.....	1773
Figure 12-4. DMA State Diagram.....	1781
Figure 12-5. 3-Stage Pipeline DMA Transfer.....	1782
Figure 12-6. 3-stage Pipeline with One Read Stall.....	1782
Figure 12-7. Overrun Detection Logic.....	1785
Figure 12-8. DMACTRL Register.....	1790
Figure 12-9. DEBUGCTRL Register.....	1791
Figure 12-10. PRIORITYCTRL1 Register.....	1792
Figure 12-11. PRIORITYSTAT Register.....	1793
Figure 12-12. MODE Register.....	1795
Figure 12-13. CONTROL Register.....	1797
Figure 12-14. BURST_SIZE Register.....	1799
Figure 12-15. BURST_COUNT Register.....	1800
Figure 12-16. SRC_BURST_STEP Register.....	1801
Figure 12-17. DST_BURST_STEP Register.....	1802
Figure 12-18. TRANSFER_SIZE Register.....	1803
Figure 12-19. TRANSFER_COUNT Register.....	1804
Figure 12-20. SRC_TRANSFER_STEP Register.....	1805
Figure 12-21. DST_TRANSFER_STEP Register.....	1806
Figure 12-22. SRC_WRAP_SIZE Register.....	1807
Figure 12-23. SRC_WRAP_COUNT Register.....	1808
Figure 12-24. SRC_WRAP_STEP Register.....	1809
Figure 12-25. DST_WRAP_SIZE Register.....	1810
Figure 12-26. DST_WRAP_COUNT Register.....	1811
Figure 12-27. DST_WRAP_STEP Register.....	1812
Figure 12-28. SRC_BEG_ADDR_SHADOW Register.....	1813
Figure 12-29. SRC_ADDR_SHADOW Register.....	1814
Figure 12-30. SRC_BEG_ADDR_ACTIVE Register.....	1815
Figure 12-31. SRC_ADDR_ACTIVE Register.....	1816
Figure 12-32. DST_BEG_ADDR_SHADOW Register.....	1817
Figure 12-33. DST_ADDR_SHADOW Register.....	1818
Figure 12-34. DST_BEG_ADDR_ACTIVE Register.....	1819
Figure 12-35. DST_ADDR_ACTIVE Register.....	1820
Figure 13-1. ERAD Overview.....	1822
Figure 13-2. EBC Units Event Masking.....	1824
Figure 13-3. System Event Counter Inputs.....	1826
Figure 13-4. Event Masking and Exporting for CRC Qualifiers.....	1834
Figure 13-5. PC Trace Operation.....	1836
Figure 13-6. PC Trace Block Diagram.....	1837
Figure 13-7. Trace Qualifier Input Conditioning Circuit.....	1843
Figure 13-8. GLBL_EVENT_STAT Register.....	1857
Figure 13-9. GLBL_HALT_STAT Register.....	1859
Figure 13-10. GLBL_ENABLE Register.....	1861
Figure 13-11. GLBL_CTM_RESET Register.....	1863
Figure 13-12. GLBL_NMI_CTL Register.....	1864
Figure 13-13. GLBL_OWNER Register.....	1866
Figure 13-14. GLBL_EVENT_AND_MASK Register.....	1867
Figure 13-15. GLBL_EVENT_OR_MASK Register.....	1872
Figure 13-16. GLBL_AND_EVENT_INT_MASK Register.....	1877
Figure 13-17. GLBL_OR_EVENT_INT_MASK Register.....	1878
Figure 13-18. HWBP_MASK Register.....	1880



Figure 13-19. HWBP_REF Register.....	1881
Figure 13-20. HWBP_CLEAR Register.....	1882
Figure 13-21. HWBP_CNTL Register.....	1883
Figure 13-22. HWBP_STATUS Register.....	1885
Figure 13-23. CTM_CNTL Register.....	1887
Figure 13-24. CTM_STATUS Register.....	1889
Figure 13-25. CTM_REF Register.....	1890
Figure 13-26. CTM_COUNT Register.....	1891
Figure 13-27. CTM_MAX_COUNT Register.....	1892
Figure 13-28. CTM_INPUT_SEL Register.....	1893
Figure 13-29. CTM_CLEAR Register.....	1894
Figure 13-30. CTM_INPUT_SEL_2 Register.....	1895
Figure 13-31. CTM_INPUT_COND Register.....	1896
Figure 13-32. CRC_GLOBAL_CTRL Register.....	1898
Figure 13-33. CRC_CURRENT Register.....	1901
Figure 13-34. CRC_SEED Register.....	1902
Figure 13-35. CRC_QUALIFIER Register.....	1903
Figure 13-36. PCTRACE_GLOBAL Register.....	1905
Figure 13-37. PCTRACE_BUFFER Register.....	1906
Figure 13-38. PCTRACE_QUAL1 Register.....	1907
Figure 13-39. PCTRACE_QUAL2 Register.....	1908
Figure 13-40. PCTRACE_LOGPC_SOFTENABLE Register.....	1909
Figure 13-41. PCTRACE_LOGPC_SOFTDISABLE Register.....	1910
Figure 13-42. PCTRACE_BUFFER_BASE_y Register.....	1912
Figure 14-1. Analog Subsystem Block Diagram (128/80/64/56- Pins).....	1915
Figure 14-2. Analog Subsystem Block Diagram (100-Pin QFP).....	1916
Figure 14-3. Analog Group Connections.....	1917
Figure 14-4. Analog Subsystem Block Diagram with AGPIO Implementation.....	1921
Figure 14-5. ADCOSDETECT Register.....	1931
Figure 14-6. REFCONFIGB Register.....	1932
Figure 14-7. INTERNALTESTCTL Register.....	1934
Figure 14-8. CONFIGLOCK Register.....	1936
Figure 14-9. TSNSCTL Register.....	1937
Figure 14-10. ANAREFPCTL Register.....	1938
Figure 14-11. ANAREFNCTL Register.....	1940
Figure 14-12. VMONCTL Register.....	1941
Figure 14-13. CMPHPMXSEL Register.....	1942
Figure 14-14. CMPLPMXSEL Register.....	1943
Figure 14-15. CMPHNMXSEL Register.....	1944
Figure 14-16. CMPLNMXSEL Register.....	1945
Figure 14-17. ADCDACLOOPBACK Register.....	1946
Figure 14-18. CMPSSCTL Register.....	1948
Figure 14-19. CMPSSDACBUFCONFIG Register.....	1949
Figure 14-20. LOCK Register.....	1950
Figure 14-21. AGPIOCTRLA Register.....	1952
Figure 14-22. AGPIOCTRLB Register.....	1954
Figure 14-23. AGPIOCTRLG Register.....	1956
Figure 14-24. AGPIOCTRLH Register.....	1958
Figure 14-25. GPIOINENACTRL Register.....	1960
Figure 14-26. IO_DRVSEL Register.....	1961
Figure 14-27. IO_MODESEL Register.....	1962
Figure 14-28. ADCSOCFRCGB Register.....	1963
Figure 14-29. ADCSOCFRCGBSEL Register.....	1965
Figure 15-1. ADC Module Block Diagram.....	1969
Figure 15-2. SOC Block Diagram.....	1973
Figure 15-3. ADC Trigger Repeater Block Diagram.....	1975
Figure 15-4. Oversampled ADC Trigger Example.....	1976
Figure 15-5. Undersampled ADC Trigger Example.....	1977
Figure 15-6. Oversampled ADC Trigger Example with Phase Delay.....	1978
Figure 15-7. ADC Trigger Example with Phase Delay.....	1978
Figure 15-8. ADC Interleaved Trigger Example (12 Samples Across 3 ADCs).....	1979

Figure 15-9. ADC Repeated Trigger Example with Sample Spread.....	1980
Figure 15-10. Trigger Repeater Repeat Logic.....	1982
Figure 15-11. Single-Ended Input Model.....	1983
Figure 15-12. ADC with External Input Mux.....	1985
Figure 15-13. ADC with Multiple External Input Muxes and Shared Selection.....	1986
Figure 15-14. ADC External Channel Select Timing Example.....	1987
Figure 15-15. ADC External Channel Timing Example in Preselect Mode.....	1988
Figure 15-16. ADC External Channel Select Timing Example with Asynchronous Trigger.....	1989
Figure 15-17. ADC External Channel Timing Example in Preselect Mode with Asynchronous Trigger.....	1990
Figure 15-18. Round Robin Priority Example.....	1994
Figure 15-19. High Priority Example.....	1995
Figure 15-20. Burst Priority Example.....	1997
Figure 15-21. ADC EOC Interrupts.....	1998
Figure 15-22. ADC PPB Block Diagram.....	2001
Figure 15-23. ADC PPB Interrupt Event.....	2004
Figure 15-24. ADC PPB Limit Compare and Zero-Crossing Logic.....	2004
Figure 15-25. ADC PPB Limit Filter Logic.....	2005
Figure 15-26. Opens/Shorts Detection Circuit.....	2008
Figure 15-27. Input Circuit Equivalent with OSDETECT Enabled.....	2009
Figure 15-28. ADC Timings for 12-bit Mode in Early Interrupt Mode.....	2012
Figure 15-29. ADC Timings for 12-bit Mode in Late Interrupt Mode.....	2013
Figure 15-30. Example: Basic Synchronous Operation.....	2017
Figure 15-31. Example: Synchronous Operation with Multiple Trigger Sources.....	2018
Figure 15-32. Example: Synchronous Operation with Uneven SOC Numbers.....	2019
Figure 15-33. Example: Asynchronous Operation with Uneven SOC Numbers – Trigger Overflow.....	2019
Figure 15-34. Example: Synchronous Equivalent Operation with Non-Overlapping Conversions.....	2020
Figure 15-35. ADC Reference System.....	2023
Figure 15-36. CMPSS to ADC Loopback Connection.....	2024
Figure 15-37. ADCRESULT0 Register.....	2042
Figure 15-38. ADCRESULT1 Register.....	2043
Figure 15-39. ADCRESULT2 Register.....	2044
Figure 15-40. ADCRESULT3 Register.....	2045
Figure 15-41. ADCRESULT4 Register.....	2046
Figure 15-42. ADCRESULT5 Register.....	2047
Figure 15-43. ADCRESULT6 Register.....	2048
Figure 15-44. ADCRESULT7 Register.....	2049
Figure 15-45. ADCRESULT8 Register.....	2050
Figure 15-46. ADCRESULT9 Register.....	2051
Figure 15-47. ADCRESULT10 Register.....	2052
Figure 15-48. ADCRESULT11 Register.....	2053
Figure 15-49. ADCRESULT12 Register.....	2054
Figure 15-50. ADCRESULT13 Register.....	2055
Figure 15-51. ADCRESULT14 Register.....	2056
Figure 15-52. ADCRESULT15 Register.....	2057
Figure 15-53. ADCPPB1RESULT Register.....	2058
Figure 15-54. ADCPPB2RESULT Register.....	2059
Figure 15-55. ADCPPB3RESULT Register.....	2060
Figure 15-56. ADCPPB4RESULT Register.....	2061
Figure 15-57. ADCPPB1SUM Register.....	2062
Figure 15-58. ADCPPB1COUNT Register.....	2063
Figure 15-59. ADCPPB2SUM Register.....	2064
Figure 15-60. ADCPPB2COUNT Register.....	2065
Figure 15-61. ADCPPB3SUM Register.....	2066
Figure 15-62. ADCPPB3COUNT Register.....	2067
Figure 15-63. ADCPPB4SUM Register.....	2068
Figure 15-64. ADCPPB4COUNT Register.....	2069
Figure 15-65. ADCPPB1MAX Register.....	2070
Figure 15-66. ADCPPB1MAXI Register.....	2071
Figure 15-67. ADCPPB1MIN Register.....	2072
Figure 15-68. ADCPPB1MINI Register.....	2073
Figure 15-69. ADCPPB2MAX Register.....	2074

Figure 15-70. ADCPPB2MAXI Register.....	2075
Figure 15-71. ADCPPB2MIN Register.....	2076
Figure 15-72. ADCPPB2MINI Register.....	2077
Figure 15-73. ADCPPB3MAX Register.....	2078
Figure 15-74. ADCPPB3MAXI Register.....	2079
Figure 15-75. ADCPPB3MIN Register.....	2080
Figure 15-76. ADCPPB3MINI Register.....	2081
Figure 15-77. ADCPPB4MAX Register.....	2082
Figure 15-78. ADCPPB4MAXI Register.....	2083
Figure 15-79. ADCPPB4MIN Register.....	2084
Figure 15-80. ADCPPB4MINI Register.....	2085
Figure 15-81. ADCCTL1 Register.....	2090
Figure 15-82. ADCCTL2 Register.....	2092
Figure 15-83. ADCBURSTCTL Register.....	2093
Figure 15-84. ADCINTFLG Register.....	2095
Figure 15-85. ADCINTFLGCLR Register.....	2098
Figure 15-86. ADCINTOVF Register.....	2099
Figure 15-87. ADCINTOVFCLR Register.....	2100
Figure 15-88. ADCINTSEL1N2 Register.....	2101
Figure 15-89. ADCINTSEL3N4 Register.....	2103
Figure 15-90. ADCSOCPRCTL Register.....	2105
Figure 15-91. ADCINTSOCSEL1 Register.....	2107
Figure 15-92. ADCSOCFLG1 Register.....	2110
Figure 15-93. ADCSOCFRC1 Register.....	2114
Figure 15-94. ADCSOCOVF1 Register.....	2119
Figure 15-95. ADCSOCOVFCLR1 Register.....	2122
Figure 15-96. ADCSOC0CTL Register.....	2125
Figure 15-97. ADCSOC1CTL Register.....	2128
Figure 15-98. ADCSOC2CTL Register.....	2131
Figure 15-99. ADCSOC3CTL Register.....	2134
Figure 15-100. ADCSOC4CTL Register.....	2137
Figure 15-101. ADCSOC5CTL Register.....	2140
Figure 15-102. ADCSOC6CTL Register.....	2143
Figure 15-103. ADCSOC7CTL Register.....	2146
Figure 15-104. ADCSOC8CTL Register.....	2149
Figure 15-105. ADCSOC9CTL Register.....	2152
Figure 15-106. ADCSOC10CTL Register.....	2155
Figure 15-107. ADCSOC11CTL Register.....	2158
Figure 15-108. ADCSOC12CTL Register.....	2161
Figure 15-109. ADCSOC13CTL Register.....	2164
Figure 15-110. ADCSOC14CTL Register.....	2167
Figure 15-111. ADCSOC15CTL Register.....	2170
Figure 15-112. ADCEVTSTAT Register.....	2173
Figure 15-113. ADCEVTCLR Register.....	2176
Figure 15-114. ADCEVTSEL Register.....	2178
Figure 15-115. ADCEVTINTSEL Register.....	2180
Figure 15-116. ADCCOUNTER Register.....	2182
Figure 15-117. ADCREV Register.....	2183
Figure 15-118. ADCOFFTRIM Register.....	2184
Figure 15-119. ADCCONFIG2 Register.....	2185
Figure 15-120. ADCPPB1CONFIG Register.....	2186
Figure 15-121. ADCPPB1STAMP Register.....	2188
Figure 15-122. ADCPPB1OFFCAL Register.....	2189
Figure 15-123. ADCPPB1OFFREF Register.....	2190
Figure 15-124. ADCPPB1TRIPHI Register.....	2191
Figure 15-125. ADCPPB1TRIPLO Register.....	2192
Figure 15-126. ADCPPBTRIP1FILCTL Register.....	2193
Figure 15-127. ADCPPBTRIP1FILCLKCTL Register.....	2194
Figure 15-128. ADCPPB2CONFIG Register.....	2195
Figure 15-129. ADCPPB2STAMP Register.....	2197
Figure 15-130. ADCPPB2OFFCAL Register.....	2198

Figure 15-131. ADCPPB2OFFREF Register.....	2199
Figure 15-132. ADCPPB2TRIPHI Register.....	2200
Figure 15-133. ADCPPB2TRIPLO Register.....	2201
Figure 15-134. ADCPPBTRIP2FILCTL Register.....	2202
Figure 15-135. ADCPPBTRIP2FILCLKCTL Register.....	2203
Figure 15-136. ADCPPB3CONFIG Register.....	2204
Figure 15-137. ADCPPB3STAMP Register.....	2206
Figure 15-138. ADCPPB3OFFCAL Register.....	2207
Figure 15-139. ADCPPB3OFFREF Register.....	2208
Figure 15-140. ADCPPB3TRIPHI Register.....	2209
Figure 15-141. ADCPPB3TRIPLO Register.....	2210
Figure 15-142. ADCPPBTRIP3FILCTL Register.....	2211
Figure 15-143. ADCPPBTRIP3FILCLKCTL Register.....	2212
Figure 15-144. ADCPPB4CONFIG Register.....	2213
Figure 15-145. ADCPPB4STAMP Register.....	2215
Figure 15-146. ADCPPB4OFFCAL Register.....	2216
Figure 15-147. ADCPPB4OFFREF Register.....	2217
Figure 15-148. ADCPPB4TRIPHI Register.....	2218
Figure 15-149. ADCPPB4TRIPLO Register.....	2219
Figure 15-150. ADCPPBTRIP4FILCTL Register.....	2220
Figure 15-151. ADCPPBTRIP4FILCLKCTL Register.....	2221
Figure 15-152. ADCINTCYCLE Register.....	2222
Figure 15-153. ADCINLTRIM1 Register.....	2223
Figure 15-154. ADCINLTRIM2 Register.....	2224
Figure 15-155. ADCINLTRIM3 Register.....	2225
Figure 15-156. ADCINLTRIM4 Register.....	2226
Figure 15-157. ADCINLTRIM5 Register.....	2227
Figure 15-158. ADCINLTRIM6 Register.....	2228
Figure 15-159. ADCREV2 Register.....	2229
Figure 15-160. REP1CTL Register.....	2230
Figure 15-161. REP1N Register.....	2233
Figure 15-162. REP1PHASE Register.....	2234
Figure 15-163. REP1SPREAD Register.....	2235
Figure 15-164. REP1FRC Register.....	2236
Figure 15-165. REP2CTL Register.....	2237
Figure 15-166. REP2N Register.....	2240
Figure 15-167. REP2PHASE Register.....	2241
Figure 15-168. REP2SPREAD Register.....	2242
Figure 15-169. REP2FRC Register.....	2243
Figure 15-170. ADCPPB1LIMIT Register.....	2244
Figure 15-171. ADCPPBP1PCOUNT Register.....	2245
Figure 15-172. ADCPPB1CONFIG2 Register.....	2246
Figure 15-173. ADCPPB1PSUM Register.....	2248
Figure 15-174. ADCPPB1PMAX Register.....	2249
Figure 15-175. ADCPPB1PMAXI Register.....	2250
Figure 15-176. ADCPPB1PMIN Register.....	2251
Figure 15-177. ADCPPB1PMINI Register.....	2252
Figure 15-178. ADCPPB1TRIPLO2 Register.....	2253
Figure 15-179. ADCPPB2LIMIT Register.....	2254
Figure 15-180. ADCPPBP2PCOUNT Register.....	2255
Figure 15-181. ADCPPB2CONFIG2 Register.....	2256
Figure 15-182. ADCPPB2PSUM Register.....	2258
Figure 15-183. ADCPPB2PMAX Register.....	2259
Figure 15-184. ADCPPB2PMAXI Register.....	2260
Figure 15-185. ADCPPB2PMIN Register.....	2261
Figure 15-186. ADCPPB2PMINI Register.....	2262
Figure 15-187. ADCPPB2TRIPLO2 Register.....	2263
Figure 15-188. ADCPPB3LIMIT Register.....	2264
Figure 15-189. ADCPPBP3PCOUNT Register.....	2265
Figure 15-190. ADCPPB3CONFIG2 Register.....	2266
Figure 15-191. ADCPPB3PSUM Register.....	2268

Figure 15-192. ADCPPB3PMAx Register.....	2269
Figure 15-193. ADCPPB3PMAxI Register.....	2270
Figure 15-194. ADCPPB3PMin Register.....	2271
Figure 15-195. ADCPPB3PMini Register.....	2272
Figure 15-196. ADCPPB3TRIPLO2 Register.....	2273
Figure 15-197. ADCPPB4LIMIT Register.....	2274
Figure 15-198. ADCPPB4PCOUNT Register.....	2275
Figure 15-199. ADCPPB4CONFIG2 Register.....	2276
Figure 15-200. ADCPPB4PSUM Register.....	2278
Figure 15-201. ADCPPB4PMAx Register.....	2279
Figure 15-202. ADCPPB4PMAxI Register.....	2280
Figure 15-203. ADCPPB4PMin Register.....	2281
Figure 15-204. ADCPPB4PMini Register.....	2282
Figure 15-205. ADCPPB4TRIPLO2 Register.....	2283
Figure 16-1. DAC Module Block Diagram.....	2285
Figure 16-2. DACREV Register.....	2291
Figure 16-3. DACCTL Register.....	2292
Figure 16-4. DACVALA Register.....	2293
Figure 16-5. DACVALS Register.....	2294
Figure 16-6. DACOUTEN Register.....	2295
Figure 16-7. DACLOCK Register.....	2296
Figure 16-8. DACTRIM Register.....	2297
Figure 17-1. CMPSS Module Block Diagram.....	2300
Figure 17-2. Comparator Block Diagram.....	2300
Figure 17-3. Reference DAC Block Diagram.....	2301
Figure 17-4. Ramp Generator Block Diagram.....	2303
Figure 17-5. Ramp Generator Behavior.....	2305
Figure 17-6. Digital Filter Behavior.....	2306
Figure 17-7. COMPCTL Register.....	2316
Figure 17-8. COMPHYSCTL Register.....	2318
Figure 17-9. COMPSTS Register.....	2319
Figure 17-10. COMPSTSCLR Register.....	2320
Figure 17-11. COMPDACHCTL Register.....	2321
Figure 17-12. COMPDACHCTL2 Register.....	2323
Figure 17-13. DACHVALS Register.....	2324
Figure 17-14. DACHVALA Register.....	2325
Figure 17-15. RAMPHREFA Register.....	2326
Figure 17-16. RAMPHREFS Register.....	2327
Figure 17-17. RAMPHSTEPVALA Register.....	2328
Figure 17-18. RAMPHCTLA Register.....	2329
Figure 17-19. RAMPHSTEPVALS Register.....	2330
Figure 17-20. RAMPHCTLS Register.....	2331
Figure 17-21. RAMPHSTS Register.....	2332
Figure 17-22. DACLVALS Register.....	2333
Figure 17-23. DACLVALA Register.....	2334
Figure 17-24. RAMPHDLYA Register.....	2335
Figure 17-25. RAMPHDLYS Register.....	2336
Figure 17-26. CTRIPLFILCTL Register.....	2337
Figure 17-27. CTRIPLFILCLKCTL Register.....	2338
Figure 17-28. CTRIPHFILCTL Register.....	2339
Figure 17-29. CTRIPHFILCLKCTL Register.....	2340
Figure 17-30. COMPLOCK Register.....	2341
Figure 17-31. COMPDACLCTL Register.....	2342
Figure 17-32. COMPDACLCTL2 Register.....	2344
Figure 17-33. RAMPLREFA Register.....	2345
Figure 17-34. RAMPLREFS Register.....	2346
Figure 17-35. RAMPLSTEPVALA Register.....	2347
Figure 17-36. RAMPLCTLA Register.....	2348
Figure 17-37. RAMPLSTEPVALS Register.....	2349
Figure 17-38. RAMPLCTLS Register.....	2350
Figure 17-39. RAMPLSTS Register.....	2351

Figure 17-40. RAMPLDLYA Register.....	2352
Figure 17-41. RAMPLDLYS Register.....	2353
Figure 17-42. CTRIPLFILCLKCTL2 Register.....	2354
Figure 17-43. CTRIPHFILCLKCTL2 Register.....	2355
Figure 18-1. PGA Block Diagram.....	2357
Figure 18-2. Buffer Mode.....	2359
Figure 18-3. Standalone Mode.....	2360
Figure 18-4. Non-inverting Mode.....	2361
Figure 18-5. Subtractor Mode.....	2362
Figure 18-6. Low-Pass Filter Using External Capacitor.....	2364
Figure 18-7. PGA Offset Trim.....	2365
Figure 18-8. PGA Gain Error.....	2365
Figure 18-9. General Chopping Technique.....	2366
Figure 18-10. ADC-Assisted Chopping Block Diagram.....	2366
Figure 18-11. Level Shifting Using Internal DAC.....	2368
Figure 18-12. Sharing PGA_NEG Pin Between PGA Modules.....	2370
Figure 18-13. Three-phase Current Sensing Using PGA_NEG_SHARED Feature.....	2370
Figure 18-14. PGA Pin Alternate Functions.....	2371
Figure 18-15. Signal Conditioning Using Non-inverting Mode.....	2372
Figure 18-16. Buffer Mode Example.....	2372
Figure 18-17. PGA Shunt Current Example.....	2373
Figure 18-18. Bidirectional Current Sensing.....	2374
Figure 18-19. PGACTL Register.....	2378
Figure 18-20. MUXSEL Register.....	2379
Figure 18-21. OFFSETTRIM Register.....	2380
Figure 18-22. PGATYPE Register.....	2381
Figure 18-23. PGALOCK Register.....	2382
Figure 19-1. Multiple ePWM Modules.....	2387
Figure 19-2. Submodules and Signal Connections for an ePWM Module.....	2388
Figure 19-3. ePWM Modules and Critical Internal Signal Interconnects.....	2390
Figure 19-4. Time-Base Submodule.....	2393
Figure 19-5. Time-Base Submodule Signals and Registers.....	2394
Figure 19-6. Time-Base Frequency and Period.....	2396
Figure 19-7. Time-Base Counter Synchronization Scheme.....	2398
Figure 19-8. ePWM External SYNC Output.....	2399
Figure 19-9. Time-Base Up-Count Mode Waveforms.....	2402
Figure 19-10. Time-Base Down-Count Mode Waveforms.....	2403
Figure 19-11. Time-Base Up-Down-Count Waveforms, TBCTL[PHSDIR = 0] Count Down On Synchronization Event.....	2404
Figure 19-12. Time-Base Up-Down Count Waveforms, TBCTL[PHSDIR = 1] Count Up On Synchronization Event.....	2405
Figure 19-13. Global Load: Signals and Registers.....	2406
Figure 19-14. One-Shot Sync Mode.....	2407
Figure 19-15. Counter-Compare Submodule.....	2408
Figure 19-16. Detailed View of the Counter-Compare Submodule.....	2409
Figure 19-17. Counter-Compare Event Waveforms in Up-Count Mode.....	2412
Figure 19-18. Counter-Compare Events in Down-Count Mode.....	2412
Figure 19-19. Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 0] Count Down On Synchronization Event.....	2413
Figure 19-20. Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 1] Count Up On Synchronization Event.....	2413
Figure 19-21. Action-Qualifier Submodule.....	2414
Figure 19-22. Action-Qualifier Submodule Inputs and Outputs.....	2415
Figure 19-23. Possible Action-Qualifier Actions for EPWMxA and EPWMxB Outputs.....	2416
Figure 19-24. AQCTL[SHDWAQAMODE].....	2419
Figure 19-25. AQCTL[SHDWAQBMODE].....	2419
Figure 19-26. Up-Down Count Mode Symmetrical Waveform.....	2421
Figure 19-27. Up, Single Edge Asymmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB—Active High.....	2422
Figure 19-28. Up, Single Edge Asymmetric Waveform with Independent Modulation on EPWMxA and EPWMxB—Active Low.....	2423
Figure 19-29. Up-Count, Pulse Placement Asymmetric Waveform With Independent Modulation on EPWMxA.....	2424

Figure 19-30. Up-Down Count, Dual-Edge Symmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB — Active Low.....	2424
Figure 19-31. Up-Down Count, Dual-Edge Symmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB — Complementary.....	2425
Figure 19-32. Up-Down Count, Dual-Edge Asymmetric Waveform, with Independent Modulation on EPWMxA—Active Low.....	2425
Figure 19-33. Up-Down Count, PWM Waveform Generation Utilizing T1 and T2 Events.....	2426
Figure 19-34. Dead_Band Submodule.....	2427
Figure 19-35. Configuration Options for the Dead-Band Submodule.....	2430
Figure 19-36. Dead-Band Waveforms for Typical Cases (0% < Duty < 100%).....	2432
Figure 19-37. PWM Chopper Submodule.....	2434
Figure 19-38. PWM Chopper Submodule Operational Details.....	2435
Figure 19-39. Simple PWM Chopper Submodule Waveforms Showing Chopping Action Only.....	2435
Figure 19-40. PWM Chopper Submodule Waveforms Showing the First Pulse and Subsequent Sustaining Pulses.....	2436
Figure 19-41. PWM Chopper Submodule Waveforms Showing the Pulse Width (Duty Cycle) Control of Sustaining Pulses.....	2437
Figure 19-42. Trip-Zone Submodule.....	2438
Figure 19-43. Trip-Zone Submodule Mode Control Logic.....	2442
Figure 19-44. Trip-Zone Submodule Interrupt Logic.....	2443
Figure 19-45. Event-Trigger Submodule.....	2444
Figure 19-46. Event-Trigger Submodule Showing Event Inputs and Prescaled Outputs.....	2445
Figure 19-47. Event-Trigger Interrupt Generator.....	2447
Figure 19-48. Event-Trigger SOCA Pulse Generator.....	2448
Figure 19-49. Event-Trigger SOCB Pulse Generator.....	2448
Figure 19-50. Digital-Compare Submodule High-Level Block Diagram.....	2449
Figure 19-51. GPIO MUX-to-Trip Input Connectivity.....	2450
Figure 19-52. DCxEVT1 Event Triggering.....	2453
Figure 19-53. DCxEVT2 Event Triggering.....	2454
Figure 19-54. Event Filtering.....	2455
Figure 19-55. Blanking Window Timing Diagram.....	2456
Figure 19-56. Valley Switching.....	2458
Figure 19-57. ePWM X-BAR.....	2459
Figure 19-58. Simplified ePWM Module.....	2460
Figure 19-59. EPWM1 Configured as a Typical Sync Source, EPWM2 Configured as a Sync Receiver.....	2461
Figure 19-60. Control of Four Buck Stages. Here $F_{PWM1} \neq F_{PWM2} \neq F_{PWM3} \neq F_{PWM4}$ .....	2462
Figure 19-61. Buck Waveforms for Control of Four Buck Stages (Note: Only three bucks shown here).....	2463
Figure 19-62. Control of Four Buck Stages. (Note: $F_{PWM2} = N \times F_{PWM1}$ ).....	2464
Figure 19-63. Buck Waveforms for Control of Four Buck Stages (Note: $F_{PWM2} = F_{PWM1}$ ).....	2465
Figure 19-64. Control of Two Half-H Bridge Stages ( $F_{PWM2} = N \times F_{PWM1}$ ).....	2466
Figure 19-65. Half-H Bridge Waveforms for Control of Two Half-H Bridge Stages (Note: Here $F_{PWM2} = F_{PWM1}$ ).....	2467
Figure 19-66. Control of Dual 3-Phase Inverter Stages as Is Commonly Used in Motor Control.....	2468
Figure 19-67. 3-Phase Inverter Waveforms for Control of Dual 3-Phase Inverter Stages (Only One Inverter Shown).....	2469
Figure 19-68. Configuring Two PWM Modules for Phase Control.....	2470
Figure 19-69. Timing Waveforms Associated with Phase Control Between Two Modules.....	2471
Figure 19-70. Control of 3-Phase Interleaved DC/DC Converter.....	2472
Figure 19-71. 3-Phase Interleaved DC/DC Converter Waveforms for Control of 3-Phase Interleaved DC/DC Converter.....	2473
Figure 19-72. Control of Full-H Bridge Stage ( $F_{PWM2} = F_{PWM1}$ ).....	2474
Figure 19-73. ZVS Full-H Bridge Waveforms.....	2475
Figure 19-74. Peak Current Mode Control of Buck Converter.....	2476
Figure 19-75. Peak Current Mode Control Waveforms for Control of Buck Converter.....	2476
Figure 19-76. Control of Two Resonant Converter Stages.....	2477
Figure 19-77. H-Bridge LLC Resonant Converter PWM Waveforms.....	2477
Figure 19-78. HRPWM Block Diagram.....	2479
Figure 19-79. Resolution Calculations for Conventionally Generated PWM.....	2480
Figure 19-80. Operating Logic Using MEP.....	2481
Figure 19-81. HRPWM Extension Registers and Memory Configuration.....	2482
Figure 19-82. HRPWM System Interface.....	2483
Figure 19-83. HRPWM and HRCAL Source Clock.....	2484
Figure 19-84. Required PWM Waveform for a Requested Duty = 40.5%.....	2487
Figure 19-85. Low % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0).....	2490
Figure 19-86. High % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0).....	2491
Figure 19-87. Up-Count Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 1).....	2491

Figure 19-88. Up-Down Count Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 1).....	2491
Figure 19-89. Simple Buck Controlled Converter Using a Single PWM.....	2498
Figure 19-90. PWM Waveform Generated for Simple Buck Controlled Converter.....	2498
Figure 19-91. Simple Reconstruction Filter for a PWM-based DAC.....	2500
Figure 19-92. PWM Waveform Generated for the PWM DAC Function.....	2500
Figure 19-93. TBCTL Register.....	2528
Figure 19-94. TBCTL2 Register.....	2530
Figure 19-95. EPWMSYNCINSEL Register.....	2531
Figure 19-96. TBCTR Register.....	2532
Figure 19-97. TBSTS Register.....	2533
Figure 19-98. EPWMSYNCOUTEN Register.....	2534
Figure 19-99. TBCTL3 Register.....	2536
Figure 19-100. CMPCTL Register.....	2537
Figure 19-101. CMPCTL2 Register.....	2539
Figure 19-102. DBCTL Register.....	2541
Figure 19-103. DBCTL2 Register.....	2544
Figure 19-104. AQCTL Register.....	2545
Figure 19-105. AQTSRCSEL Register.....	2547
Figure 19-106. PCCTL Register.....	2548
Figure 19-107. VCAPCTL Register.....	2550
Figure 19-108. VCNTCFG Register.....	2552
Figure 19-109. HRCNFG Register.....	2554
Figure 19-110. HRPWR Register.....	2556
Figure 19-111. HRMSTEP Register.....	2557
Figure 19-112. HRCNFG2 Register.....	2558
Figure 19-113. HRPCTL Register.....	2559
Figure 19-114. TRREM Register.....	2561
Figure 19-115. GLDCTL Register.....	2562
Figure 19-116. GLDCFG Register.....	2564
Figure 19-117. EPWMXLINK Register.....	2566
Figure 19-118. AQCTLA Register.....	2568
Figure 19-119. AQCTLA2 Register.....	2570
Figure 19-120. AQCTLB Register.....	2571
Figure 19-121. AQCTLB2 Register.....	2573
Figure 19-122. AQSFRC Register.....	2574
Figure 19-123. AQCSFRC Register.....	2575
Figure 19-124. DBREDHR Register.....	2576
Figure 19-125. DBRED Register.....	2577
Figure 19-126. DBFEDHR Register.....	2578
Figure 19-127. DBFED Register.....	2579
Figure 19-128. TBPHS Register.....	2580
Figure 19-129. TBPRDHR Register.....	2581
Figure 19-130. TBPRD Register.....	2582
Figure 19-131. CMPA Register.....	2583
Figure 19-132. CMPB Register.....	2584
Figure 19-133. CMPC Register.....	2585
Figure 19-134. CMPD Register.....	2586
Figure 19-135. GLDCTL2 Register.....	2587
Figure 19-136. SWVDELVAL Register.....	2588
Figure 19-137. TZSEL Register.....	2589
Figure 19-138. TZDCSEL Register.....	2591
Figure 19-139. TZCTL Register.....	2592
Figure 19-140. TZCTL2 Register.....	2594
Figure 19-141. TZCTLDCA Register.....	2596
Figure 19-142. TZCTLDCA Register.....	2596
Figure 19-143. TZEINT Register.....	2600
Figure 19-144. TZFLG Register.....	2601
Figure 19-145. TZCBCFLG Register.....	2603
Figure 19-146. TZOSTFLG Register.....	2605
Figure 19-147. TZCLR Register.....	2607
Figure 19-148. TZCBCCLR Register.....	2609



Figure 19-149. TZOSTCLR Register.....	2610
Figure 19-150. TZFRC Register.....	2611
Figure 19-151. ETSEL Register.....	2612
Figure 19-152. ETPS Register.....	2615
Figure 19-153. ETFLG Register.....	2618
Figure 19-154. ETCLR Register.....	2619
Figure 19-155. ETFRC Register.....	2620
Figure 19-156. ETINTPS Register.....	2621
Figure 19-157. ETSOCPS Register.....	2622
Figure 19-158. ETCNTINITCTL Register.....	2624
Figure 19-159. ETCNTINIT Register.....	2625
Figure 19-160. DCTRIPSEL Register.....	2626
Figure 19-161. DCACTL Register.....	2628
Figure 19-162. DCBCTL Register.....	2630
Figure 19-163. DCFCTL Register.....	2632
Figure 19-164. DCCAPCTL Register.....	2634
Figure 19-165. DCFOFFSET Register.....	2636
Figure 19-166. DCFOFFSETCNT Register.....	2637
Figure 19-167. DCFWINDOW Register.....	2638
Figure 19-168. DCFWINDOWCNT Register.....	2639
Figure 19-169. BLANKPULSEMIXSEL Register.....	2640
Figure 19-170. DCCAP Register.....	2642
Figure 19-171. DCAHTRIPSEL Register.....	2643
Figure 19-172. DCALTRIPSEL Register.....	2645
Figure 19-173. DCBHTRIPSEL Register.....	2647
Figure 19-174. DCBLTRIPSEL Register.....	2649
Figure 19-175. EPWMLOCK Register.....	2651
Figure 19-176. HWVDELVAL Register.....	2653
Figure 19-177. VCNTVAL Register.....	2654
Figure 20-1. Capture and APWM Modes of Operation.....	2661
Figure 20-2. Counter Compare and PRD Effects on the eCAP Output in APWM Mode.....	2662
Figure 20-3. eCAP Block Diagram.....	2663
Figure 20-4. Event Prescale Control.....	2664
Figure 20-5. Prescale Function Waveforms.....	2664
Figure 20-6. Details of the Continuous/One-shot Block.....	2665
Figure 20-7. Details of the Counter and Synchronization Block.....	2666
Figure 20-8. eCAP Synchronization Scheme.....	2667
Figure 20-9. Interrupts in eCAP Module.....	2668
Figure 20-10. PWM Waveform Details Of APWM Mode Operation.....	2669
Figure 20-11. Time-Base Frequency and Period Calculation.....	2670
Figure 20-12. Capture Sequence for Absolute Time-stamp and Rising-Edge Detect.....	2671
Figure 20-13. Capture Sequence for Absolute Time-stamp with Rising- and Falling-Edge Detect.....	2672
Figure 20-14. Capture Sequence for Delta Mode Time-stamp and Rising Edge Detect.....	2673
Figure 20-15. Capture Sequence for Delta Mode Time-stamp with Rising- and Falling-Edge Detect.....	2674
Figure 20-16. PWM Waveform Details of APWM Mode Operation.....	2675
Figure 20-17. TSCTR Register.....	2680
Figure 20-18. CTRPHS Register.....	2681
Figure 20-19. CAP1 Register.....	2682
Figure 20-20. CAP2 Register.....	2683
Figure 20-21. CAP3 Register.....	2684
Figure 20-22. CAP4 Register.....	2685
Figure 20-23. ECCTL0 Register.....	2686
Figure 20-24. ECCTL1 Register.....	2687
Figure 20-25. ECCTL2 Register.....	2689
Figure 20-26. ECEINT Register.....	2691
Figure 20-27. ECFLG Register.....	2693
Figure 20-28. ECCLR Register.....	2695
Figure 20-29. ECFRC Register.....	2696
Figure 20-30. ECAPSYNCINSEL Register.....	2697
Figure 21-1. Optical Encoder Disk.....	2699
Figure 21-2. QEP Encoder Output Signal for Forward/Reverse Movement.....	2699

Figure 21-3. Index Pulse Example.....	2700
Figure 21-4. Using eQEP to Decode Signals from SinCos Transducer.....	2703
Figure 21-5. Functional Block Diagram of the eQEP Peripheral.....	2705
Figure 21-6. Functional Block Diagram of Decoder Unit.....	2707
Figure 21-7. Quadrature Decoder State Machine.....	2708
Figure 21-8. Quadrature-clock and Direction Decoding.....	2709
Figure 21-9. Position Counter Reset by Index Pulse for 1000-Line Encoder (QPOSMAX = 3999 or 0xF9F).....	2711
Figure 21-10. Position Counter Underflow/Overflow (QPOSMAX = 4).....	2712
Figure 21-11. Software Index Marker for 1000-line Encoder (QEPCTL[IEL] = 1).....	2714
Figure 21-12. Strobe Event Latch (QEPCTL[SEL] = 1).....	2714
Figure 21-13. Latching Position Counter on ADCSOCA/ADCSOCB Event.....	2715
Figure 21-14. eQEP Position-compare Unit.....	2716
Figure 21-15. eQEP Position-compare Event Generation Points.....	2717
Figure 21-16. eQEP Position-compare Sync Output Pulse Stretcher.....	2717
Figure 21-17. eQEP Edge Capture Unit.....	2719
Figure 21-18. Unit Position Event for Low Speed Measurement (QCAPCTL[UPPS] = 0010).....	2720
Figure 21-19. eQEP Edge Capture Unit - Timing Details.....	2720
Figure 21-20. eQEP Watchdog Timer.....	2722
Figure 21-21. eQEP Unit Timer Base.....	2722
Figure 21-22. QMA Module Block Diagram.....	2723
Figure 21-23. QMA Mode-1.....	2724
Figure 21-24. QMA Mode-2.....	2725
Figure 21-25. eQEP Interrupt Generation.....	2726
Figure 21-26. QPOSCNT Register.....	2734
Figure 21-27. QPOSINIT Register.....	2735
Figure 21-28. QPOSMAX Register.....	2736
Figure 21-29. QPOSCMP Register.....	2737
Figure 21-30. QPOSILAT Register.....	2738
Figure 21-31. QPOSSLAT Register.....	2739
Figure 21-32. QPOSLAT Register.....	2740
Figure 21-33. QUTMR Register.....	2741
Figure 21-34. QUPRD Register.....	2742
Figure 21-35. QWD TMR Register.....	2743
Figure 21-36. QWDPRD Register.....	2744
Figure 21-37. QDECCTL Register.....	2745
Figure 21-38. QEPCTL Register.....	2747
Figure 21-39. QCAPCTL Register.....	2749
Figure 21-40. QPOSCTL Register.....	2750
Figure 21-41. QEINT Register.....	2751
Figure 21-42. QFLG Register.....	2753
Figure 21-43. QCLR Register.....	2755
Figure 21-44. QFRC Register.....	2757
Figure 21-45. QEPSTS Register.....	2759
Figure 21-46. QCTMR Register.....	2761
Figure 21-47. QCPRD Register.....	2762
Figure 21-48. QCTMRLAT Register.....	2763
Figure 21-49. QCPRDLAT Register.....	2764
Figure 21-50. REV Register.....	2765
Figure 21-51. QEPSTROBESEL Register.....	2766
Figure 21-52. QMACTRL Register.....	2767
Figure 21-53. QEPSRCSEL Register.....	2768
Figure 22-1. SPI CPU Interface.....	2772
Figure 22-2. SPI Interrupt Flags and Enable Logic Generation.....	2775
Figure 22-3. SPI DMA Trigger Diagram.....	2776
Figure 22-4. SPI Controller/Peripheral Connection.....	2777
Figure 22-5. SPI Module Controller Configuration.....	2779
Figure 22-6. SPI Module Peripheral Configuration.....	2780
Figure 22-7. SPICLK Signal Options.....	2783
Figure 22-8. SPI: SPICLK-LSPCLK Characteristic when (BRR + 1) is Odd, BRR > 3, and CLKPOLARITY = 1.....	2784
Figure 22-9. SPI 3-wire Controller Mode.....	2786
Figure 22-10. SPI 3-wire Peripheral Mode.....	2787

Figure 22-11. Five Bits per Character.....	2790
Figure 22-12. SPI Digital Audio Receiver Configuration Using Two SPIs.....	2793
Figure 22-13. Standard Right-Justified Digital Audio Data Format.....	2793
Figure 22-14. SPICCR Register.....	2800
Figure 22-15. SPICTL Register.....	2802
Figure 22-16. SPISTS Register.....	2804
Figure 22-17. SPIBRR Register.....	2806
Figure 22-18. SPIRXEMU Register.....	2807
Figure 22-19. SPIRXBUF Register.....	2808
Figure 22-20. SPITXBUF Register.....	2809
Figure 22-21. SPIDAT Register.....	2810
Figure 22-22. SPIFFTX Register.....	2811
Figure 22-23. SPIFFRX Register.....	2813
Figure 22-24. SPIFFCT Register.....	2815
Figure 22-25. SPIPRI Register.....	2816
Figure 23-1. SCI CPU Interface.....	2819
Figure 23-2. Serial Communications Interface (SCI) Module Block Diagram.....	2821
Figure 23-3. Typical SCI Data Frame Formats.....	2823
Figure 23-4. Idle-Line Multiprocessor Communication Format.....	2825
Figure 23-5. Double-Buffered WUT and TXSHF.....	2826
Figure 23-6. Address-Bit Multiprocessor Communication Format.....	2827
Figure 23-7. SCI Asynchronous Communications Format.....	2828
Figure 23-8. SCI RX Signals in Communication Modes.....	2829
Figure 23-9. SCI TX Signals in Communications Mode.....	2830
Figure 23-10. SCI FIFO Interrupt Flags and Enable Logic.....	2834
Figure 23-11. SCICCR Register.....	2842
Figure 23-12. SCICTL1 Register.....	2844
Figure 23-13. SCIHBAUD Register.....	2846
Figure 23-14. SCILBAUD Register.....	2847
Figure 23-15. SCICTL2 Register.....	2848
Figure 23-16. SCIRXST Register.....	2850
Figure 23-17. SCIRXEMU Register.....	2853
Figure 23-18. SCIRXBUF Register.....	2854
Figure 23-19. SCITXBUF Register.....	2856
Figure 23-20. SCIFFTX Register.....	2857
Figure 23-21. SCIFFRX Register.....	2859
Figure 23-22. SCIFFCT Register.....	2861
Figure 23-23. SCIPRI Register.....	2862
Figure 24-1. USB Block Diagram.....	2865
Figure 24-2. USB Scheme.....	2866
Figure 24-3. USBFADDR Register.....	2904
Figure 24-4. USBPOWER Register.....	2905
Figure 24-5. USBTXIS Register.....	2906
Figure 24-6. USBRXIS Register.....	2907
Figure 24-7. USBTXIE Register.....	2908
Figure 24-8. USBRXIE Register.....	2909
Figure 24-9. USBIS Register.....	2910
Figure 24-10. USBIE Register.....	2911
Figure 24-11. USBFRAME Register.....	2912
Figure 24-12. USBEPIDX Register.....	2913
Figure 24-13. USBTEST Register.....	2914
Figure 24-14. USBFIFO0 Register.....	2915
Figure 24-15. USBFIFO1 Register.....	2916
Figure 24-16. USBFIFO2 Register.....	2917
Figure 24-17. USBFIFO3 Register.....	2918
Figure 24-18. USBDEVCTL Register.....	2919
Figure 24-19. USBTXFIFOSZ Register.....	2921
Figure 24-20. USBRXFIFOSZ Register.....	2922
Figure 24-21. USBTXFIFOADD Register.....	2923
Figure 24-22. USBRXFIFOADD Register.....	2932
Figure 24-23. USBCONTIM Register.....	2941

Figure 24-24. USBFSEOF Register.....	2942
Figure 24-25. USBLSEOF Register.....	2943
Figure 24-26. USBTXFUNCADDR0 Register.....	2944
Figure 24-27. USBTXHUBADDR0 Register.....	2945
Figure 24-28. USBTXHUBPORT0 Register.....	2946
Figure 24-29. USBTXFUNCADDR1 Register.....	2947
Figure 24-30. USBTXHUBADDR1 Register.....	2948
Figure 24-31. USBTXHUBPORT1 Register.....	2949
Figure 24-32. USBRXFUNCADDR1 Register.....	2950
Figure 24-33. USBRXHUBADDR1 Register.....	2951
Figure 24-34. USBRXHUBPORT1 Register.....	2952
Figure 24-35. USBTXFUNCADDR2 Register.....	2953
Figure 24-36. USBTXHUBADDR2 Register.....	2954
Figure 24-37. USBTXHUBPORT2 Register.....	2955
Figure 24-38. USBRXFUNCADDR2 Register.....	2956
Figure 24-39. USBRXHUBADDR2 Register.....	2957
Figure 24-40. USBRXHUBPORT2 Register.....	2958
Figure 24-41. USBTXFUNCADDR3 Register.....	2959
Figure 24-42. USBTXHUBADDR3 Register.....	2960
Figure 24-43. USBTXHUBPORT3 Register.....	2961
Figure 24-44. USBRXFUNCADDR3 Register.....	2962
Figure 24-45. USBRXHUBADDR3 Register.....	2963
Figure 24-46. USBRXHUBPORT3 Register.....	2964
Figure 24-47. USBCSRL0 Register.....	2965
Figure 24-48. USBCSRH0 Register.....	2967
Figure 24-49. USBCOUNT0 Register.....	2968
Figure 24-50. USBTTYPE0 Register.....	2969
Figure 24-51. USBNAKLMT Register.....	2970
Figure 24-52. USBTXMAXP1 Register.....	2971
Figure 24-53. USBTXCSSL1 Register.....	2972
Figure 24-54. USBTXCSSL1 Register.....	2974
Figure 24-55. USBRXMAXP1 Register.....	2976
Figure 24-56. USBRXCSSL1 Register.....	2977
Figure 24-57. USBRXCSSL1 Register.....	2979
Figure 24-58. USBRXCOUNT1 Register.....	2981
Figure 24-59. USBTXTYPE1 Register.....	2982
Figure 24-60. USBTXINTERVAL1 Register.....	2983
Figure 24-61. USBRXTYPE1 Register.....	2984
Figure 24-62. USBRXINTERVAL1 Register.....	2985
Figure 24-63. USBTXMAXP2 Register.....	2986
Figure 24-64. USBTXCSSL2 Register.....	2987
Figure 24-65. USBTXCSSL2 Register.....	2989
Figure 24-66. USBRXMAXP2 Register.....	2991
Figure 24-67. USBRXCSSL2 Register.....	2992
Figure 24-68. USBRXCSSL2 Register.....	2994
Figure 24-69. USBRXCOUNT2 Register.....	2996
Figure 24-70. USBTXTYPE2 Register.....	2997
Figure 24-71. USBTXINTERVAL2 Register.....	2998
Figure 24-72. USBRXTYPE2 Register.....	2999
Figure 24-73. USBRXINTERVAL2 Register.....	3000
Figure 24-74. USBTXMAXP3 Register.....	3001
Figure 24-75. USBTXCSSL3 Register.....	3002
Figure 24-76. USBTXCSSL3 Register.....	3004
Figure 24-77. USBRXMAXP3 Register.....	3006
Figure 24-78. USBRXCSSL3 Register.....	3007
Figure 24-79. USBRXCSSL3 Register.....	3009
Figure 24-80. USBRXCOUNT3 Register.....	3011
Figure 24-81. USBTXTYPE3 Register.....	3012
Figure 24-82. USBTXINTERVAL3 Register.....	3013
Figure 24-83. USBRXTYPE3 Register.....	3014
Figure 24-84. USBRXINTERVAL3 Register.....	3015

Figure 24-85. USBRQPKTCOUNT1 Register.....	3016
Figure 24-86. USBRQPKTCOUNT2 Register.....	3017
Figure 24-87. USBRQPKTCOUNT3 Register.....	3018
Figure 24-88. USBRXDPKTBUFDIS Register.....	3019
Figure 24-89. USBTXDPKTBUFDIS Register.....	3020
Figure 24-90. USBEPC Register.....	3021
Figure 24-91. USBEPCRIS Register.....	3023
Figure 24-92. USBEPCIM Register.....	3024
Figure 24-93. USBEPCISC Register.....	3025
Figure 24-94. USBDRRIS Register.....	3026
Figure 24-95. USBDRIM Register.....	3027
Figure 24-96. USBDRISC Register.....	3028
Figure 24-97. USBGPCS Register.....	3029
Figure 24-98. USBVDC Register.....	3030
Figure 24-99. USBVDCRIS Register.....	3031
Figure 24-100. USBVDCIM Register.....	3032
Figure 24-101. USBVDCISC Register.....	3033
Figure 24-102. USBIDVRIS Register.....	3034
Figure 24-103. USBIDVIM Register.....	3035
Figure 24-104. USBIDVISC Register.....	3036
Figure 24-105. USBDMASEL Register.....	3037
Figure 24-106. USB_GLB_INT_EN Register.....	3039
Figure 24-107. USB_GLB_INT_FLG Register.....	3040
Figure 24-108. USB_GLB_INT_FLG_CLR Register.....	3041
Figure 24-109. USBDMARIS Register.....	3042
Figure 24-110. USBDMAIM Register.....	3043
Figure 24-111. USBDMAISC Register.....	3045
Figure 25-1. FSI Transmitter (FSITX) CPU Interface.....	3049
Figure 25-2. FSI Receiver (FSIRX) CPU Interface with CLB.....	3050
Figure 25-3. FSI Transmitter Block Diagram.....	3057
Figure 25-4. FSI Transmitter Core Block Diagram.....	3058
Figure 25-5. FSI Receiver Block Diagram.....	3063
Figure 25-6. FSI Receiver Core Block Diagram.....	3064
Figure 25-7. Delay Line Control Circuit.....	3067
Figure 25-8. Flush Sequence Signals.....	3073
Figure 25-9. FSI with Internal Loopback.....	3074
Figure 25-10. FSI Multi-Node TDM Configuration.....	3077
Figure 25-11. FSI Transmitter Multi-Node TDM Multiplexing.....	3077
Figure 25-12. Generated Signals for FSI Multi-Node TDM Configuration.....	3078
Figure 25-13. RX_TRIGx FSI Trigger.....	3079
Figure 25-14. FSITX as SPI Controller, Transmit Only.....	3081
Figure 25-15. FSIRX as SPI Peripheral, Receive Only.....	3082
Figure 25-16. FSITX and FSIRX as SPI Controller, Full Duplex.....	3083
Figure 25-17. Point to Point Connection.....	3084
Figure 25-18. TX_MAIN_CTRL Register.....	3100
Figure 25-19. TX_CLK_CTRL Register.....	3101
Figure 25-20. TX_OPER_CTRL_LO Register.....	3102
Figure 25-21. TX_OPER_CTRL_HI Register.....	3104
Figure 25-22. TX_FRAME_CTRL Register.....	3105
Figure 25-23. TX_FRAME_TAG_UDATA Register.....	3106
Figure 25-24. TX_BUF_PTR_LOAD Register.....	3107
Figure 25-25. TX_BUF_PTR_STS Register.....	3108
Figure 25-26. TX_PING_CTRL Register.....	3109
Figure 25-27. TX_PING_TAG Register.....	3110
Figure 25-28. TX_PING_TO_REF Register.....	3111
Figure 25-29. TX_PING_TO_CNT Register.....	3112
Figure 25-30. TX_INT_CTRL Register.....	3113
Figure 25-31. TX_DMA_CTRL Register.....	3115
Figure 25-32. TX_LOCK_CTRL Register.....	3116
Figure 25-33. TX_EVT_STS Register.....	3117
Figure 25-34. TX_EVT_CLR Register.....	3118

Figure 25-35. TX_EVT_FRC Register.....	3119
Figure 25-36. TX_USER_CRC Register.....	3120
Figure 25-37. TX_ECC_DATA Register.....	3121
Figure 25-38. TX_ECC_VAL Register.....	3122
Figure 25-39. TX_DLYLINE_CTRL Register.....	3123
Figure 25-40. TX_BUF_BASE_y Register.....	3124
Figure 25-41. RX_MAIN_CTRL Register.....	3127
Figure 25-42. RX_OPER_CTRL Register.....	3129
Figure 25-43. RX_FRAME_INFO Register.....	3131
Figure 25-44. RX_FRAME_TAG_UDATA Register.....	3132
Figure 25-45. RX_DMA_CTRL Register.....	3133
Figure 25-46. RX_EVT_STS Register.....	3134
Figure 25-47. RX_CRC_INFO Register.....	3137
Figure 25-48. RX_EVT_CLR Register.....	3138
Figure 25-49. RX_EVT_FRC Register.....	3140
Figure 25-50. RX_BUF_PTR_LOAD Register.....	3143
Figure 25-51. RX_BUF_PTR_STS Register.....	3144
Figure 25-52. RX_FRAME_WD_CTRL Register.....	3145
Figure 25-53. RX_FRAME_WD_REF Register.....	3146
Figure 25-54. RX_FRAME_WD_CNT Register.....	3147
Figure 25-55. RX_PING_WD_CTRL Register.....	3148
Figure 25-56. RX_PING_TAG Register.....	3149
Figure 25-57. RX_PING_WD_REF Register.....	3150
Figure 25-58. RX_PING_WD_CNT Register.....	3151
Figure 25-59. RX_INT1_CTRL Register.....	3152
Figure 25-60. RX_INT2_CTRL Register.....	3155
Figure 25-61. RX_LOCK_CTRL Register.....	3158
Figure 25-62. RX_ECC_DATA Register.....	3159
Figure 25-63. RX_ECC_VAL Register.....	3160
Figure 25-64. RX_ECC_SEC_DATA Register.....	3161
Figure 25-65. RX_ECC_LOG Register.....	3162
Figure 25-66. RX_FRAME_TAG_CMP Register.....	3163
Figure 25-67. RX_PING_TAG_CMP Register.....	3164
Figure 25-68. RX_TRIG_CTRL_0 Register.....	3165
Figure 25-69. RX_TRIG_WIDTH_0 Register.....	3166
Figure 25-70. RX_DLYLINE_CTRL Register.....	3167
Figure 25-71. RX_TRIG_CTRL_1 Register.....	3168
Figure 25-72. RX_TRIG_CTRL_2 Register.....	3169
Figure 25-73. RX_TRIG_CTRL_3 Register.....	3170
Figure 25-74. RX_VIS_1 Register.....	3171
Figure 25-75. RX_UDATA_FILTER Register.....	3172
Figure 25-76. RX_BUF_BASE_y Register.....	3173
Figure 26-1. Multiple I2C Modules Connected.....	3175
Figure 26-2. I2C Module Conceptual Block Diagram.....	3178
Figure 26-3. Clocking Diagram for the I2C Module.....	3178
Figure 26-4. Roles of the Clock Divide-Down Values (ICCL and ICCH).....	3179
Figure 26-5. Bit Transfer on the I2C bus.....	3180
Figure 26-6. I2C Target TX / RX Flowchart.....	3183
Figure 26-7. I2C Controller TX / RX Flowchart.....	3184
Figure 26-8. I2C Module START and STOP Conditions.....	3185
Figure 26-9. I2C Module Data Transfer (7-Bit Addressing with 8-bit Data Configuration Shown).....	3186
Figure 26-10. I2C Module 7-Bit Addressing Format (FDF = 0, XA = 0 in I2CMR).....	3187
Figure 26-11. I2C Module 10-Bit Addressing Format (FDF = 0, XA = 1 in I2CMR).....	3187
Figure 26-12. I2C Module Free Data Format (FDF = 1 in I2CMR).....	3188
Figure 26-13. Repeated START Condition (in This Case, 7-Bit Addressing Format).....	3188
Figure 26-14. Synchronization of Two I2C Clock Generators During Arbitration.....	3189
Figure 26-15. Automatic Clock Stretching.....	3190
Figure 26-16. Extended Automatic Clock Stretching.....	3191
Figure 26-17. Arbitration Procedure Between Two Controller-Transmitters.....	3192
Figure 26-18. Pin Diagram Showing the Effects of the Digital Loopback Mode (DLB) Bit.....	3193
Figure 26-19. Enable Paths of the I2C Interrupt Requests.....	3196

Figure 26-20. I2C FIFO Interrupt.....	3197
Figure 26-21. I2COAR Register.....	3204
Figure 26-22. I2CIER Register.....	3205
Figure 26-23. I2CSTR Register.....	3206
Figure 26-24. I2CCLKL Register.....	3210
Figure 26-25. I2CCLKH Register.....	3211
Figure 26-26. I2CCNT Register.....	3212
Figure 26-27. I2CDRR Register.....	3213
Figure 26-28. I2CTAR Register.....	3214
Figure 26-29. I2CDXR Register.....	3215
Figure 26-30. I2CMDR Register.....	3216
Figure 26-31. I2CISRC Register.....	3220
Figure 26-32. I2CEMDR Register.....	3221
Figure 26-33. I2CPSC Register.....	3223
Figure 26-34. I2CFFTX Register.....	3224
Figure 26-35. I2CFFRX Register.....	3226
Figure 27-1. PMBus Module Block Diagram.....	3229
Figure 27-2. Quick Command Message.....	3231
Figure 27-3. Send Byte Message With and Without PEC.....	3232
Figure 27-4. Receive Byte Message With and Without PEC.....	3232
Figure 27-5. Write Byte and Write Word Messages With and Without PEC.....	3233
Figure 27-6. Read Byte and Read Word Messages With and Without PEC.....	3234
Figure 27-7. Process Call Message With and Without PEC.....	3235
Figure 27-8. Block Write Message With and Without PEC.....	3235
Figure 27-9. Block Read Message With and Without PEC.....	3236
Figure 27-10. Block Write-Block Read Process Call Message With and Without PEC.....	3237
Figure 27-11. Alert Response Message.....	3237
Figure 27-12. Extended Command Write Byte and Write Word Messages With and Without PEC.....	3238
Figure 27-13. Extended Command Read Byte and Read Word Messages With and Without PEC.....	3239
Figure 27-14. Group Command Message With and Without PEC.....	3240
Figure 27-15. Quick Command Message.....	3241
Figure 27-16. Send Byte Message With and Without PEC.....	3242
Figure 27-17. Receive Byte Message With and Without PEC.....	3242
Figure 27-18. Write Byte and Write Word Messages With and Without PEC.....	3243
Figure 27-19. Read Byte and Read Word Messages With and Without PEC.....	3244
Figure 27-20. Process Call Message With and Without PEC.....	3245
Figure 27-21. Block Write Message With and Without PEC.....	3246
Figure 27-22. Block Read Message With and Without PEC.....	3247
Figure 27-23. Block Write-Block Read Process Call Message With and Without PEC.....	3248
Figure 27-24. Alert Response Message.....	3248
Figure 27-25. Extended Command Write Byte and Write Word Messages With and Without PEC.....	3249
Figure 27-26. Extended Command Read Byte and Read Word Messages With and Without PEC.....	3250
Figure 27-27. Group Command Message With and Without PEC.....	3251
Figure 27-28. PMBCCR Register.....	3255
Figure 27-29. PMBTXBUF Register.....	3257
Figure 27-30. PMBRXBUF Register.....	3258
Figure 27-31. PMBACK Register.....	3259
Figure 27-32. PMBSTS Register.....	3260
Figure 27-33. PMBINTM Register.....	3262
Figure 27-34. PMBTCR Register.....	3264
Figure 27-35. PMBHSTA Register.....	3266
Figure 27-36. PMBCTRL Register.....	3267
Figure 27-37. PMBTIMCTL Register.....	3269
Figure 27-38. PMBTIMCLK Register.....	3270
Figure 27-39. PMBTIMSTSETUP Register.....	3271
Figure 27-40. PMBTIMBIDLE Register.....	3272
Figure 27-41. PMBTIMLOWTImOUT Register.....	3273
Figure 27-42. PMBTIMHIGHTImOUT Register.....	3274
Figure 28-1. MCAN Module Overview.....	3276
Figure 28-2. MCAN Typical Bus Wiring.....	3277
Figure 28-3. MCAN Integration.....	3279

Figure 28-4. MCAN Block Diagram.....	3281
Figure 28-5. CAN FD Frame.....	3284
Figure 28-6. CAN Bit Timing.....	3286
Figure 28-7. Transmitter Delay Measurement.....	3287
Figure 28-8. Connection of Signals in Bus Monitoring Mode.....	3288
Figure 28-9. Auto Wakeup Enabled Exit from Power Down.....	3291
Figure 28-10. External Loop Back Mode.....	3292
Figure 28-11. Internal Loop Back Mode.....	3293
Figure 28-12. External Timestamp Counter Interrupt.....	3294
Figure 28-13. Standard Message ID Filter Path.....	3299
Figure 28-14. Extended Message ID Filter Path.....	3300
Figure 28-15. Rx FIFO Status.....	3301
Figure 28-16. Rx FIFO Overflow Handling.....	3302
Figure 28-17. Mixed Dedicated Tx Buffers /Tx FIFO (example).....	3306
Figure 28-18. Mixed Dedicated Tx Buffers /Tx Queue (example).....	3306
Figure 28-19. Message RAM Configuration.....	3308
Figure 28-20. Rx Buffer/Rx FIFO Element Structure.....	3309
Figure 28-21. Tx Buffer Element Structure.....	3311
Figure 28-22. Tx Event FIFO Element Structure.....	3313
Figure 28-23. Standard Message ID Filter Element Structure.....	3314
Figure 28-24. Extended Message ID Filter Element Structure.....	3316
Figure 28-25. MCANSS_PID Register.....	3327
Figure 28-26. MCANSS_CTRL Register.....	3328
Figure 28-27. MCANSS_STAT Register.....	3329
Figure 28-28. MCANSS_ICS Register.....	3330
Figure 28-29. MCANSS_IRS Register.....	3331
Figure 28-30. MCANSS_IECS Register.....	3332
Figure 28-31. MCANSS_IE Register.....	3333
Figure 28-32. MCANSS_IES Register.....	3334
Figure 28-33. MCANSS_EOI Register.....	3335
Figure 28-34. MCANSS_EXT_TS_PRESCALER Register.....	3336
Figure 28-35. MCANSS_EXT_TS_UNSERVICED_INTR_CNTR Register.....	3337
Figure 28-36. MCAN_CREL Register.....	3340
Figure 28-37. MCAN_ENDN Register.....	3341
Figure 28-38. MCAN_DBTP Register.....	3342
Figure 28-39. MCAN_TEST Register.....	3344
Figure 28-40. MCAN_RWD Register.....	3345
Figure 28-41. MCAN_CCCR Register.....	3346
Figure 28-42. MCAN_NBTP Register.....	3349
Figure 28-43. MCAN_TSCC Register.....	3351
Figure 28-44. MCAN_TSCV Register.....	3352
Figure 28-45. MCAN_TOCC Register.....	3353
Figure 28-46. MCAN_TOCV Register.....	3354
Figure 28-47. MCAN_ECR Register.....	3355
Figure 28-48. MCAN_PSR Register.....	3356
Figure 28-49. MCAN_TDCR Register.....	3359
Figure 28-50. MCAN_IR Register.....	3360
Figure 28-51. MCAN_IE Register.....	3364
Figure 28-52. MCAN_ILS Register.....	3366
Figure 28-53. MCAN_ILE Register.....	3369
Figure 28-54. MCAN_GFC Register.....	3370
Figure 28-55. MCAN_SIDFC Register.....	3371
Figure 28-56. MCAN_XIDFC Register.....	3372
Figure 28-57. MCAN_XIDAM Register.....	3373
Figure 28-58. MCAN_HPMS Register.....	3374
Figure 28-59. MCAN_NDAT1 Register.....	3375
Figure 28-60. MCAN_NDAT2 Register.....	3378
Figure 28-61. MCAN_RXF0C Register.....	3381
Figure 28-62. MCAN_RXF0S Register.....	3382
Figure 28-63. MCAN_RXF0A Register.....	3383
Figure 28-64. MCAN_RXBC Register.....	3384



Figure 28-65. MCAN_RXF1C Register.....	3385
Figure 28-66. MCAN_RXF1S Register.....	3386
Figure 28-67. MCAN_RXF1A Register.....	3387
Figure 28-68. MCAN_RXESC Register.....	3388
Figure 28-69. MCAN_TXBC Register.....	3390
Figure 28-70. MCAN_TXFQS Register.....	3392
Figure 28-71. MCAN_TXESC Register.....	3393
Figure 28-72. MCAN_TXBRP Register.....	3394
Figure 28-73. MCAN_TXBAR Register.....	3397
Figure 28-74. MCAN_TXBCR Register.....	3399
Figure 28-75. MCAN_TXBTO Register.....	3401
Figure 28-76. MCAN_TXBCF Register.....	3403
Figure 28-77. MCAN_TXBTIE Register.....	3405
Figure 28-78. MCAN_TXBCIE Register.....	3409
Figure 28-79. MCAN_TXEFC Register.....	3413
Figure 28-80. MCAN_TXEFS Register.....	3414
Figure 28-81. MCAN_TXEFA Register.....	3415
Figure 28-82. MCANERR_REV Register.....	3418
Figure 28-83. MCANERR_VECTOR Register.....	3419
Figure 28-84. MCANERR_STAT Register.....	3420
Figure 28-85. MCANERR_WRAP_REV Register.....	3421
Figure 28-86. MCANERR_CTRL Register.....	3422
Figure 28-87. MCANERR_ERR_CTRL1 Register.....	3424
Figure 28-88. MCANERR_ERR_CTRL2 Register.....	3425
Figure 28-89. MCANERR_ERR_STAT1 Register.....	3426
Figure 28-90. MCANERR_ERR_STAT2 Register.....	3428
Figure 28-91. MCANERR_ERR_STAT3 Register.....	3429
Figure 28-92. MCANERR_SEC_EOI Register.....	3430
Figure 28-93. MCANERR_SEC_STATUS Register.....	3431
Figure 28-94. MCANERR_SEC_ENABLE_SET Register.....	3432
Figure 28-95. MCANERR_SEC_ENABLE_CLR Register.....	3433
Figure 28-96. MCANERR_DED_EOI Register.....	3434
Figure 28-97. MCANERR_DED_STATUS Register.....	3435
Figure 28-98. MCANERR_DED_ENABLE_SET Register.....	3436
Figure 28-99. MCANERR_DED_ENABLE_CLR Register.....	3437
Figure 28-100. MCANERR_AGGR_ENABLE_SET Register.....	3438
Figure 28-101. MCANERR_AGGR_ENABLE_CLR Register.....	3439
Figure 28-102. MCANERR_AGGR_STATUS_SET Register.....	3440
Figure 28-103. MCANERR_AGGR_STATUS_CLR Register.....	3441
Figure 29-1. SCI Block Diagram.....	3446
Figure 29-2. SCI/LIN Block Diagram.....	3447
Figure 29-3. Typical SCI Data Frame Formats.....	3448
Figure 29-4. Asynchronous Communication Bit Timing.....	3449
Figure 29-5. Superfractional Divider Example.....	3452
Figure 29-6. Idle-Line Multiprocessor Communication Format.....	3454
Figure 29-7. Address-Bit Multiprocessor Communication Format.....	3455
Figure 29-8. Receive Buffers.....	3456
Figure 29-9. Transmit Buffers.....	3457
Figure 29-10. General Interrupt Scheme.....	3458
Figure 29-11. Interrupt Generation for Given Flags.....	3459
Figure 29-12. LIN Protocol Message Frame Format: Commander Header and Responder Peripheral Response.....	3467
Figure 29-13. Header 3 Fields: Synch Break, Synch, and ID.....	3467
Figure 29-14. Response Format of LIN Message Frame.....	3468
Figure 29-15. Message Header in Terms of $T_{bit}$ .....	3471
Figure 29-16. ID Field.....	3472
Figure 29-17. Measurements for Synchronization.....	3474
Figure 29-18. Synchronization Validation Process and Baud Rate Adjustment.....	3475
Figure 29-19. Optional Embedded Checksum in Response for Extended Frames.....	3476
Figure 29-20. Checksum Compare and Send for Extended Frames.....	3477
Figure 29-21. TXRX Error Detector.....	3479
Figure 29-22. Classic Checksum Generation at Transmitting Node.....	3480

Figure 29-23. LIN 2.0-Compliant Checksum Generation at Transmitting Node.....	3480
Figure 29-24. ID Reception, Filtering, and Validation.....	3481
Figure 29-25. LIN Message Frame Showing LIN Interrupt Timing and Sequence.....	3485
Figure 29-26. Wakeup Signal Generation.....	3489
Figure 29-27. SCIGCR0 Register.....	3499
Figure 29-28. SCIGCR1 Register.....	3500
Figure 29-29. SCIGCR2 Register.....	3505
Figure 29-30. SCISSETINT Register.....	3507
Figure 29-31. SCICLEARINT Register.....	3511
Figure 29-32. SCISSETINTLVL Register.....	3514
Figure 29-33. SCICLEARINTLVL Register.....	3517
Figure 29-34. SCIFLR Register.....	3520
Figure 29-35. SCIINTVECT0 Register.....	3528
Figure 29-36. SCIINTVECT1 Register.....	3529
Figure 29-37. SCIFORMAT Register.....	3530
Figure 29-38. BRSR Register.....	3531
Figure 29-39. SCIED Register.....	3533
Figure 29-40. SCIRD Register.....	3534
Figure 29-41. SCITD Register.....	3535
Figure 29-42. SCIPIO0 Register.....	3536
Figure 29-43. SCIPIO2 Register.....	3537
Figure 29-44. LINCOMP Register.....	3538
Figure 29-45. LINRD0 Register.....	3539
Figure 29-46. LINRD1 Register.....	3540
Figure 29-47. LINMASK Register.....	3541
Figure 29-48. LINID Register.....	3542
Figure 29-49. LINTD0 Register.....	3543
Figure 29-50. LINTD1 Register.....	3544
Figure 29-51. MBRSR Register.....	3545
Figure 29-52. IODFTCTRL Register.....	3546
Figure 29-53. LIN_GLB_INT_EN Register.....	3549
Figure 29-54. LIN_GLB_INT_FLG Register.....	3550
Figure 29-55. LIN_GLB_INT_CLR Register.....	3551
Figure 30-1. Block Diagram of the CLB Subsystem in the Device.....	3554
Figure 30-2. Block Diagram of a CLB Tile and CPU Interface.....	3554
Figure 30-3. CLB Clocking.....	3555
Figure 30-4. CLB Clock Prescaler.....	3556
Figure 30-5. GPIO to CLB Tile Connections.....	3557
Figure 30-6. CLB Input Mux and Filter.....	3558
Figure 30-7. CLB Input Synchronization Example.....	3558
Figure 30-8. CLB Input Pipelining Example.....	3559
Figure 30-9. CLB Outputs.....	3566
Figure 30-10. CLB Output Signal Multiplexer.....	3567
Figure 30-11. CLB Tile Submodules.....	3570
Figure 30-12. Counter Block.....	3573
Figure 30-13. LFSR Modes.....	3576
Figure 30-14. FSM Block.....	3577
Figure 30-15. FSM LUT Block.....	3578
Figure 30-16. LUT4 Block.....	3579
Figure 30-17. Output LUT Block.....	3579
Figure 30-18. AOC Block.....	3581
Figure 30-19. AOC Block and The CLB TILE.....	3582
Figure 30-20. High Level Controller Block.....	3583
Figure 30-21. CLB Control of SPI RX Buffer.....	3590
Figure 30-22. CLB_COUNT_RESET Register.....	3603
Figure 30-23. CLB_COUNT_MODE_1 Register.....	3604
Figure 30-24. CLB_COUNT_MODE_0 Register.....	3605
Figure 30-25. CLB_COUNT_EVENT Register.....	3606
Figure 30-26. CLB_FSM_EXTRA_IN0 Register.....	3607
Figure 30-27. CLB_FSM_EXTERNAL_IN0 Register.....	3608
Figure 30-28. CLB_FSM_EXTERNAL_IN1 Register.....	3609

Figure 30-29. CLB_FSM_EXTRA_IN1 Register.....	3610
Figure 30-30. CLB_LUT4_IN0 Register.....	3611
Figure 30-31. CLB_LUT4_IN1 Register.....	3612
Figure 30-32. CLB_LUT4_IN2 Register.....	3613
Figure 30-33. CLB_LUT4_IN3 Register.....	3614
Figure 30-34. CLB_FSM_LUT_FN1_0 Register.....	3615
Figure 30-35. CLB_FSM_LUT_FN2 Register.....	3616
Figure 30-36. CLB_LUT4_FN1_0 Register.....	3617
Figure 30-37. CLB_LUT4_FN2 Register.....	3618
Figure 30-38. CLB_FSM_NEXT_STATE_0 Register.....	3619
Figure 30-39. CLB_FSM_NEXT_STATE_1 Register.....	3620
Figure 30-40. CLB_FSM_NEXT_STATE_2 Register.....	3621
Figure 30-41. CLB_MISC_CONTROL Register.....	3622
Figure 30-42. CLB_OUTPUT_LUT_0 Register.....	3625
Figure 30-43. CLB_OUTPUT_LUT_1 Register.....	3626
Figure 30-44. CLB_OUTPUT_LUT_2 Register.....	3627
Figure 30-45. CLB_OUTPUT_LUT_3 Register.....	3628
Figure 30-46. CLB_OUTPUT_LUT_4 Register.....	3629
Figure 30-47. CLB_OUTPUT_LUT_5 Register.....	3630
Figure 30-48. CLB_OUTPUT_LUT_6 Register.....	3631
Figure 30-49. CLB_OUTPUT_LUT_7 Register.....	3632
Figure 30-50. CLB_HLC_EVENT_SEL Register.....	3633
Figure 30-51. CLB_COUNT_MATCH_TAP_SEL Register.....	3634
Figure 30-52. CLB_OUTPUT_COND_CTRL_0 Register.....	3635
Figure 30-53. CLB_OUTPUT_COND_CTRL_1 Register.....	3637
Figure 30-54. CLB_OUTPUT_COND_CTRL_2 Register.....	3639
Figure 30-55. CLB_OUTPUT_COND_CTRL_3 Register.....	3641
Figure 30-56. CLB_OUTPUT_COND_CTRL_4 Register.....	3643
Figure 30-57. CLB_OUTPUT_COND_CTRL_5 Register.....	3645
Figure 30-58. CLB_OUTPUT_COND_CTRL_6 Register.....	3647
Figure 30-59. CLB_OUTPUT_COND_CTRL_7 Register.....	3649
Figure 30-60. CLB_MISC_ACCESS_CTRL Register.....	3651
Figure 30-61. CLB_SPI_DATA_CTRL_HI Register.....	3652
Figure 30-62. CLB_LOAD_EN Register.....	3655
Figure 30-63. CLB_LOAD_ADDR Register.....	3656
Figure 30-64. CLB_LOAD_DATA Register.....	3657
Figure 30-65. CLB_INPUT_FILTER Register.....	3658
Figure 30-66. CLB_IN_MUX_SEL_0 Register.....	3661
Figure 30-67. CLB_LCL_MUX_SEL_1 Register.....	3663
Figure 30-68. CLB_LCL_MUX_SEL_2 Register.....	3664
Figure 30-69. CLB_BUF_PTR Register.....	3665
Figure 30-70. CLB_GP_REG Register.....	3666
Figure 30-71. CLB_OUT_EN Register.....	3668
Figure 30-72. CLB_GLBL_MUX_SEL_1 Register.....	3669
Figure 30-73. CLB_GLBL_MUX_SEL_2 Register.....	3670
Figure 30-74. CLB_PRESCALE_CTRL Register.....	3671
Figure 30-75. CLB_INTR_TAG_REG Register.....	3672
Figure 30-76. CLB_LOCK Register.....	3673
Figure 30-77. CLB_HLC_INSTR_READ_PTR Register.....	3674
Figure 30-78. CLB_HLC_INSTR_VALUE Register.....	3675
Figure 30-79. CLB_DBG_OUT_2 Register.....	3676
Figure 30-80. CLB_DBG_R0 Register.....	3677
Figure 30-81. CLB_DBG_R1 Register.....	3678
Figure 30-82. CLB_DBG_R2 Register.....	3679
Figure 30-83. CLB_DBG_R3 Register.....	3680
Figure 30-84. CLB_DBG_C0 Register.....	3681
Figure 30-85. CLB_DBG_C1 Register.....	3682
Figure 30-86. CLB_DBG_C2 Register.....	3683
Figure 30-87. CLB_DBG_OUT Register.....	3684
Figure 30-88. CLB_PUSH Register.....	3687
Figure 30-89. CLB_PULL Register.....	3688

Figure 31-1. AES Block Diagram.....	3690
Figure 31-2. AES - GCM Operation.....	3694
Figure 31-3. AES - CCM Operation.....	3695
Figure 31-4. AES - XTS Operation.....	3696
Figure 31-5. AES - ECB Feedback Mode.....	3697
Figure 31-6. AES - CBC Feedback Mode.....	3698
Figure 31-7. AES Encryption With CTR/ICM Mode.....	3699
Figure 31-8. AES - CFB Feedback Mode.....	3700
Figure 31-9. AES - F8 Mode.....	3701
Figure 31-10. AES - F9 Operation.....	3702
Figure 31-11. AES - CBC-MAC Authentication Mode.....	3703
Figure 31-12. AES Polling Mode.....	3707
Figure 31-13. AES Interrupt Service.....	3709
Figure 31-14. AES_KEY2_6 Register.....	3717
Figure 31-15. AES_KEY2_7 Register.....	3718
Figure 31-16. AES_KEY2_4 Register.....	3719
Figure 31-17. AES_KEY2_5 Register.....	3720
Figure 31-18. AES_KEY2_2 Register.....	3721
Figure 31-19. AES_KEY2_3 Register.....	3722
Figure 31-20. AES_KEY2_0 Register.....	3723
Figure 31-21. AES_KEY2_1 Register.....	3724
Figure 31-22. AES_KEY1_6 Register.....	3725
Figure 31-23. AES_KEY1_7 Register.....	3726
Figure 31-24. AES_KEY1_4 Register.....	3727
Figure 31-25. AES_KEY1_5 Register.....	3728
Figure 31-26. AES_KEY1_2 Register.....	3729
Figure 31-27. AES_KEY1_3 Register.....	3730
Figure 31-28. AES_KEY1_0 Register.....	3731
Figure 31-29. AES_KEY1_1 Register.....	3732
Figure 31-30. AES_IV_IN_OUT_0 Register.....	3733
Figure 31-31. AES_IV_IN_OUT_1 Register.....	3734
Figure 31-32. AES_IV_IN_OUT_2 Register.....	3735
Figure 31-33. AES_IV_IN_OUT_3 Register.....	3736
Figure 31-34. AES_CTRL Register.....	3737
Figure 31-35. AES_C_LENGTH_0 Register.....	3741
Figure 31-36. AES_C_LENGTH_1 Register.....	3742
Figure 31-37. AES_AUTH_LENGTH Register.....	3743
Figure 31-38. AES_DATA_IN_OUT_0 Register.....	3744
Figure 31-39. AES_DATA_IN_OUT_1 Register.....	3745
Figure 31-40. AES_DATA_IN_OUT_2 Register.....	3746
Figure 31-41. AES_DATA_IN_OUT_3 Register.....	3747
Figure 31-42. AES_TAG_OUT_0 Register.....	3748
Figure 31-43. AES_TAG_OUT_1 Register.....	3749
Figure 31-44. AES_TAG_OUT_2 Register.....	3750
Figure 31-45. AES_TAG_OUT_3 Register.....	3751
Figure 31-46. AES_REV Register.....	3752
Figure 31-47. AES_SYSCONFIG Register.....	3753
Figure 31-48. AES_SYSSTATUS Register.....	3755
Figure 31-49. AES_IRQSTATUS Register.....	3756
Figure 31-50. AES_IRQENABLE Register.....	3757
Figure 31-51. AES_DIRTY_BITS Register.....	3758
Figure 31-52. AES_GLB_INT_FLG Register.....	3760
Figure 31-53. AES_GLB_INT_CLR Register.....	3761
Figure 32-1. EPG Overview Block Diagram.....	3763
Figure 32-2. EPG Detailed Block Diagram.....	3764
Figure 32-3. EPG Clock Generator.....	3765
Figure 32-4. EPG Clock Stop.....	3766
Figure 32-5. EPG Signal Generator Detailed Overview.....	3768
Figure 32-6. EPG Peripheral Signal Muxing.....	3771
Figure 32-7. EPG Interrupt.....	3776
Figure 32-8. GCTL0 Register.....	3782

Figure 32-9. GCTL1 Register.....	3784
Figure 32-10. GCTL2 Register.....	3785
Figure 32-11. GCTL3 Register.....	3787
Figure 32-12. EPGLOCK Register.....	3791
Figure 32-13. EPGCOMMIT Register.....	3792
Figure 32-14. GINTSTS Register.....	3793
Figure 32-15. GINTEN Register.....	3794
Figure 32-16. GINTCLR Register.....	3795
Figure 32-17. GINTFRC Register.....	3796
Figure 32-18. CLKDIV0_CTL0 Register.....	3797
Figure 32-19. CLKDIV0_CLKOFFSET Register.....	3798
Figure 32-20. CLKDIV1_CTL0 Register.....	3799
Figure 32-21. CLKDIV1_CLKOFFSET Register.....	3800
Figure 32-22. SIGGEN0_CTL0 Register.....	3801
Figure 32-23. SIGGEN0_CTL1 Register.....	3803
Figure 32-24. SIGGEN0_DATA0 Register.....	3804
Figure 32-25. SIGGEN0_DATA1 Register.....	3805
Figure 32-26. SIGGEN0_DATA0_ACTIVE Register.....	3806
Figure 32-27. SIGGEN0_DATA1_ACTIVE Register.....	3807
Figure 32-28. REVISION Register.....	3808
Figure 32-29. EPGMXSEL0 Register.....	3810
Figure 32-30. EPGMXSELLOCK Register.....	3813
Figure 32-31. EPGMXSELCOMMIT Register.....	3814

## List of Tables

Table 1-1. C2000Ware Root Directories.....	92
Table 2-1. TMU Supported Instructions.....	96
Table 3-1. Access to EALLOW-Protected Registers.....	100
Table 3-2. Reset Signals.....	100
Table 3-3. PIE Channel Mapping.....	108
Table 3-4. CPU Interrupt Vectors.....	111
Table 3-5. PIE Interrupt Vectors.....	112
Table 3-6. ALT Modes.....	123
Table 3-7. Clock Connections Sorted by Clock Domain.....	126
Table 3-8. Clock Connections Sorted by Module Name.....	127
Table 3-9. Clock Source (OSCCLK) Failure Detection.....	131
Table 3-10. Example Watchdog Key Sequences.....	135
Table 3-11. Effect of Clock-Gating Low-Power Modes on the Device.....	137
Table 3-12. Local Shared RAM.....	141
Table 3-13. Global Shared RAM.....	141
Table 3-14. Addressable Memory Range for MCAN Message RAMs.....	142
Table 3-15. Error Handling in Different Scenarios.....	146
Table 3-16. Mapping of ECC Bits in Read Data from ECC/Parity Address Map.....	147
Table 3-17. Mapping of Parity Bits in Read Data from ECC/Parity Address Map.....	147
Table 3-18. System Control Registers Impacted.....	153
Table 3-19. SYSCTL Registers to Driverlib Functions.....	154
Table 3-20. CPUTIMER Registers to Driverlib Functions.....	163
Table 3-21. MEMCFG Registers to Driverlib Functions.....	164
Table 3-22. PIE Registers to Driverlib Functions.....	168
Table 3-23. NMI Registers to Driverlib Functions.....	169
Table 3-24. XINT Registers to Driverlib Functions.....	170
Table 3-25. WWD Registers to Driverlib Functions.....	171
Table 3-26. SYSCTRL Base Address Table.....	178
Table 3-27. CPUTIMER_REGS Registers.....	179
Table 3-28. CPUTIMER_REGS Access Type Codes.....	179
Table 3-29. TIM Register Field Descriptions.....	180
Table 3-30. PRD Register Field Descriptions.....	181
Table 3-31. TCR Register Field Descriptions.....	182
Table 3-32. TPR Register Field Descriptions.....	184
Table 3-33. TPRH Register Field Descriptions.....	185

Table 3-34. PIE_CTRL_REGS Registers.....	186
Table 3-35. PIE_CTRL_REGS Access Type Codes.....	186
Table 3-36. PIECTRL Register Field Descriptions.....	188
Table 3-37. PIEACK Register Field Descriptions.....	189
Table 3-38. PIEIER1 Register Field Descriptions.....	190
Table 3-39. PIEIFR1 Register Field Descriptions.....	192
Table 3-40. PIEIER2 Register Field Descriptions.....	194
Table 3-41. PIEIFR2 Register Field Descriptions.....	196
Table 3-42. PIEIER3 Register Field Descriptions.....	198
Table 3-43. PIEIFR3 Register Field Descriptions.....	200
Table 3-44. PIEIER4 Register Field Descriptions.....	202
Table 3-45. PIEIFR4 Register Field Descriptions.....	204
Table 3-46. PIEIER5 Register Field Descriptions.....	206
Table 3-47. PIEIFR5 Register Field Descriptions.....	208
Table 3-48. PIEIER6 Register Field Descriptions.....	210
Table 3-49. PIEIFR6 Register Field Descriptions.....	212
Table 3-50. PIEIER7 Register Field Descriptions.....	214
Table 3-51. PIEIFR7 Register Field Descriptions.....	216
Table 3-52. PIEIER8 Register Field Descriptions.....	218
Table 3-53. PIEIFR8 Register Field Descriptions.....	220
Table 3-54. PIEIER9 Register Field Descriptions.....	222
Table 3-55. PIEIFR9 Register Field Descriptions.....	224
Table 3-56. PIEIER10 Register Field Descriptions.....	226
Table 3-57. PIEIFR10 Register Field Descriptions.....	228
Table 3-58. PIEIER11 Register Field Descriptions.....	230
Table 3-59. PIEIFR11 Register Field Descriptions.....	232
Table 3-60. PIEIER12 Register Field Descriptions.....	234
Table 3-61. PIEIFR12 Register Field Descriptions.....	236
Table 3-62. NMI_INTRUPT_REGS Registers.....	238
Table 3-63. NMI_INTRUPT_REGS Access Type Codes.....	238
Table 3-64. NMICFG Register Field Descriptions.....	239
Table 3-65. NMIFLG Register Field Descriptions.....	240
Table 3-66. NMIFLGCLR Register Field Descriptions.....	242
Table 3-67. NMIFLGFRC Register Field Descriptions.....	244
Table 3-68. NMIWDCNT Register Field Descriptions.....	245
Table 3-69. NMIWDPRD Register Field Descriptions.....	246
Table 3-70. NMISHDFLG Register Field Descriptions.....	247
Table 3-71. ERRORSTS Register Field Descriptions.....	249
Table 3-72. ERRORSTSCLR Register Field Descriptions.....	250
Table 3-73. ERRORSTSFRC Register Field Descriptions.....	251
Table 3-74. ERRORCTL Register Field Descriptions.....	252
Table 3-75. ERRORLOCK Register Field Descriptions.....	253
Table 3-76. XINT_REGS Registers.....	254
Table 3-77. XINT_REGS Access Type Codes.....	254
Table 3-78. XINT1CR Register Field Descriptions.....	255
Table 3-79. XINT2CR Register Field Descriptions.....	256
Table 3-80. XINT3CR Register Field Descriptions.....	257
Table 3-81. XINT4CR Register Field Descriptions.....	258
Table 3-82. XINT5CR Register Field Descriptions.....	259
Table 3-83. XINT1CTR Register Field Descriptions.....	260
Table 3-84. XINT2CTR Register Field Descriptions.....	261
Table 3-85. XINT3CTR Register Field Descriptions.....	262
Table 3-86. SYNC_SOC_REGS Registers.....	263
Table 3-87. SYNC_SOC_REGS Access Type Codes.....	263
Table 3-88. SYNCSELECT Register Field Descriptions.....	264
Table 3-89. ADCSOCOUTSELECT Register Field Descriptions.....	266
Table 3-90. SYNCSOCLOCK Register Field Descriptions.....	269
Table 3-91. DMA_CLA_SRC_SEL_REGS Registers.....	270
Table 3-92. DMA_CLA_SRC_SEL_REGS Access Type Codes.....	270
Table 3-93. CLA1TASKSRCSELLOCK Register Field Descriptions.....	271
Table 3-94. DMACHSRCSELLOCK Register Field Descriptions.....	272

Table 3-95. CLA1TASKSRCSEL1 Register Field Descriptions.....	273
Table 3-96. CLA1TASKSRCSEL2 Register Field Descriptions.....	274
Table 3-97. DMACHSRCSEL1 Register Field Descriptions.....	275
Table 3-98. DMACHSRCSEL2 Register Field Descriptions.....	276
Table 3-99. LFU_REGS Registers.....	277
Table 3-100. LFU_REGS Access Type Codes.....	277
Table 3-101. LFUConfig Register Field Descriptions.....	278
Table 3-102. LFUStatus Register Field Descriptions.....	279
Table 3-103. LFU_LOCK Register Field Descriptions.....	280
Table 3-104. LFU_COMMIT Register Field Descriptions.....	281
Table 3-105. DEV_CFG_REGS Registers.....	283
Table 3-106. DEV_CFG_REGS Access Type Codes.....	284
Table 3-107. PARTIDL Register Field Descriptions.....	285
Table 3-108. PARTIDH Register Field Descriptions.....	287
Table 3-109. REVID Register Field Descriptions.....	288
Table 3-110. TRIMERRSTS Register Field Descriptions.....	289
Table 3-111. SOFTPRES0 Register Field Descriptions.....	290
Table 3-112. SOFTPRES2 Register Field Descriptions.....	291
Table 3-113. SOFTPRES3 Register Field Descriptions.....	293
Table 3-114. SOFTPRES4 Register Field Descriptions.....	294
Table 3-115. SOFTPRES7 Register Field Descriptions.....	295
Table 3-116. SOFTPRES8 Register Field Descriptions.....	296
Table 3-117. SOFTPRES9 Register Field Descriptions.....	297
Table 3-118. SOFTPRES10 Register Field Descriptions.....	298
Table 3-119. SOFTPRES11 Register Field Descriptions.....	299
Table 3-120. SOFTPRES13 Register Field Descriptions.....	300
Table 3-121. SOFTPRES14 Register Field Descriptions.....	301
Table 3-122. SOFTPRES15 Register Field Descriptions.....	302
Table 3-123. SOFTPRES16 Register Field Descriptions.....	303
Table 3-124. SOFTPRES17 Register Field Descriptions.....	304
Table 3-125. SOFTPRES18 Register Field Descriptions.....	305
Table 3-126. SOFTPRES19 Register Field Descriptions.....	306
Table 3-127. SOFTPRES20 Register Field Descriptions.....	307
Table 3-128. SOFTPRES21 Register Field Descriptions.....	308
Table 3-129. SOFTPRES26 Register Field Descriptions.....	309
Table 3-130. SOFTPRES27 Register Field Descriptions.....	310
Table 3-131. SOFTPRES28 Register Field Descriptions.....	311
Table 3-132. SOFTPRES30 Register Field Descriptions.....	312
Table 3-133. SOFTPRES40 Register Field Descriptions.....	313
Table 3-134. TAP_STATUS Register Field Descriptions.....	314
Table 3-135. TAP_CONTROL Register Field Descriptions.....	315
Table 3-136. USBTYPE Register Field Descriptions.....	316
Table 3-137. ECAPTYPE Register Field Descriptions.....	317
Table 3-138. MCUCNF3 Register Field Descriptions.....	318
Table 3-139. MCUCNF8 Register Field Descriptions.....	320
Table 3-140. MCUCNF11 Register Field Descriptions.....	321
Table 3-141. MCUCNF12 Register Field Descriptions.....	322
Table 3-142. MCUCNF14 Register Field Descriptions.....	323
Table 3-143. MCUCNF16 Register Field Descriptions.....	324
Table 3-144. MCUCNF18 Register Field Descriptions.....	325
Table 3-145. MCUCNF20 Register Field Descriptions.....	327
Table 3-146. MCUCNF21 Register Field Descriptions.....	329
Table 3-147. MCUCNF23 Register Field Descriptions.....	330
Table 3-148. MCUCNF31 Register Field Descriptions.....	331
Table 3-149. MCUCNF32 Register Field Descriptions.....	333
Table 3-150. MCUCNF33 Register Field Descriptions.....	335
Table 3-151. MCUCNF34 Register Field Descriptions.....	337
Table 3-152. MCUCNF35 Register Field Descriptions.....	339
Table 3-153. MCUCNFLOCK Register Field Descriptions.....	340
Table 3-154. CLK_CFG_REGS Registers.....	341
Table 3-155. CLK_CFG_REGS Access Type Codes.....	341

Table 3-156. CLKCFGLOCK1 Register Field Descriptions.....	343
Table 3-157. CLKSRCCTL1 Register Field Descriptions.....	345
Table 3-158. CLKSRCCTL2 Register Field Descriptions.....	347
Table 3-159. CLKSRCCTL3 Register Field Descriptions.....	348
Table 3-160. SYSPLLCTL1 Register Field Descriptions.....	349
Table 3-161. SYSPLLMULT Register Field Descriptions.....	350
Table 3-162. SYSPLLSTS Register Field Descriptions.....	351
Table 3-163. SYSCLKDIVSEL Register Field Descriptions.....	352
Table 3-164. AUXCLKDIVSEL Register Field Descriptions.....	353
Table 3-165. PERCLKDIVSEL Register Field Descriptions.....	354
Table 3-166. XCLKOUTDIVSEL Register Field Descriptions.....	355
Table 3-167. CLBCLKCTL Register Field Descriptions.....	356
Table 3-168. LOSPCP Register Field Descriptions.....	357
Table 3-169. MCDCCR Register Field Descriptions.....	358
Table 3-170. X1CNT Register Field Descriptions.....	360
Table 3-171. XTALCR Register Field Descriptions.....	361
Table 3-172. XTALCR2 Register Field Descriptions.....	362
Table 3-173. CLKFAILCFG Register Field Descriptions.....	363
Table 3-174. CPU_SYS_REGS Registers.....	364
Table 3-175. CPU_SYS_REGS Access Type Codes.....	365
Table 3-176. CPUSYSLOCK1 Register Field Descriptions.....	366
Table 3-177. CPUSYSLOCK2 Register Field Descriptions.....	369
Table 3-178. PIEVERRADDR Register Field Descriptions.....	371
Table 3-179. PCLKCR0 Register Field Descriptions.....	372
Table 3-180. PCLKCR2 Register Field Descriptions.....	374
Table 3-181. PCLKCR3 Register Field Descriptions.....	376
Table 3-182. PCLKCR4 Register Field Descriptions.....	377
Table 3-183. PCLKCR7 Register Field Descriptions.....	378
Table 3-184. PCLKCR8 Register Field Descriptions.....	379
Table 3-185. PCLKCR9 Register Field Descriptions.....	380
Table 3-186. PCLKCR10 Register Field Descriptions.....	381
Table 3-187. PCLKCR11 Register Field Descriptions.....	382
Table 3-188. PCLKCR12 Register Field Descriptions.....	383
Table 3-189. PCLKCR13 Register Field Descriptions.....	384
Table 3-190. PCLKCR14 Register Field Descriptions.....	385
Table 3-191. PCLKCR15 Register Field Descriptions.....	386
Table 3-192. PCLKCR16 Register Field Descriptions.....	387
Table 3-193. PCLKCR17 Register Field Descriptions.....	388
Table 3-194. PCLKCR18 Register Field Descriptions.....	389
Table 3-195. PCLKCR19 Register Field Descriptions.....	390
Table 3-196. PCLKCR20 Register Field Descriptions.....	391
Table 3-197. PCLKCR21 Register Field Descriptions.....	392
Table 3-198. PCLKCR26 Register Field Descriptions.....	393
Table 3-199. PCLKCR27 Register Field Descriptions.....	394
Table 3-200. SIMRESET Register Field Descriptions.....	395
Table 3-201. LPMCR Register Field Descriptions.....	396
Table 3-202. GPIOLPMSEL0 Register Field Descriptions.....	397
Table 3-203. GPIOLPMSEL1 Register Field Descriptions.....	400
Table 3-204. TMR2CLKCTL Register Field Descriptions.....	403
Table 3-205. RESCCLR Register Field Descriptions.....	404
Table 3-206. RESC Register Field Descriptions.....	406
Table 3-207. CMPSSLPMSEL Register Field Descriptions.....	408
Table 3-208. MCANRAMACC Register Field Descriptions.....	410
Table 3-209. MCANWAKESTATUS Register Field Descriptions.....	411
Table 3-210. MCANWAKESTATUSCLR Register Field Descriptions.....	412
Table 3-211. CLKSTOPREQ Register Field Descriptions.....	413
Table 3-212. CLKSTOPACK Register Field Descriptions.....	414
Table 3-213. USER_REG1_SYSRSn Register Field Descriptions.....	415
Table 3-214. USER_REG2_SYSRSn Register Field Descriptions.....	416
Table 3-215. USER_REG1_XRSn Register Field Descriptions.....	417
Table 3-216. USER_REG2_XRSn Register Field Descriptions.....	418



Table 3-217. USER_REG1_PORESETn Register Field Descriptions.....	419
Table 3-218. USER_REG2_PORESETn Register Field Descriptions.....	420
Table 3-219. USER_REG3_PORESETn Register Field Descriptions.....	421
Table 3-220. USER_REG4_PORESETn Register Field Descriptions.....	422
Table 3-221. JTAG_MMR_REG Register Field Descriptions.....	423
Table 3-222. SYS_STATUS_REGS Registers.....	424
Table 3-223. SYS_STATUS_REGS Access Type Codes.....	424
Table 3-224. SYS_ERR_INT_FLG Register Field Descriptions.....	425
Table 3-225. SYS_ERR_INT_CLR Register Field Descriptions.....	427
Table 3-226. SYS_ERR_INT_SET Register Field Descriptions.....	429
Table 3-227. SYS_ERR_MASK Register Field Descriptions.....	431
Table 3-228. PERIPH_AC_REGS Registers.....	433
Table 3-229. PERIPH_AC_REGS Access Type Codes.....	434
Table 3-230. ADCA_AC Register Field Descriptions.....	435
Table 3-231. ADCB_AC Register Field Descriptions.....	436
Table 3-232. ADCC_AC Register Field Descriptions.....	437
Table 3-233. ADCD_AC Register Field Descriptions.....	438
Table 3-234. ADCE_AC Register Field Descriptions.....	439
Table 3-235. CMPSS1_AC Register Field Descriptions.....	440
Table 3-236. CMPSS2_AC Register Field Descriptions.....	441
Table 3-237. CMPSS3_AC Register Field Descriptions.....	442
Table 3-238. CMPSS4_AC Register Field Descriptions.....	443
Table 3-239. DACA_AC Register Field Descriptions.....	444
Table 3-240. PGA1_AC Register Field Descriptions.....	445
Table 3-241. PGA2_AC Register Field Descriptions.....	446
Table 3-242. PGA3_AC Register Field Descriptions.....	447
Table 3-243. EPWM1_AC Register Field Descriptions.....	448
Table 3-244. EPWM2_AC Register Field Descriptions.....	449
Table 3-245. EPWM3_AC Register Field Descriptions.....	450
Table 3-246. EPWM4_AC Register Field Descriptions.....	451
Table 3-247. EPWM5_AC Register Field Descriptions.....	452
Table 3-248. EPWM6_AC Register Field Descriptions.....	453
Table 3-249. EPWM7_AC Register Field Descriptions.....	454
Table 3-250. EPWM8_AC Register Field Descriptions.....	455
Table 3-251. EPWM9_AC Register Field Descriptions.....	456
Table 3-252. EPWM10_AC Register Field Descriptions.....	457
Table 3-253. EPWM11_AC Register Field Descriptions.....	458
Table 3-254. EPWM12_AC Register Field Descriptions.....	459
Table 3-255. EQEP1_AC Register Field Descriptions.....	460
Table 3-256. EQEP2_AC Register Field Descriptions.....	461
Table 3-257. EQEP3_AC Register Field Descriptions.....	462
Table 3-258. ECAP1_AC Register Field Descriptions.....	463
Table 3-259. ECAP2_AC Register Field Descriptions.....	464
Table 3-260. CLB1_AC Register Field Descriptions.....	465
Table 3-261. CLB2_AC Register Field Descriptions.....	466
Table 3-262. SCIA_AC Register Field Descriptions.....	467
Table 3-263. SCIB_AC Register Field Descriptions.....	468
Table 3-264. SCIC_AC Register Field Descriptions.....	469
Table 3-265. SPIA_AC Register Field Descriptions.....	470
Table 3-266. SPIB_AC Register Field Descriptions.....	471
Table 3-267. I2CA_AC Register Field Descriptions.....	472
Table 3-268. I2CB_AC Register Field Descriptions.....	473
Table 3-269. PMBUS_A_AC Register Field Descriptions.....	474
Table 3-270. LIN_A_AC Register Field Descriptions.....	475
Table 3-271. MCANA_AC Register Field Descriptions.....	476
Table 3-272. MCANB_AC Register Field Descriptions.....	477
Table 3-273. FSIATX_AC Register Field Descriptions.....	478
Table 3-274. FSIARX_AC Register Field Descriptions.....	479
Table 3-275. USBA_AC Register Field Descriptions.....	480
Table 3-276. HRPWM_A_AC Register Field Descriptions.....	481
Table 3-277. AESA_AC Register Field Descriptions.....	482

Table 3-278. PERIPH_AC_LOCK Register Field Descriptions.....	483
Table 3-279. MEM_CFG_REGS Registers.....	484
Table 3-280. MEM_CFG_REGS Access Type Codes.....	485
Table 3-281. DxLOCK Register Field Descriptions.....	486
Table 3-282. DxCOMMIT Register Field Descriptions.....	487
Table 3-283. DxACCPROT0 Register Field Descriptions.....	488
Table 3-284. DxACCPROT1 Register Field Descriptions.....	489
Table 3-285. DxTEST Register Field Descriptions.....	490
Table 3-286. DxINIT Register Field Descriptions.....	491
Table 3-287. DxINITDONE Register Field Descriptions.....	492
Table 3-288. DxRAMTEST_LOCK Register Field Descriptions.....	493
Table 3-289. LSxLOCK Register Field Descriptions.....	494
Table 3-290. LSxCOMMIT Register Field Descriptions.....	496
Table 3-291. LSxMSEL Register Field Descriptions.....	498
Table 3-292. LSxCLAPGM Register Field Descriptions.....	500
Table 3-293. LSxACCPROT0 Register Field Descriptions.....	502
Table 3-294. LSxACCPROT1 Register Field Descriptions.....	504
Table 3-295. LSxACCPROT2_y Register Field Descriptions.....	506
Table 3-296. LSxTEST Register Field Descriptions.....	507
Table 3-297. LSxINIT Register Field Descriptions.....	510
Table 3-298. LSxINITDONE Register Field Descriptions.....	512
Table 3-299. LSxRAMTEST_LOCK Register Field Descriptions.....	513
Table 3-300. GSxLOCK Register Field Descriptions.....	514
Table 3-301. GSxCOMMIT Register Field Descriptions.....	516
Table 3-302. GSxACCPROT0 Register Field Descriptions.....	518
Table 3-303. GSxTEST Register Field Descriptions.....	520
Table 3-304. GSxINIT Register Field Descriptions.....	522
Table 3-305. GSxINITDONE Register Field Descriptions.....	524
Table 3-306. GSxRAMTEST_LOCK Register Field Descriptions.....	526
Table 3-307. MSGxLOCK Register Field Descriptions.....	527
Table 3-308. MSGxCOMMIT Register Field Descriptions.....	529
Table 3-309. MSGxTEST Register Field Descriptions.....	531
Table 3-310. MSGxINIT Register Field Descriptions.....	533
Table 3-311. MSGxINITDONE Register Field Descriptions.....	534
Table 3-312. MSGxRAMTEST_LOCK Register Field Descriptions.....	535
Table 3-313. ROM_LOCK Register Field Descriptions.....	536
Table 3-314. ROM_TEST Register Field Descriptions.....	537
Table 3-315. ROM_FORCE_ERROR Register Field Descriptions.....	538
Table 3-316. ACCESS_PROTECTION_REGS Registers.....	539
Table 3-317. ACCESS_PROTECTION_REGS Access Type Codes.....	539
Table 3-318. NMAVFLG Register Field Descriptions.....	541
Table 3-319. NMAVSET Register Field Descriptions.....	543
Table 3-320. NMAVCLR Register Field Descriptions.....	545
Table 3-321. NMAVINTEN Register Field Descriptions.....	547
Table 3-322. NMCPURDAVADDR Register Field Descriptions.....	549
Table 3-323. NMCPUWRAVADDR Register Field Descriptions.....	550
Table 3-324. NMCPUFAVADDR Register Field Descriptions.....	551
Table 3-325. NMDMAWRAVADDR Register Field Descriptions.....	552
Table 3-326. NMCLA1RDAVADDR Register Field Descriptions.....	553
Table 3-327. NMCLA1WRAVADDR Register Field Descriptions.....	554
Table 3-328. NMCLA1FAVADDR Register Field Descriptions.....	555
Table 3-329. NMDMARDAVADDR Register Field Descriptions.....	556
Table 3-330. MAVFLG Register Field Descriptions.....	557
Table 3-331. MAVSET Register Field Descriptions.....	558
Table 3-332. MAVCLR Register Field Descriptions.....	559
Table 3-333. MAVINTEN Register Field Descriptions.....	560
Table 3-334. MCPUFAVADDR Register Field Descriptions.....	561
Table 3-335. MCPUWRAVADDR Register Field Descriptions.....	562
Table 3-336. MDMAWRAVADDR Register Field Descriptions.....	563
Table 3-337. NMNPURDAVADDR Register Field Descriptions.....	564
Table 3-338. NMNPUWRAVADDR Register Field Descriptions.....	565

Table 3-339. MEMORY_ERROR_REGS Registers.....	566
Table 3-340. MEMORY_ERROR_REGS Access Type Codes.....	566
Table 3-341. UCERRFLG Register Field Descriptions.....	568
Table 3-342. UCERRSET Register Field Descriptions.....	569
Table 3-343. UCERRCLR Register Field Descriptions.....	570
Table 3-344. UCCPUREADDR Register Field Descriptions.....	571
Table 3-345. UCDMAREADDR Register Field Descriptions.....	572
Table 3-346. UCCLA1READDR Register Field Descriptions.....	573
Table 3-347. UCNPUREADDR Register Field Descriptions.....	574
Table 3-348. FLUCERRSTATUS Register Field Descriptions.....	575
Table 3-349. FLCERRSTATUS Register Field Descriptions.....	576
Table 3-350. CERRFLG Register Field Descriptions.....	578
Table 3-351. CERRSET Register Field Descriptions.....	579
Table 3-352. CERRCLR Register Field Descriptions.....	580
Table 3-353. CCPUREADDR Register Field Descriptions.....	581
Table 3-354. CDMAREADDR Register Field Descriptions.....	582
Table 3-355. CCLA1READDR Register Field Descriptions.....	583
Table 3-356. CERRCNT Register Field Descriptions.....	584
Table 3-357. CERRTHRES Register Field Descriptions.....	585
Table 3-358. CEINTFLG Register Field Descriptions.....	586
Table 3-359. CEINTCLR Register Field Descriptions.....	587
Table 3-360. CEINTSET Register Field Descriptions.....	588
Table 3-361. CEINTEN Register Field Descriptions.....	589
Table 3-362. TEST_ERROR_REGS Registers.....	590
Table 3-363. TEST_ERROR_REGS Access Type Codes.....	590
Table 3-364. CPU_RAM_TEST_ERROR_STS Register Field Descriptions.....	591
Table 3-365. CPU_RAM_TEST_ERROR_STS_CLR Register Field Descriptions.....	592
Table 3-366. CPU_RAM_TEST_ERROR_ADDR Register Field Descriptions.....	593
Table 3-367. UID_REGS Registers.....	594
Table 3-368. UID_REGS Access Type Codes.....	594
Table 3-369. UID_PSRAND0 Register Field Descriptions.....	595
Table 3-370. UID_PSRAND1 Register Field Descriptions.....	596
Table 3-371. UID_PSRAND2 Register Field Descriptions.....	597
Table 3-372. UID_PSRAND3 Register Field Descriptions.....	598
Table 3-373. UID_PSRAND4 Register Field Descriptions.....	599
Table 3-374. UID_UNIQUE0 Register Field Descriptions.....	600
Table 3-375. UID_UNIQUE1 Register Field Descriptions.....	601
Table 3-376. UID_CHECKSUM Register Field Descriptions.....	602
Table 4-1. Boot System Overview.....	604
Table 4-2. ROM Memory.....	604
Table 4-3. Device Boot ROM Sequence.....	605
Table 4-4. Device Default Boot Modes.....	605
Table 4-5. Custom Boot Modes.....	606
Table 4-6. BOOTPIN-CONFIG Bit Fields.....	607
Table 4-7. Standalone Boot Mode Select Pin Decoding.....	608
Table 4-8. BOOTDEF Bit Fields.....	609
Table 4-9. Zero Boot Pin Boot Table Result.....	610
Table 4-10. One Boot Pin Boot Table Result.....	610
Table 4-11. Three Boot Pins Boot Table Result.....	611
Table 4-12. Boot ROM Reset Causes and Actions.....	615
Table 4-13. Boot ROM Exceptions and Actions.....	616
Table 4-14. Boot ROM Registers.....	617
Table 4-15. DCSM Z1 GPREG2 Bit Fields.....	618
Table 4-16. DCSM Z1/Z2 DIAG Bit Fields.....	619
Table 4-17. Flash Entry Point Addresses.....	619
Table 4-18. RAM Entry Point Address.....	619
Table 4-19. Wait Boot Options.....	620
Table 4-20. Wait Point Addresses.....	620
Table 4-21. Secure Flash Tag and Key Details.....	621
Table 4-22. Secure Flash Entry Point Addresses.....	622
Table 4-23. Secure Flash Authentication Failure Actions.....	622

Table 4-24. Secure Flash on all CPUs Recommended Flow.....	622
Table 4-25. FWU Application Image Format.....	623
Table 4-26. FWU Entry Point Addresses.....	623
Table 4-27. Boot ROM Memory Map.....	624
Table 4-28. Secure ROM Memory Map.....	624
Table 4-29. CLA Data ROM Memory Map.....	624
Table 4-30. Reserved RAM Memory Map.....	625
Table 4-31. ROM Symbol Tables.....	625
Table 4-32. Boot Mode Availability.....	625
Table 4-33. Wait Boot Options.....	625
Table 4-34. SPI 8-Bit Data Stream.....	628
Table 4-35. I2C 8-Bit Data Stream.....	633
Table 4-36. Parallel GPIO Boot 8-Bit Data Stream.....	634
Table 4-37. Bit-Rate Value for Internal Oscillators.....	638
Table 4-38. CAN 8-Bit Data Stream.....	639
Table 4-39. CAN-FD 8-Bit Data Stream.....	640
Table 4-40. USB 8-Bit Data Stream.....	642
Table 4-41. SCI Boot Options.....	643
Table 4-42. CAN Boot Options.....	643
Table 4-43. CAN-FD Boot Options.....	643
Table 4-44. I2C Boot Options.....	643
Table 4-45. SPI Boot Options.....	644
Table 4-46. Parallel Boot Options.....	644
Table 4-47. USB Boot Options.....	644
Table 4-48. Secure Copy Code Function.....	645
Table 4-49. Secure CRC Calculation Function.....	645
Table 4-50. Secure CRC Calculation Function.....	646
Table 4-51. CPU Boot Clock Sources.....	646
Table 4-52. CPU Clock State After Boot.....	646
Table 4-53. Boot Status Address.....	647
Table 4-54. Boot Status Bit Fields.....	647
Table 4-55. Boot Mode and MPOST Status Addresses.....	648
Table 4-56. Boot ROM Version Information.....	648
Table 4-57. LSB/MSB Loading Sequence in 8-Bit Data Stream.....	649
Table 4-58. Boot Loader Options.....	651
Table 5-1. RAM/Flash Status.....	654
Table 5-2. Security Levels.....	654
Table 5-3. Default Value of ZxOTP (Programmed by TI).....	655
Table 5-4. DCSM Registers to Driverlib Functions.....	667
Table 5-5. DCSM Base Address Table.....	672
Table 5-6. DCSM_Z1_REGS Registers.....	673
Table 5-7. DCSM_Z1_REGS Access Type Codes.....	673
Table 5-8. Z1_LINKPOINTER Register Field Descriptions.....	675
Table 5-9. Z1_OTPSECLOCK Register Field Descriptions.....	676
Table 5-10. Z1_JLM_ENABLE Register Field Descriptions.....	677
Table 5-11. Z1_LINKPOINTERERR Register Field Descriptions.....	678
Table 5-12. Z1_GPREG1 Register Field Descriptions.....	679
Table 5-13. Z1_GPREG2 Register Field Descriptions.....	680
Table 5-14. Z1_GPREG3 Register Field Descriptions.....	681
Table 5-15. Z1_GPREG4 Register Field Descriptions.....	682
Table 5-16. Z1_CSMKEY0 Register Field Descriptions.....	683
Table 5-17. Z1_CSMKEY1 Register Field Descriptions.....	684
Table 5-18. Z1_CSMKEY2 Register Field Descriptions.....	685
Table 5-19. Z1_CSMKEY3 Register Field Descriptions.....	686
Table 5-20. Z1_CR Register Field Descriptions.....	687
Table 5-21. Z1_GRABSECT1R Register Field Descriptions.....	689
Table 5-22. Z1_GRABSECT2R Register Field Descriptions.....	693
Table 5-23. Z1_GRABSECT3R Register Field Descriptions.....	697
Table 5-24. Z1_GRABRAM1R Register Field Descriptions.....	699
Table 5-25. Z1_EXEONLYSECT1R Register Field Descriptions.....	702
Table 5-26. Z1_EXEONLYSECT2R Register Field Descriptions.....	708

Table 5-27. Z1_EXEONLYRAM1R Register Field Descriptions.....	710
Table 5-28. Z1_JTAGKEY0 Register Field Descriptions.....	712
Table 5-29. Z1_JTAGKEY1 Register Field Descriptions.....	713
Table 5-30. Z1_JTAGKEY2 Register Field Descriptions.....	714
Table 5-31. Z1_JTAGKEY3 Register Field Descriptions.....	715
Table 5-32. Z1_CMACKKEY0 Register Field Descriptions.....	716
Table 5-33. Z1_CMACKKEY1 Register Field Descriptions.....	717
Table 5-34. Z1_CMACKKEY2 Register Field Descriptions.....	718
Table 5-35. Z1_CMACKKEY3 Register Field Descriptions.....	719
Table 5-36. Z1_DIAG Register Field Descriptions.....	720
Table 5-37. DCSM_Z2_REGS Registers.....	721
Table 5-38. DCSM_Z2_REGS Access Type Codes.....	721
Table 5-39. Z2_LINKPOINTER Register Field Descriptions.....	722
Table 5-40. Z2_OTPSECLOCK Register Field Descriptions.....	723
Table 5-41. Z2_LINKPOINTERERR Register Field Descriptions.....	724
Table 5-42. Z2_GPREG1 Register Field Descriptions.....	725
Table 5-43. Z2_GPREG2 Register Field Descriptions.....	726
Table 5-44. Z2_GPREG3 Register Field Descriptions.....	727
Table 5-45. Z2_GPREG4 Register Field Descriptions.....	728
Table 5-46. Z2_CSMKEY0 Register Field Descriptions.....	729
Table 5-47. Z2_CSMKEY1 Register Field Descriptions.....	730
Table 5-48. Z2_CSMKEY2 Register Field Descriptions.....	731
Table 5-49. Z2_CSMKEY3 Register Field Descriptions.....	732
Table 5-50. Z2_CR Register Field Descriptions.....	733
Table 5-51. Z2_GRABSECT1R Register Field Descriptions.....	735
Table 5-52. Z2_GRABSECT2R Register Field Descriptions.....	739
Table 5-53. Z2_GRABSECT3R Register Field Descriptions.....	743
Table 5-54. Z2_GRABRAM1R Register Field Descriptions.....	745
Table 5-55. Z2_EXEONLYSECT1R Register Field Descriptions.....	748
Table 5-56. Z2_EXEONLYSECT2R Register Field Descriptions.....	754
Table 5-57. Z2_EXEONLYRAM1R Register Field Descriptions.....	756
Table 5-58. DCSM_COMMON_REGS Registers.....	758
Table 5-59. DCSM_COMMON_REGS Access Type Codes.....	758
Table 5-60. FLSEM Register Field Descriptions.....	759
Table 5-61. SECTSTAT1 Register Field Descriptions.....	760
Table 5-62. SECTSTAT2 Register Field Descriptions.....	763
Table 5-63. SECTSTAT3 Register Field Descriptions.....	766
Table 5-64. RAMSTAT1 Register Field Descriptions.....	768
Table 5-65. SECERRSTAT Register Field Descriptions.....	770
Table 5-66. SECERRCLR Register Field Descriptions.....	771
Table 5-67. SECERRFRC Register Field Descriptions.....	772
Table 5-68. DENYCODE Register Field Descriptions.....	773
Table 5-69. UID_UNIQUE_31_0 Register Field Descriptions.....	775
Table 5-70. UID_UNIQUE_63_32 Register Field Descriptions.....	776
Table 5-71. PARTIDH Register Field Descriptions.....	777
Table 5-72. PERSEM1 Register Field Descriptions.....	778
Table 5-73. DCSM_Z1_OTP Registers.....	780
Table 5-74. DCSM_Z1_OTP Access Type Codes.....	780
Table 5-75. Z1OTP_LINKPOINTER1 Register Field Descriptions.....	781
Table 5-76. Z1OTP_LINKPOINTER2 Register Field Descriptions.....	782
Table 5-77. Z1OTP_LINKPOINTER3 Register Field Descriptions.....	783
Table 5-78. Z1OTP_JLM_ENABLE Register Field Descriptions.....	784
Table 5-79. Z1OTP_GPREG1 Register Field Descriptions.....	785
Table 5-80. Z1OTP_GPREG2 Register Field Descriptions.....	786
Table 5-81. Z1OTP_GPREG3 Register Field Descriptions.....	787
Table 5-82. Z1OTP_GPREG4 Register Field Descriptions.....	788
Table 5-83. Z1OTP_PSWDLOCK Register Field Descriptions.....	789
Table 5-84. Z1OTP_CRCLOCK Register Field Descriptions.....	790
Table 5-85. Z1OTP_JTAGPSWDH0 Register Field Descriptions.....	791
Table 5-86. Z1OTP_JTAGPSWDH1 Register Field Descriptions.....	792
Table 5-87. Z1OTP_CMACKKEY0 Register Field Descriptions.....	793

Table 5-88. Z1OTP_CMACKKEY1 Register Field Descriptions.....	794
Table 5-89. Z1OTP_CMACKKEY2 Register Field Descriptions.....	795
Table 5-90. Z1OTP_CMACKKEY3 Register Field Descriptions.....	796
Table 5-91. DCSM_Z2_OTP Registers.....	797
Table 5-92. DCSM_Z2_OTP Access Type Codes.....	797
Table 5-93. Z2OTP_LINKPOINTER1 Register Field Descriptions.....	798
Table 5-94. Z2OTP_LINKPOINTER2 Register Field Descriptions.....	799
Table 5-95. Z2OTP_LINKPOINTER3 Register Field Descriptions.....	800
Table 5-96. Z2OTP_GPREG1 Register Field Descriptions.....	801
Table 5-97. Z2OTP_GPREG2 Register Field Descriptions.....	802
Table 5-98. Z2OTP_GPREG3 Register Field Descriptions.....	803
Table 5-99. Z2OTP_GPREG4 Register Field Descriptions.....	804
Table 5-100. Z2OTP_PSWDLOCK Register Field Descriptions.....	805
Table 5-101. Z2OTP_CRCLOCK Register Field Descriptions.....	806
Table 6-1. FLASH Registers to Driverlib Functions.....	820
Table 6-2. FLASH Base Address Table.....	821
Table 6-3. FLASH_CTRL_REGS Registers.....	822
Table 6-4. FLASH_CTRL_REGS Access Type Codes.....	822
Table 6-5. FRDCNTL Register Field Descriptions.....	823
Table 6-6. FLPROT Register Field Descriptions.....	824
Table 6-7. FRD_INTF_CTRL Register Field Descriptions.....	825
Table 6-8. FLASH_ECC_REGS Registers.....	826
Table 6-9. FLASH_ECC_REGS Access Type Codes.....	826
Table 6-10. ECC_ENABLE Register Field Descriptions.....	827
Table 6-11. FECC_CTRL Register Field Descriptions.....	828
Table 7-1. Configuration Options.....	834
Table 7-2. Write Followed by Read - Read Occurs First.....	845
Table 7-3. Write Followed by Read - Write Occurs First.....	845
Table 7-4. ADC to CLA Early Interrupt Response.....	848
Table 7-5. CLA Registers to Driverlib Functions.....	850
Table 7-6. Operand Nomenclature.....	857
Table 7-7. INSTRUCTION dest, source1, source2 Short Description.....	858
Table 7-8. Addressing Modes.....	859
Table 7-9. Shift Field Encoding.....	859
Table 7-10. Operand Encoding.....	860
Table 7-11. Condition Field Encoding.....	860
Table 7-12. Pipeline Activity for MBCNDD, Branch Not Taken.....	878
Table 7-13. Pipeline Activity for MBCNDD, Branch Taken.....	878
Table 7-14. Pipeline Activity for MCCNDD, Call Not Taken.....	883
Table 7-15. Pipeline Activity for MCCNDD, Call Taken.....	884
Table 7-16. Pipeline Activity for MMOV16 MARx, MRa, #16l.....	924
Table 7-17. Pipeline Activity for MMOV16 MAR0/MAR1, mem16.....	927
Table 7-18. Pipeline Activity for MMOVI16 MAR0/MAR1, #16l.....	945
Table 7-19. Pipeline Activity for MRCNDD, Return Not Taken.....	969
Table 7-20. Pipeline Activity for MRCNDD, Return Taken.....	969
Table 7-21. Pipeline Activity for MSTOP.....	972
Table 7-22. CLA Base Address Table.....	988
Table 7-23. CLA_ONLY_REGS Registers.....	989
Table 7-24. CLA_ONLY_REGS Access Type Codes.....	989
Table 7-25. _MVECTBGRNDACTIVE Register Field Descriptions.....	990
Table 7-26. _MPSACTL Register Field Descriptions.....	991
Table 7-27. _MPSA1 Register Field Descriptions.....	993
Table 7-28. _MPSA2 Register Field Descriptions.....	994
Table 7-29. SOFTINTEN Register Field Descriptions.....	995
Table 7-30. SOFTINTFRC Register Field Descriptions.....	997
Table 7-31. CLA_SOFTINT_REGS Registers.....	998
Table 7-32. CLA_SOFTINT_REGS Access Type Codes.....	998
Table 7-33. SOFTINTEN Register Field Descriptions.....	999
Table 7-34. SOFTINTFRC Register Field Descriptions.....	1001
Table 7-35. CLA_REGS Registers.....	1002
Table 7-36. CLA_REGS Access Type Codes.....	1002

Table 7-37. MVECT1 Register Field Descriptions.....	1004
Table 7-38. MVECT2 Register Field Descriptions.....	1005
Table 7-39. MVECT3 Register Field Descriptions.....	1006
Table 7-40. MVECT4 Register Field Descriptions.....	1007
Table 7-41. MVECT5 Register Field Descriptions.....	1008
Table 7-42. MVECT6 Register Field Descriptions.....	1009
Table 7-43. MVECT7 Register Field Descriptions.....	1010
Table 7-44. MVECT8 Register Field Descriptions.....	1011
Table 7-45. MCTL Register Field Descriptions.....	1012
Table 7-46. _MVECTBGRNDACTIVE Register Field Descriptions.....	1013
Table 7-47. SOFTINTEN Register Field Descriptions.....	1014
Table 7-48. _MSTSBGRND Register Field Descriptions.....	1016
Table 7-49. _MCTLBGRND Register Field Descriptions.....	1017
Table 7-50. _MVECTBGRND Register Field Descriptions.....	1018
Table 7-51. MIFR Register Field Descriptions.....	1019
Table 7-52. MIOVF Register Field Descriptions.....	1023
Table 7-53. MIFRC Register Field Descriptions.....	1026
Table 7-54. MICLR Register Field Descriptions.....	1028
Table 7-55. MICLROVF Register Field Descriptions.....	1030
Table 7-56. MIER Register Field Descriptions.....	1032
Table 7-57. MIRUN Register Field Descriptions.....	1035
Table 7-58. _MPC Register Field Descriptions.....	1037
Table 7-59. _MAR0 Register Field Descriptions.....	1038
Table 7-60. _MAR1 Register Field Descriptions.....	1039
Table 7-61. _MSTF Register Field Descriptions.....	1040
Table 7-62. _MR0 Register Field Descriptions.....	1043
Table 7-63. _MR1 Register Field Descriptions.....	1044
Table 7-64. _MR2 Register Field Descriptions.....	1045
Table 7-65. _MR3 Register Field Descriptions.....	1046
Table 7-66. _MPSACTL Register Field Descriptions.....	1047
Table 7-67. _MPSA1 Register Field Descriptions.....	1049
Table 7-68. _MPSA2 Register Field Descriptions.....	1050
Table 9-1. DCC Registers to Driverlib Functions.....	1062
Table 9-2. DCC Base Address Table.....	1064
Table 9-3. DCC_REGS Registers.....	1065
Table 9-4. DCC_REGS Access Type Codes.....	1065
Table 9-5. DCCGCTRL Register Field Descriptions.....	1066
Table 9-6. DCCNTSEED0 Register Field Descriptions.....	1067
Table 9-7. DCCVALIDSEED0 Register Field Descriptions.....	1068
Table 9-8. DCCNTSEED1 Register Field Descriptions.....	1069
Table 9-9. DCCSTATUS Register Field Descriptions.....	1070
Table 9-10. DCCCNT0 Register Field Descriptions.....	1071
Table 9-11. DCCVALID0 Register Field Descriptions.....	1072
Table 9-12. DCCCNT1 Register Field Descriptions.....	1073
Table 9-13. DCCCLKSRC1 Register Field Descriptions.....	1074
Table 9-14. DCCCLKSRC0 Register Field Descriptions.....	1075
Table 10-1. GPIO access by different controllers.....	1078
Table 10-2. AGPIO Configuration.....	1080
Table 10-3. The Combinations of Use Cases for a Specific Analog Input Pin.....	1081
Table 10-4. Sampling Period.....	1084
Table 10-5. Sampling Frequency.....	1084
Table 10-6. Case 1: Three-Sample Sampling-Window Width.....	1085
Table 10-7. Case 2: Six-Sample Sampling-Window Width.....	1085
Table 10-8. GPIO Muxed Pins.....	1089
Table 10-9. GPIO and Peripheral Muxing.....	1094
Table 10-10. Peripheral Muxing (Multiple Pins Assigned).....	1095
Table 10-11. GPIO Registers to Driverlib Functions.....	1096
Table 10-12. GPIO Base Address Table.....	1102
Table 10-13. GPIO_CTRL_REGS Registers.....	1103
Table 10-14. GPIO_CTRL_REGS Access Type Codes.....	1105
Table 10-15. GPACTRL Register Field Descriptions.....	1106

Table 10-16. GPAQSEL1 Register Field Descriptions.....	1107
Table 10-17. GPAQSEL2 Register Field Descriptions.....	1110
Table 10-18. GPAMUX1 Register Field Descriptions.....	1113
Table 10-19. GPAMUX2 Register Field Descriptions.....	1115
Table 10-20. GPADIR Register Field Descriptions.....	1117
Table 10-21. GPAPUD Register Field Descriptions.....	1119
Table 10-22. GPAINV Register Field Descriptions.....	1121
Table 10-23. GPAODR Register Field Descriptions.....	1123
Table 10-24. GPAAMSEL Register Field Descriptions.....	1125
Table 10-25. GPAGMUX1 Register Field Descriptions.....	1127
Table 10-26. GPAGMUX2 Register Field Descriptions.....	1129
Table 10-27. GPACSEL1 Register Field Descriptions.....	1131
Table 10-28. GPACSEL2 Register Field Descriptions.....	1132
Table 10-29. GPACSEL3 Register Field Descriptions.....	1133
Table 10-30. GPACSEL4 Register Field Descriptions.....	1134
Table 10-31. GPALOCK Register Field Descriptions.....	1135
Table 10-32. GPACR Register Field Descriptions.....	1137
Table 10-33. GPBCTRL Register Field Descriptions.....	1139
Table 10-34. GPBQSEL1 Register Field Descriptions.....	1140
Table 10-35. GPBQSEL2 Register Field Descriptions.....	1142
Table 10-36. GPBMUX1 Register Field Descriptions.....	1145
Table 10-37. GPBMUX2 Register Field Descriptions.....	1146
Table 10-38. GPBDIR Register Field Descriptions.....	1148
Table 10-39. GPBPUD Register Field Descriptions.....	1150
Table 10-40. GPBINV Register Field Descriptions.....	1152
Table 10-41. GPBODR Register Field Descriptions.....	1154
Table 10-42. GPBAMSEL Register Field Descriptions.....	1156
Table 10-43. GPBGMUX1 Register Field Descriptions.....	1158
Table 10-44. GPBGMUX2 Register Field Descriptions.....	1159
Table 10-45. GPBCSEL1 Register Field Descriptions.....	1161
Table 10-46. GPBCSEL2 Register Field Descriptions.....	1162
Table 10-47. GPBCSEL3 Register Field Descriptions.....	1163
Table 10-48. GPBCSEL4 Register Field Descriptions.....	1164
Table 10-49. GPBLOCK Register Field Descriptions.....	1165
Table 10-50. GPBCR Register Field Descriptions.....	1167
Table 10-51. GPCCTRL Register Field Descriptions.....	1169
Table 10-52. GPCQSEL1 Register Field Descriptions.....	1170
Table 10-53. GPCQSEL2 Register Field Descriptions.....	1173
Table 10-54. GPCMUX1 Register Field Descriptions.....	1174
Table 10-55. GPCMUX2 Register Field Descriptions.....	1176
Table 10-56. GPCDIR Register Field Descriptions.....	1177
Table 10-57. GPCPUD Register Field Descriptions.....	1179
Table 10-58. GPCINV Register Field Descriptions.....	1181
Table 10-59. GPCODR Register Field Descriptions.....	1183
Table 10-60. GPCAMSEL Register Field Descriptions.....	1185
Table 10-61. GPCGMUX1 Register Field Descriptions.....	1187
Table 10-62. GPCGMUX2 Register Field Descriptions.....	1189
Table 10-63. GPCCSEL1 Register Field Descriptions.....	1190
Table 10-64. GPCCSEL2 Register Field Descriptions.....	1191
Table 10-65. GPCCSEL3 Register Field Descriptions.....	1192
Table 10-66. GPCLOCK Register Field Descriptions.....	1193
Table 10-67. GPCCR Register Field Descriptions.....	1195
Table 10-68. GPGCTRL Register Field Descriptions.....	1197
Table 10-69. GPGQSEL2 Register Field Descriptions.....	1198
Table 10-70. GPGMUX2 Register Field Descriptions.....	1200
Table 10-71. GPGDIR Register Field Descriptions.....	1202
Table 10-72. GPGPUD Register Field Descriptions.....	1204
Table 10-73. GPGINV Register Field Descriptions.....	1206
Table 10-74. GPGODR Register Field Descriptions.....	1208
Table 10-75. GPGAMSEL Register Field Descriptions.....	1210
Table 10-76. GPGGMUX2 Register Field Descriptions.....	1213



Table 10-77. GPGCSEL3 Register Field Descriptions.....	1215
Table 10-78. GPGLOCK Register Field Descriptions.....	1216
Table 10-79. GPGCR Register Field Descriptions.....	1218
Table 10-80. GPHCTRL Register Field Descriptions.....	1220
Table 10-81. GPHQSEL1 Register Field Descriptions.....	1221
Table 10-82. GPHQSEL2 Register Field Descriptions.....	1223
Table 10-83. GPHMUX1 Register Field Descriptions.....	1225
Table 10-84. GPHMUX2 Register Field Descriptions.....	1227
Table 10-85. GPHDIR Register Field Descriptions.....	1229
Table 10-86. GPHPUD Register Field Descriptions.....	1231
Table 10-87. GPHINV Register Field Descriptions.....	1237
Table 10-88. GPHODR Register Field Descriptions.....	1241
Table 10-89. GPHAMSEL Register Field Descriptions.....	1243
Table 10-90. GPHGMUX1 Register Field Descriptions.....	1249
Table 10-91. GPHGMUX2 Register Field Descriptions.....	1251
Table 10-92. GPHCSEL1 Register Field Descriptions.....	1253
Table 10-93. GPHCSEL2 Register Field Descriptions.....	1254
Table 10-94. GPHCSEL3 Register Field Descriptions.....	1255
Table 10-95. GPHCSEL4 Register Field Descriptions.....	1256
Table 10-96. GPHLOCK Register Field Descriptions.....	1257
Table 10-97. GPHCR Register Field Descriptions.....	1261
Table 10-98. GPIO_DATA_REGS Registers.....	1264
Table 10-99. GPIO_DATA_REGS Access Type Codes.....	1264
Table 10-100. GPADAT Register Field Descriptions.....	1266
Table 10-101. GPASET Register Field Descriptions.....	1268
Table 10-102. GPACLEAR Register Field Descriptions.....	1270
Table 10-103. GPATOGGLE Register Field Descriptions.....	1272
Table 10-104. GPBDAT Register Field Descriptions.....	1274
Table 10-105. GPBSET Register Field Descriptions.....	1276
Table 10-106. GPBCLEAR Register Field Descriptions.....	1278
Table 10-107. GPBTOGGLE Register Field Descriptions.....	1280
Table 10-108. GPCDAT Register Field Descriptions.....	1282
Table 10-109. GPCSET Register Field Descriptions.....	1284
Table 10-110. GPCCLEAR Register Field Descriptions.....	1286
Table 10-111. GPCTOGGLE Register Field Descriptions.....	1288
Table 10-112. GPGDAT Register Field Descriptions.....	1290
Table 10-113. GPGSET Register Field Descriptions.....	1292
Table 10-114. GPGCLEAR Register Field Descriptions.....	1294
Table 10-115. GPGTOGGLE Register Field Descriptions.....	1296
Table 10-116. GPHDAT Register Field Descriptions.....	1298
Table 10-117. GPHSET Register Field Descriptions.....	1305
Table 10-118. GPHCLEAR Register Field Descriptions.....	1307
Table 10-119. GPHTOGGLE Register Field Descriptions.....	1309
Table 10-120. GPIO_DATA_READ_REGS Registers.....	1311
Table 10-121. GPIO_DATA_READ_REGS Access Type Codes.....	1311
Table 10-122. GPADAT_R Register Field Descriptions.....	1312
Table 10-123. GPBDAT_R Register Field Descriptions.....	1313
Table 10-124. GPCDAT_R Register Field Descriptions.....	1314
Table 10-125. GPGDAT_R Register Field Descriptions.....	1315
Table 10-126. GPHDAT_R Register Field Descriptions.....	1316
Table 11-1. Input X-BAR Destinations.....	1320
Table 11-2. CLB Input X-BAR Destinations.....	1321
Table 11-3. EPWM X-BAR Mux Configuration Table.....	1323
Table 11-4. CLB X-BAR Mux Configuration Table.....	1326
Table 11-5. Output X-BAR Mux Configuration Table.....	1328
Table 11-6. INPUTXBAR Registers to Driverlib Functions.....	1331
Table 11-7. EPWMXBAR Registers to Driverlib Functions.....	1331
Table 11-8. CLBXBAR Registers to Driverlib Functions.....	1333
Table 11-9. OUTPUTXBAR Registers to Driverlib Functions.....	1334
Table 11-10. XBAR Registers to Driverlib Functions.....	1335
Table 11-11. XBAR Base Address Table.....	1336

Table 11-12. INPUT_XBAR_REGS Registers.....	1337
Table 11-13. INPUT_XBAR_REGS Access Type Codes.....	1337
Table 11-14. INPUT1SELECT Register Field Descriptions.....	1338
Table 11-15. INPUT2SELECT Register Field Descriptions.....	1339
Table 11-16. INPUT3SELECT Register Field Descriptions.....	1340
Table 11-17. INPUT4SELECT Register Field Descriptions.....	1341
Table 11-18. INPUT5SELECT Register Field Descriptions.....	1342
Table 11-19. INPUT6SELECT Register Field Descriptions.....	1343
Table 11-20. INPUT7SELECT Register Field Descriptions.....	1344
Table 11-21. INPUT8SELECT Register Field Descriptions.....	1345
Table 11-22. INPUT9SELECT Register Field Descriptions.....	1346
Table 11-23. INPUT10SELECT Register Field Descriptions.....	1347
Table 11-24. INPUT11SELECT Register Field Descriptions.....	1348
Table 11-25. INPUT12SELECT Register Field Descriptions.....	1349
Table 11-26. INPUT13SELECT Register Field Descriptions.....	1350
Table 11-27. INPUT14SELECT Register Field Descriptions.....	1351
Table 11-28. INPUT15SELECT Register Field Descriptions.....	1352
Table 11-29. INPUT16SELECT Register Field Descriptions.....	1353
Table 11-30. INPUTSELECTLOCK Register Field Descriptions.....	1354
Table 11-31. XBAR_REGS Registers.....	1356
Table 11-32. XBAR_REGS Access Type Codes.....	1356
Table 11-33. XBARFLG1 Register Field Descriptions.....	1357
Table 11-34. XBARFLG2 Register Field Descriptions.....	1360
Table 11-35. XBARFLG3 Register Field Descriptions.....	1365
Table 11-36. XBARFLG4 Register Field Descriptions.....	1368
Table 11-37. XBARCLR1 Register Field Descriptions.....	1371
Table 11-38. XBARCLR2 Register Field Descriptions.....	1373
Table 11-39. XBARCLR3 Register Field Descriptions.....	1376
Table 11-40. XBARCLR4 Register Field Descriptions.....	1378
Table 11-41. EPWM_XBAR_REGS Registers.....	1380
Table 11-42. EPWM_XBAR_REGS Access Type Codes.....	1380
Table 11-43. TRIP4MUX0TO15CFG Register Field Descriptions.....	1382
Table 11-44. TRIP4MUX16TO31CFG Register Field Descriptions.....	1385
Table 11-45. TRIP5MUX0TO15CFG Register Field Descriptions.....	1388
Table 11-46. TRIP5MUX16TO31CFG Register Field Descriptions.....	1391
Table 11-47. TRIP7MUX0TO15CFG Register Field Descriptions.....	1394
Table 11-48. TRIP7MUX16TO31CFG Register Field Descriptions.....	1397
Table 11-49. TRIP8MUX0TO15CFG Register Field Descriptions.....	1400
Table 11-50. TRIP8MUX16TO31CFG Register Field Descriptions.....	1403
Table 11-51. TRIP9MUX0TO15CFG Register Field Descriptions.....	1406
Table 11-52. TRIP9MUX16TO31CFG Register Field Descriptions.....	1409
Table 11-53. TRIP10MUX0TO15CFG Register Field Descriptions.....	1412
Table 11-54. TRIP10MUX16TO31CFG Register Field Descriptions.....	1415
Table 11-55. TRIP11MUX0TO15CFG Register Field Descriptions.....	1418
Table 11-56. TRIP11MUX16TO31CFG Register Field Descriptions.....	1421
Table 11-57. TRIP12MUX0TO15CFG Register Field Descriptions.....	1424
Table 11-58. TRIP12MUX16TO31CFG Register Field Descriptions.....	1427
Table 11-59. TRIP4MUXENABLE Register Field Descriptions.....	1430
Table 11-60. TRIP5MUXENABLE Register Field Descriptions.....	1435
Table 11-61. TRIP7MUXENABLE Register Field Descriptions.....	1440
Table 11-62. TRIP8MUXENABLE Register Field Descriptions.....	1445
Table 11-63. TRIP9MUXENABLE Register Field Descriptions.....	1450
Table 11-64. TRIP10MUXENABLE Register Field Descriptions.....	1455
Table 11-65. TRIP11MUXENABLE Register Field Descriptions.....	1460
Table 11-66. TRIP12MUXENABLE Register Field Descriptions.....	1465
Table 11-67. TRIPOUTINV Register Field Descriptions.....	1470
Table 11-68. TRIPLOCK Register Field Descriptions.....	1472
Table 11-69. CLB_XBAR_REGS Registers.....	1473
Table 11-70. CLB_XBAR_REGS Access Type Codes.....	1473
Table 11-71. AUXSIG0MUX0TO15CFG Register Field Descriptions.....	1475
Table 11-72. AUXSIG0MUX16TO31CFG Register Field Descriptions.....	1478

Table 11-73. AUXSIG1MUX0TO15CFG Register Field Descriptions.....	1481
Table 11-74. AUXSIG1MUX16TO31CFG Register Field Descriptions.....	1484
Table 11-75. AUXSIG2MUX0TO15CFG Register Field Descriptions.....	1487
Table 11-76. AUXSIG2MUX16TO31CFG Register Field Descriptions.....	1490
Table 11-77. AUXSIG3MUX0TO15CFG Register Field Descriptions.....	1493
Table 11-78. AUXSIG3MUX16TO31CFG Register Field Descriptions.....	1496
Table 11-79. AUXSIG4MUX0TO15CFG Register Field Descriptions.....	1499
Table 11-80. AUXSIG4MUX16TO31CFG Register Field Descriptions.....	1502
Table 11-81. AUXSIG5MUX0TO15CFG Register Field Descriptions.....	1505
Table 11-82. AUXSIG5MUX16TO31CFG Register Field Descriptions.....	1508
Table 11-83. AUXSIG6MUX0TO15CFG Register Field Descriptions.....	1511
Table 11-84. AUXSIG6MUX16TO31CFG Register Field Descriptions.....	1514
Table 11-85. AUXSIG7MUX0TO15CFG Register Field Descriptions.....	1517
Table 11-86. AUXSIG7MUX16TO31CFG Register Field Descriptions.....	1520
Table 11-87. AUXSIG0MUXENABLE Register Field Descriptions.....	1523
Table 11-88. AUXSIG1MUXENABLE Register Field Descriptions.....	1528
Table 11-89. AUXSIG2MUXENABLE Register Field Descriptions.....	1533
Table 11-90. AUXSIG3MUXENABLE Register Field Descriptions.....	1538
Table 11-91. AUXSIG4MUXENABLE Register Field Descriptions.....	1543
Table 11-92. AUXSIG5MUXENABLE Register Field Descriptions.....	1548
Table 11-93. AUXSIG6MUXENABLE Register Field Descriptions.....	1553
Table 11-94. AUXSIG7MUXENABLE Register Field Descriptions.....	1558
Table 11-95. AUXSIGOUTINV Register Field Descriptions.....	1563
Table 11-96. AUXSIGLOCK Register Field Descriptions.....	1565
Table 11-97. OUTPUT_XBAR_REGS Registers.....	1566
Table 11-98. OUTPUT_XBAR_REGS Access Type Codes.....	1566
Table 11-99. OUTPUT1MUX0TO15CFG Register Field Descriptions.....	1568
Table 11-100. OUTPUT1MUX16TO31CFG Register Field Descriptions.....	1571
Table 11-101. OUTPUT2MUX0TO15CFG Register Field Descriptions.....	1574
Table 11-102. OUTPUT2MUX16TO31CFG Register Field Descriptions.....	1577
Table 11-103. OUTPUT3MUX0TO15CFG Register Field Descriptions.....	1580
Table 11-104. OUTPUT3MUX16TO31CFG Register Field Descriptions.....	1583
Table 11-105. OUTPUT4MUX0TO15CFG Register Field Descriptions.....	1586
Table 11-106. OUTPUT4MUX16TO31CFG Register Field Descriptions.....	1589
Table 11-107. OUTPUT5MUX0TO15CFG Register Field Descriptions.....	1592
Table 11-108. OUTPUT5MUX16TO31CFG Register Field Descriptions.....	1595
Table 11-109. OUTPUT6MUX0TO15CFG Register Field Descriptions.....	1598
Table 11-110. OUTPUT6MUX16TO31CFG Register Field Descriptions.....	1601
Table 11-111. OUTPUT7MUX0TO15CFG Register Field Descriptions.....	1604
Table 11-112. OUTPUT7MUX16TO31CFG Register Field Descriptions.....	1607
Table 11-113. OUTPUT8MUX0TO15CFG Register Field Descriptions.....	1610
Table 11-114. OUTPUT8MUX16TO31CFG Register Field Descriptions.....	1613
Table 11-115. OUTPUT1MUXENABLE Register Field Descriptions.....	1616
Table 11-116. OUTPUT2MUXENABLE Register Field Descriptions.....	1621
Table 11-117. OUTPUT3MUXENABLE Register Field Descriptions.....	1626
Table 11-118. OUTPUT4MUXENABLE Register Field Descriptions.....	1631
Table 11-119. OUTPUT5MUXENABLE Register Field Descriptions.....	1636
Table 11-120. OUTPUT6MUXENABLE Register Field Descriptions.....	1641
Table 11-121. OUTPUT7MUXENABLE Register Field Descriptions.....	1646
Table 11-122. OUTPUT8MUXENABLE Register Field Descriptions.....	1651
Table 11-123. OUTPUTLATCH Register Field Descriptions.....	1656
Table 11-124. OUTPUTLATCHCLR Register Field Descriptions.....	1658
Table 11-125. OUTPUTLATCHFRC Register Field Descriptions.....	1660
Table 11-126. OUTPUTLATCHENABLE Register Field Descriptions.....	1662
Table 11-127. OUTPUTINV Register Field Descriptions.....	1664
Table 11-128. OUTPUTLOCK Register Field Descriptions.....	1666
Table 11-129. OUTPUT_XBAR_REGS Registers.....	1667
Table 11-130. OUTPUT_XBAR_REGS Access Type Codes.....	1667
Table 11-131. OUTPUT1MUX0TO15CFG Register Field Descriptions.....	1669
Table 11-132. OUTPUT1MUX16TO31CFG Register Field Descriptions.....	1672
Table 11-133. OUTPUT2MUX0TO15CFG Register Field Descriptions.....	1675

Table 11-134. OUTPUT2MUX16TO31CFG Register Field Descriptions.....	1678
Table 11-135. OUTPUT3MUX0TO15CFG Register Field Descriptions.....	1681
Table 11-136. OUTPUT3MUX16TO31CFG Register Field Descriptions.....	1684
Table 11-137. OUTPUT4MUX0TO15CFG Register Field Descriptions.....	1687
Table 11-138. OUTPUT4MUX16TO31CFG Register Field Descriptions.....	1690
Table 11-139. OUTPUT5MUX0TO15CFG Register Field Descriptions.....	1693
Table 11-140. OUTPUT5MUX16TO31CFG Register Field Descriptions.....	1696
Table 11-141. OUTPUT6MUX0TO15CFG Register Field Descriptions.....	1699
Table 11-142. OUTPUT6MUX16TO31CFG Register Field Descriptions.....	1702
Table 11-143. OUTPUT7MUX0TO15CFG Register Field Descriptions.....	1705
Table 11-144. OUTPUT7MUX16TO31CFG Register Field Descriptions.....	1708
Table 11-145. OUTPUT8MUX0TO15CFG Register Field Descriptions.....	1711
Table 11-146. OUTPUT8MUX16TO31CFG Register Field Descriptions.....	1714
Table 11-147. OUTPUT1MUXENABLE Register Field Descriptions.....	1717
Table 11-148. OUTPUT2MUXENABLE Register Field Descriptions.....	1722
Table 11-149. OUTPUT3MUXENABLE Register Field Descriptions.....	1727
Table 11-150. OUTPUT4MUXENABLE Register Field Descriptions.....	1732
Table 11-151. OUTPUT5MUXENABLE Register Field Descriptions.....	1737
Table 11-152. OUTPUT6MUXENABLE Register Field Descriptions.....	1742
Table 11-153. OUTPUT7MUXENABLE Register Field Descriptions.....	1747
Table 11-154. OUTPUT8MUXENABLE Register Field Descriptions.....	1752
Table 11-155. OUTPUTLATCH Register Field Descriptions.....	1757
Table 11-156. OUTPUTLATCHCLR Register Field Descriptions.....	1759
Table 11-157. OUTPUTLATCHFRC Register Field Descriptions.....	1761
Table 11-158. OUTPUTLATCHENABLE Register Field Descriptions.....	1763
Table 11-159. OUTPUTINV Register Field Descriptions.....	1765
Table 11-160. OUTPUTLOCK Register Field Descriptions.....	1767
Table 12-1. DMA Trigger Source Options.....	1773
Table 12-2. BURSTSIZE versus DATASIZE Behavior.....	1778
Table 12-3. DMA Registers to Driverlib Functions.....	1786
Table 12-4. DMA Base Address Table.....	1788
Table 12-5. DMA_REGS Registers.....	1789
Table 12-6. DMA_REGS Access Type Codes.....	1789
Table 12-7. DMACTRL Register Field Descriptions.....	1790
Table 12-8. DEBUGCTRL Register Field Descriptions.....	1791
Table 12-9. PRIORITYCTRL1 Register Field Descriptions.....	1792
Table 12-10. PRIORITYSTAT Register Field Descriptions.....	1793
Table 12-11. DMA_CH_REGS Registers.....	1794
Table 12-12. DMA_CH_REGS Access Type Codes.....	1794
Table 12-13. MODE Register Field Descriptions.....	1795
Table 12-14. CONTROL Register Field Descriptions.....	1797
Table 12-15. BURST_SIZE Register Field Descriptions.....	1799
Table 12-16. BURST_COUNT Register Field Descriptions.....	1800
Table 12-17. SRC_BURST_STEP Register Field Descriptions.....	1801
Table 12-18. DST_BURST_STEP Register Field Descriptions.....	1802
Table 12-19. TRANSFER_SIZE Register Field Descriptions.....	1803
Table 12-20. TRANSFER_COUNT Register Field Descriptions.....	1804
Table 12-21. SRC_TRANSFER_STEP Register Field Descriptions.....	1805
Table 12-22. DST_TRANSFER_STEP Register Field Descriptions.....	1806
Table 12-23. SRC_WRAP_SIZE Register Field Descriptions.....	1807
Table 12-24. SRC_WRAP_COUNT Register Field Descriptions.....	1808
Table 12-25. SRC_WRAP_STEP Register Field Descriptions.....	1809
Table 12-26. DST_WRAP_SIZE Register Field Descriptions.....	1810
Table 12-27. DST_WRAP_COUNT Register Field Descriptions.....	1811
Table 12-28. DST_WRAP_STEP Register Field Descriptions.....	1812
Table 12-29. SRC_BEG_ADDR_SHADOW Register Field Descriptions.....	1813
Table 12-30. SRC_ADDR_SHADOW Register Field Descriptions.....	1814
Table 12-31. SRC_BEG_ADDR_ACTIVE Register Field Descriptions.....	1815
Table 12-32. SRC_ADDR_ACTIVE Register Field Descriptions.....	1816
Table 12-33. DST_BEG_ADDR_SHADOW Register Field Descriptions.....	1817
Table 12-34. DST_ADDR_SHADOW Register Field Descriptions.....	1818

Table 12-35. DST_BEG_ADDR_ACTIVE Register Field Descriptions.....	1819
Table 12-36. DST_ADDR_ACTIVE Register Field Descriptions.....	1820
Table 13-1. Event Selector Mux Signals.....	1827
Table 13-2. CPU Interfaces Monitored by CRC Units.....	1834
Table 13-3. Event Selector Mux Signals.....	1838
Table 13-4. Trace Memory Entry Bit Fields.....	1842
Table 13-5. ERAD Registers to Driverlib Functions.....	1845
Table 13-6. ERAD Base Address Table.....	1855
Table 13-7. ERAD_GLOBAL_REGS Registers.....	1856
Table 13-8. ERAD_GLOBAL_REGS Access Type Codes.....	1856
Table 13-9. GLBL_EVENT_STAT Register Field Descriptions.....	1857
Table 13-10. GLBL_HALT_STAT Register Field Descriptions.....	1859
Table 13-11. GLBL_ENABLE Register Field Descriptions.....	1861
Table 13-12. GLBL_CTM_RESET Register Field Descriptions.....	1863
Table 13-13. GLBL_NMI_CTL Register Field Descriptions.....	1864
Table 13-14. GLBL_OWNER Register Field Descriptions.....	1866
Table 13-15. GLBL_EVENT_AND_MASK Register Field Descriptions.....	1867
Table 13-16. GLBL_EVENT_OR_MASK Register Field Descriptions.....	1872
Table 13-17. GLBL_AND_EVENT_INT_MASK Register Field Descriptions.....	1877
Table 13-18. GLBL_OR_EVENT_INT_MASK Register Field Descriptions.....	1878
Table 13-19. ERAD_HWBP_REGS Registers.....	1879
Table 13-20. ERAD_HWBP_REGS Access Type Codes.....	1879
Table 13-21. HWBP_MASK Register Field Descriptions.....	1880
Table 13-22. HWBP_REF Register Field Descriptions.....	1881
Table 13-23. HWBP_CLEAR Register Field Descriptions.....	1882
Table 13-24. HWBP_CNTL Register Field Descriptions.....	1883
Table 13-25. HWBP_STATUS Register Field Descriptions.....	1885
Table 13-26. ERAD_COUNTER_REGS Registers.....	1886
Table 13-27. ERAD_COUNTER_REGS Access Type Codes.....	1886
Table 13-28. CTM_CNTL Register Field Descriptions.....	1887
Table 13-29. CTM_STATUS Register Field Descriptions.....	1889
Table 13-30. CTM_REF Register Field Descriptions.....	1890
Table 13-31. CTM_COUNT Register Field Descriptions.....	1891
Table 13-32. CTM_MAX_COUNT Register Field Descriptions.....	1892
Table 13-33. CTM_INPUT_SEL Register Field Descriptions.....	1893
Table 13-34. CTM_CLEAR Register Field Descriptions.....	1894
Table 13-35. CTM_INPUT_SEL_2 Register Field Descriptions.....	1895
Table 13-36. CTM_INPUT_COND Register Field Descriptions.....	1896
Table 13-37. ERAD_CRC_GLOBAL_REGS Registers.....	1897
Table 13-38. ERAD_CRC_GLOBAL_REGS Access Type Codes.....	1897
Table 13-39. CRC_GLOBAL_CTRL Register Field Descriptions.....	1898
Table 13-40. ERAD_CRC_REGS Registers.....	1900
Table 13-41. ERAD_CRC_REGS Access Type Codes.....	1900
Table 13-42. CRC_CURRENT Register Field Descriptions.....	1901
Table 13-43. CRC_SEED Register Field Descriptions.....	1902
Table 13-44. CRC_QUALIFIER Register Field Descriptions.....	1903
Table 13-45. PCTRACE_REGS Registers.....	1904
Table 13-46. PCTRACE_REGS Access Type Codes.....	1904
Table 13-47. PCTRACE_GLOBAL Register Field Descriptions.....	1905
Table 13-48. PCTRACE_BUFFER Register Field Descriptions.....	1906
Table 13-49. PCTRACE_QUAL1 Register Field Descriptions.....	1907
Table 13-50. PCTRACE_QUAL2 Register Field Descriptions.....	1908
Table 13-51. PCTRACE_LOGPC_SOFTENABLE Register Field Descriptions.....	1909
Table 13-52. PCTRACE_LOGPC_SOFTDISABLE Register Field Descriptions.....	1910
Table 13-53. PCTRACE_BUFFER_REGS Registers.....	1911
Table 13-54. PCTRACE_BUFFER_REGS Access Type Codes.....	1911
Table 13-55. PCTRACE_BUFFER_BASE_y Register Field Descriptions.....	1912
Table 14-1. CMPSS Input Mux Options.....	1918
Table 14-2. AGPIO Configuration.....	1919
Table 14-3. The Combinations of Use Cases for a Specific Analog Input Pin.....	1921
Table 14-4. Analog Pins and Internal Connections.....	1922

Table 14-5. Analog Signal Descriptions.....	1924
Table 14-6. Reference Summary.....	1925
Table 14-7. ASYSCTL Registers to Driverlib Functions.....	1926
Table 14-8. ASBSYS Base Address Table.....	1928
Table 14-9. ANALOG_SUBSYS_REGS Registers.....	1929
Table 14-10. ANALOG_SUBSYS_REGS Access Type Codes.....	1929
Table 14-11. ADCOSDETECT Register Field Descriptions.....	1931
Table 14-12. REFCONFIGB Register Field Descriptions.....	1932
Table 14-13. INTERNALTESTCTL Register Field Descriptions.....	1934
Table 14-14. CONFIGLOCK Register Field Descriptions.....	1936
Table 14-15. TSNSCTL Register Field Descriptions.....	1937
Table 14-16. ANAREFPCTL Register Field Descriptions.....	1938
Table 14-17. ANAREFNCTL Register Field Descriptions.....	1940
Table 14-18. VMONCTL Register Field Descriptions.....	1941
Table 14-19. CMPHPMXSEL Register Field Descriptions.....	1942
Table 14-20. CMPLPMXSEL Register Field Descriptions.....	1943
Table 14-21. CMPHNMXSEL Register Field Descriptions.....	1944
Table 14-22. CMPLNMXSEL Register Field Descriptions.....	1945
Table 14-23. ADCDACLOOPBACK Register Field Descriptions.....	1946
Table 14-24. CMPSSCTL Register Field Descriptions.....	1948
Table 14-25. CMPSSDACBUFCONFIG Register Field Descriptions.....	1949
Table 14-26. LOCK Register Field Descriptions.....	1950
Table 14-27. AGPIOCTRLA Register Field Descriptions.....	1952
Table 14-28. AGPIOCTRLB Register Field Descriptions.....	1954
Table 14-29. AGPIOCTRLG Register Field Descriptions.....	1956
Table 14-30. AGPIOCTRLH Register Field Descriptions.....	1958
Table 14-31. GPIOINENACTRL Register Field Descriptions.....	1960
Table 14-32. IO_DRVSEL Register Field Descriptions.....	1961
Table 14-33. IO_MODESEL Register Field Descriptions.....	1962
Table 14-34. ADCSOCFRCGB Register Field Descriptions.....	1963
Table 14-35. ADCSOCFRCGBSEL Register Field Descriptions.....	1965
Table 15-1. ADC Options and Configuration Levels.....	1970
Table 15-2. Analog to 12-bit Digital Formulas.....	1972
Table 15-3. 12-Bit Digital-to-Analog Formulas.....	1972
Table 15-4. Channel Selection of Input Pins.....	1984
Table 15-5. Example Requirements for Multiple Signal Sampling.....	1992
Table 15-6. Example Connections for Multiple Signal Sampling.....	1992
Table 15-7. DETECTCFG Settings.....	2008
Table 15-8. ADC Timing Parameter Descriptions.....	2011
Table 15-9. ADC Timings in 12-bit Mode with SAMPCAPRESETSEL = 0.....	2014
Table 15-10. ADC Timings in 12-bit Mode with SAMPCAPRESETSEL = 1.....	2014
Table 15-11. PPB Result Timings (One PPB per SOC).....	2016
Table 15-12. PPB Result Timings (Multiple PPBs Configured to Same SOC).....	2016
Table 15-13. ADC Registers to Driverlib Functions.....	2026
Table 15-14. ADC Base Address Table.....	2039
Table 15-15. ADC_RESULT_REGS Registers.....	2040
Table 15-16. ADC_RESULT_REGS Access Type Codes.....	2041
Table 15-17. ADCRESULT0 Register Field Descriptions.....	2042
Table 15-18. ADCRESULT1 Register Field Descriptions.....	2043
Table 15-19. ADCRESULT2 Register Field Descriptions.....	2044
Table 15-20. ADCRESULT3 Register Field Descriptions.....	2045
Table 15-21. ADCRESULT4 Register Field Descriptions.....	2046
Table 15-22. ADCRESULT5 Register Field Descriptions.....	2047
Table 15-23. ADCRESULT6 Register Field Descriptions.....	2048
Table 15-24. ADCRESULT7 Register Field Descriptions.....	2049
Table 15-25. ADCRESULT8 Register Field Descriptions.....	2050
Table 15-26. ADCRESULT9 Register Field Descriptions.....	2051
Table 15-27. ADCRESULT10 Register Field Descriptions.....	2052
Table 15-28. ADCRESULT11 Register Field Descriptions.....	2053
Table 15-29. ADCRESULT12 Register Field Descriptions.....	2054
Table 15-30. ADCRESULT13 Register Field Descriptions.....	2055

Table 15-31. ADCRESULT14 Register Field Descriptions.....	2056
Table 15-32. ADCRESULT15 Register Field Descriptions.....	2057
Table 15-33. ADCPPB1RESULT Register Field Descriptions.....	2058
Table 15-34. ADCPPB2RESULT Register Field Descriptions.....	2059
Table 15-35. ADCPPB3RESULT Register Field Descriptions.....	2060
Table 15-36. ADCPPB4RESULT Register Field Descriptions.....	2061
Table 15-37. ADCPPB1SUM Register Field Descriptions.....	2062
Table 15-38. ADCPPB1COUNT Register Field Descriptions.....	2063
Table 15-39. ADCPPB2SUM Register Field Descriptions.....	2064
Table 15-40. ADCPPB2COUNT Register Field Descriptions.....	2065
Table 15-41. ADCPPB3SUM Register Field Descriptions.....	2066
Table 15-42. ADCPPB3COUNT Register Field Descriptions.....	2067
Table 15-43. ADCPPB4SUM Register Field Descriptions.....	2068
Table 15-44. ADCPPB4COUNT Register Field Descriptions.....	2069
Table 15-45. ADCPPB1MAX Register Field Descriptions.....	2070
Table 15-46. ADCPPB1MAXI Register Field Descriptions.....	2071
Table 15-47. ADCPPB1MIN Register Field Descriptions.....	2072
Table 15-48. ADCPPB1MINI Register Field Descriptions.....	2073
Table 15-49. ADCPPB2MAX Register Field Descriptions.....	2074
Table 15-50. ADCPPB2MAXI Register Field Descriptions.....	2075
Table 15-51. ADCPPB2MIN Register Field Descriptions.....	2076
Table 15-52. ADCPPB2MINI Register Field Descriptions.....	2077
Table 15-53. ADCPPB3MAX Register Field Descriptions.....	2078
Table 15-54. ADCPPB3MAXI Register Field Descriptions.....	2079
Table 15-55. ADCPPB3MIN Register Field Descriptions.....	2080
Table 15-56. ADCPPB3MINI Register Field Descriptions.....	2081
Table 15-57. ADCPPB4MAX Register Field Descriptions.....	2082
Table 15-58. ADCPPB4MAXI Register Field Descriptions.....	2083
Table 15-59. ADCPPB4MIN Register Field Descriptions.....	2084
Table 15-60. ADCPPB4MINI Register Field Descriptions.....	2085
Table 15-61. ADC_REGS Registers.....	2086
Table 15-62. ADC_REGS Access Type Codes.....	2089
Table 15-63. ADCCTL1 Register Field Descriptions.....	2090
Table 15-64. ADCCTL2 Register Field Descriptions.....	2092
Table 15-65. ADCBURSTCTL Register Field Descriptions.....	2093
Table 15-66. ADCINTFLG Register Field Descriptions.....	2095
Table 15-67. ADCINTFLGCLR Register Field Descriptions.....	2098
Table 15-68. ADCINTOVF Register Field Descriptions.....	2099
Table 15-69. ADCINTOVFCLR Register Field Descriptions.....	2100
Table 15-70. ADCINTSEL1N2 Register Field Descriptions.....	2101
Table 15-71. ADCINTSEL3N4 Register Field Descriptions.....	2103
Table 15-72. ADCSOCPRCTL Register Field Descriptions.....	2105
Table 15-73. ADCINTSOCSEL1 Register Field Descriptions.....	2107
Table 15-74. ADCSOCFLG1 Register Field Descriptions.....	2110
Table 15-75. ADCSOCFRC1 Register Field Descriptions.....	2114
Table 15-76. ADCSOCOVF1 Register Field Descriptions.....	2119
Table 15-77. ADCSOCOVFCLR1 Register Field Descriptions.....	2122
Table 15-78. ADCSOC0CTL Register Field Descriptions.....	2125
Table 15-79. ADCSOC1CTL Register Field Descriptions.....	2128
Table 15-80. ADCSOC2CTL Register Field Descriptions.....	2131
Table 15-81. ADCSOC3CTL Register Field Descriptions.....	2134
Table 15-82. ADCSOC4CTL Register Field Descriptions.....	2137
Table 15-83. ADCSOC5CTL Register Field Descriptions.....	2140
Table 15-84. ADCSOC6CTL Register Field Descriptions.....	2143
Table 15-85. ADCSOC7CTL Register Field Descriptions.....	2146
Table 15-86. ADCSOC8CTL Register Field Descriptions.....	2149
Table 15-87. ADCSOC9CTL Register Field Descriptions.....	2152
Table 15-88. ADCSOC10CTL Register Field Descriptions.....	2155
Table 15-89. ADCSOC11CTL Register Field Descriptions.....	2158
Table 15-90. ADCSOC12CTL Register Field Descriptions.....	2161
Table 15-91. ADCSOC13CTL Register Field Descriptions.....	2164

Table 15-92. ADCSOC14CTL Register Field Descriptions.....	2167
Table 15-93. ADCSOC15CTL Register Field Descriptions.....	2170
Table 15-94. ADCEVTSTAT Register Field Descriptions.....	2173
Table 15-95. ADCEVTCLR Register Field Descriptions.....	2176
Table 15-96. ADCEVTSEL Register Field Descriptions.....	2178
Table 15-97. ADCEVTINTSEL Register Field Descriptions.....	2180
Table 15-98. ADCCOUNTER Register Field Descriptions.....	2182
Table 15-99. ADCREV Register Field Descriptions.....	2183
Table 15-100. ADCOFFTRIM Register Field Descriptions.....	2184
Table 15-101. ADCCONFIG2 Register Field Descriptions.....	2185
Table 15-102. ADCPPB1CONFIG Register Field Descriptions.....	2186
Table 15-103. ADCPPB1STAMP Register Field Descriptions.....	2188
Table 15-104. ADCPPB1OFFCAL Register Field Descriptions.....	2189
Table 15-105. ADCPPB1OFFREF Register Field Descriptions.....	2190
Table 15-106. ADCPPB1TRIPHI Register Field Descriptions.....	2191
Table 15-107. ADCPPB1TRIPLO Register Field Descriptions.....	2192
Table 15-108. ADCPPBTRIP1FILCTL Register Field Descriptions.....	2193
Table 15-109. ADCPPBTRIP1FILCLKCTL Register Field Descriptions.....	2194
Table 15-110. ADCPPB2CONFIG Register Field Descriptions.....	2195
Table 15-111. ADCPPB2STAMP Register Field Descriptions.....	2197
Table 15-112. ADCPPB2OFFCAL Register Field Descriptions.....	2198
Table 15-113. ADCPPB2OFFREF Register Field Descriptions.....	2199
Table 15-114. ADCPPB2TRIPHI Register Field Descriptions.....	2200
Table 15-115. ADCPPB2TRIPLO Register Field Descriptions.....	2201
Table 15-116. ADCPPBTRIP2FILCTL Register Field Descriptions.....	2202
Table 15-117. ADCPPBTRIP2FILCLKCTL Register Field Descriptions.....	2203
Table 15-118. ADCPPB3CONFIG Register Field Descriptions.....	2204
Table 15-119. ADCPPB3STAMP Register Field Descriptions.....	2206
Table 15-120. ADCPPB3OFFCAL Register Field Descriptions.....	2207
Table 15-121. ADCPPB3OFFREF Register Field Descriptions.....	2208
Table 15-122. ADCPPB3TRIPHI Register Field Descriptions.....	2209
Table 15-123. ADCPPB3TRIPLO Register Field Descriptions.....	2210
Table 15-124. ADCPPBTRIP3FILCTL Register Field Descriptions.....	2211
Table 15-125. ADCPPBTRIP3FILCLKCTL Register Field Descriptions.....	2212
Table 15-126. ADCPPB4CONFIG Register Field Descriptions.....	2213
Table 15-127. ADCPPB4STAMP Register Field Descriptions.....	2215
Table 15-128. ADCPPB4OFFCAL Register Field Descriptions.....	2216
Table 15-129. ADCPPB4OFFREF Register Field Descriptions.....	2217
Table 15-130. ADCPPB4TRIPHI Register Field Descriptions.....	2218
Table 15-131. ADCPPB4TRIPLO Register Field Descriptions.....	2219
Table 15-132. ADCPPBTRIP4FILCTL Register Field Descriptions.....	2220
Table 15-133. ADCPPBTRIP4FILCLKCTL Register Field Descriptions.....	2221
Table 15-134. ADCINTCYCLE Register Field Descriptions.....	2222
Table 15-135. ADCINLTRIM1 Register Field Descriptions.....	2223
Table 15-136. ADCINLTRIM2 Register Field Descriptions.....	2224
Table 15-137. ADCINLTRIM3 Register Field Descriptions.....	2225
Table 15-138. ADCINLTRIM4 Register Field Descriptions.....	2226
Table 15-139. ADCINLTRIM5 Register Field Descriptions.....	2227
Table 15-140. ADCINLTRIM6 Register Field Descriptions.....	2228
Table 15-141. ADCREV2 Register Field Descriptions.....	2229
Table 15-142. REP1CTL Register Field Descriptions.....	2230
Table 15-143. REP1N Register Field Descriptions.....	2233
Table 15-144. REP1PHASE Register Field Descriptions.....	2234
Table 15-145. REP1SPREAD Register Field Descriptions.....	2235
Table 15-146. REP1FRC Register Field Descriptions.....	2236
Table 15-147. REP2CTL Register Field Descriptions.....	2237
Table 15-148. REP2N Register Field Descriptions.....	2240
Table 15-149. REP2PHASE Register Field Descriptions.....	2241
Table 15-150. REP2SPREAD Register Field Descriptions.....	2242
Table 15-151. REP2FRC Register Field Descriptions.....	2243
Table 15-152. ADCPPB1LIMIT Register Field Descriptions.....	2244



Table 15-153. ADCPPBP1PCOUNT Register Field Descriptions.....	2245
Table 15-154. ADCPPB1CONFIG2 Register Field Descriptions.....	2246
Table 15-155. ADCPPB1PSUM Register Field Descriptions.....	2248
Table 15-156. ADCPPB1PMAX Register Field Descriptions.....	2249
Table 15-157. ADCPPB1PMAXI Register Field Descriptions.....	2250
Table 15-158. ADCPPB1PMIN Register Field Descriptions.....	2251
Table 15-159. ADCPPB1PMINI Register Field Descriptions.....	2252
Table 15-160. ADCPPB1TRIPL02 Register Field Descriptions.....	2253
Table 15-161. ADCPPB2LIMIT Register Field Descriptions.....	2254
Table 15-162. ADCPPBP2PCOUNT Register Field Descriptions.....	2255
Table 15-163. ADCPPB2CONFIG2 Register Field Descriptions.....	2256
Table 15-164. ADCPPB2PSUM Register Field Descriptions.....	2258
Table 15-165. ADCPPB2PMAX Register Field Descriptions.....	2259
Table 15-166. ADCPPB2PMAXI Register Field Descriptions.....	2260
Table 15-167. ADCPPB2PMIN Register Field Descriptions.....	2261
Table 15-168. ADCPPB2PMINI Register Field Descriptions.....	2262
Table 15-169. ADCPPB2TRIPL02 Register Field Descriptions.....	2263
Table 15-170. ADCPPB3LIMIT Register Field Descriptions.....	2264
Table 15-171. ADCPPBP3PCOUNT Register Field Descriptions.....	2265
Table 15-172. ADCPPB3CONFIG2 Register Field Descriptions.....	2266
Table 15-173. ADCPPB3PSUM Register Field Descriptions.....	2268
Table 15-174. ADCPPB3PMAX Register Field Descriptions.....	2269
Table 15-175. ADCPPB3PMAXI Register Field Descriptions.....	2270
Table 15-176. ADCPPB3PMIN Register Field Descriptions.....	2271
Table 15-177. ADCPPB3PMINI Register Field Descriptions.....	2272
Table 15-178. ADCPPB3TRIPL02 Register Field Descriptions.....	2273
Table 15-179. ADCPPB4LIMIT Register Field Descriptions.....	2274
Table 15-180. ADCPPBP4PCOUNT Register Field Descriptions.....	2275
Table 15-181. ADCPPB4CONFIG2 Register Field Descriptions.....	2276
Table 15-182. ADCPPB4PSUM Register Field Descriptions.....	2278
Table 15-183. ADCPPB4PMAX Register Field Descriptions.....	2279
Table 15-184. ADCPPB4PMAXI Register Field Descriptions.....	2280
Table 15-185. ADCPPB4PMIN Register Field Descriptions.....	2281
Table 15-186. ADCPPB4PMINI Register Field Descriptions.....	2282
Table 15-187. ADCPPB4TRIPL02 Register Field Descriptions.....	2283
Table 16-1. DAC Supported Gain Mode Combinations.....	2286
Table 16-2. DAC Registers to Driverlib Functions.....	2288
Table 16-3. DAC Base Address Table.....	2289
Table 16-4. DAC_REGS Registers.....	2290
Table 16-5. DAC_REGS Access Type Codes.....	2290
Table 16-6. DACREV Register Field Descriptions.....	2291
Table 16-7. DACCTL Register Field Descriptions.....	2292
Table 16-8. DACVALA Register Field Descriptions.....	2293
Table 16-9. DACVALS Register Field Descriptions.....	2294
Table 16-10. DACOUTEN Register Field Descriptions.....	2295
Table 16-11. DACLOCK Register Field Descriptions.....	2296
Table 16-12. DACTRIM Register Field Descriptions.....	2297
Table 17-1. CMPSS Registers to Driverlib Functions.....	2309
Table 17-2. CMPSS Base Address Table.....	2313
Table 17-3. CMPSS_REGS Registers.....	2314
Table 17-4. CMPSS_REGS Access Type Codes.....	2315
Table 17-5. COMPCTL Register Field Descriptions.....	2316
Table 17-6. COMPHYSTL Register Field Descriptions.....	2318
Table 17-7. COMPSTS Register Field Descriptions.....	2319
Table 17-8. COMPSTSCLR Register Field Descriptions.....	2320
Table 17-9. COMPDACHCTL Register Field Descriptions.....	2321
Table 17-10. COMPDACHCTL2 Register Field Descriptions.....	2323
Table 17-11. DACHVALS Register Field Descriptions.....	2324
Table 17-12. DACHVALA Register Field Descriptions.....	2325
Table 17-13. RAMPHREFA Register Field Descriptions.....	2326
Table 17-14. RAMPHREFS Register Field Descriptions.....	2327

Table 17-15. RAMPHSTEPVALA Register Field Descriptions.....	2328
Table 17-16. RAMPHCTLA Register Field Descriptions.....	2329
Table 17-17. RAMPHSTEPVALS Register Field Descriptions.....	2330
Table 17-18. RAMPHCTLS Register Field Descriptions.....	2331
Table 17-19. RAMPHSTS Register Field Descriptions.....	2332
Table 17-20. DACLVALS Register Field Descriptions.....	2333
Table 17-21. DACLVALA Register Field Descriptions.....	2334
Table 17-22. RAMPHDLYA Register Field Descriptions.....	2335
Table 17-23. RAMPHDLYS Register Field Descriptions.....	2336
Table 17-24. CTRIPLFILCTL Register Field Descriptions.....	2337
Table 17-25. CTRIPLFILCLKCTL Register Field Descriptions.....	2338
Table 17-26. CTRIPHFILCTL Register Field Descriptions.....	2339
Table 17-27. CTRIPHFILCLKCTL Register Field Descriptions.....	2340
Table 17-28. COMPLOCK Register Field Descriptions.....	2341
Table 17-29. COMPACLCTL Register Field Descriptions.....	2342
Table 17-30. COMPACLCTL2 Register Field Descriptions.....	2344
Table 17-31. RAMPLREFA Register Field Descriptions.....	2345
Table 17-32. RAMPLREFS Register Field Descriptions.....	2346
Table 17-33. RAMPLSTEPVALA Register Field Descriptions.....	2347
Table 17-34. RAMPLCTLA Register Field Descriptions.....	2348
Table 17-35. RAMPLSTEPVALS Register Field Descriptions.....	2349
Table 17-36. RAMPLCTLS Register Field Descriptions.....	2350
Table 17-37. RAMPLSTS Register Field Descriptions.....	2351
Table 17-38. RAMPLDLYA Register Field Descriptions.....	2352
Table 17-39. RAMPLDLYS Register Field Descriptions.....	2353
Table 17-40. CTRIPLFILCLKCTL2 Register Field Descriptions.....	2354
Table 17-41. CTRIPHFILCLKCTL2 Register Field Descriptions.....	2355
Table 18-1. Different Gain Values and Corresponding Resistor Values.....	2358
Table 18-2. Modes of Operation.....	2359
Table 18-3. Minimum Filter Resistance.....	2363
Table 18-4. PGA and ADC Connection.....	2367
Table 18-5. PGA Registers to Driverlib Functions.....	2375
Table 18-6. PGA Base Address Table.....	2376
Table 18-7. PGA_REGS Registers.....	2377
Table 18-8. PGA_REGS Access Type Codes.....	2377
Table 18-9. PGACTL Register Field Descriptions.....	2378
Table 18-10. MUXSEL Register Field Descriptions.....	2379
Table 18-11. OFFSETTRIM Register Field Descriptions.....	2380
Table 18-12. PGATYPE Register Field Descriptions.....	2381
Table 18-13. PGALOCK Register Field Descriptions.....	2382
Table 19-1. Submodule Configuration Parameters.....	2391
Table 19-2. Key Time-Base Signals.....	2395
Table 19-3. ePWM SYNC Selection.....	2400
Table 19-4. Action-Qualifier Submodule Possible Input Events.....	2415
Table 19-5. Action-Qualifier Event Priority for Up-Down-Count Mode.....	2417
Table 19-6. Action-Qualifier Event Priority for Up-Count Mode.....	2417
Table 19-7. Action-Qualifier Event Priority for Down-Count Mode.....	2417
Table 19-8. Behavior if CMPA/CMPB is Greater than the Period.....	2418
Table 19-9. Classical Dead-Band Operating Modes.....	2431
Table 19-10. Additional Dead-Band Operating Modes.....	2431
Table 19-11. Dead-Band Delay Values in $\mu$ s as a Function of DBFED and DBRED.....	2433
Table 19-12. Possible Pulse Width Values for EPWMCLK = 80MHz.....	2436
Table 19-13. Possible Actions On a Trip Event.....	2440
Table 19-14. Lock Bits and Corresponding Registers.....	2478
Table 19-15. Resolution for PWM and HRPWM.....	2480
Table 19-16. Relationship Between MEP Steps, PWM Frequency, and Resolution.....	2486
Table 19-17. CMPA versus Duty (left), and [CMPA:CMPAHR] versus Duty (right).....	2487
Table 19-18. Duty Cycle Range Limitation for Three EPWMCLK/TBCLK Cycles.....	2490
Table 19-19. SFO Library Features.....	2502
Table 19-20. Factor Values.....	2503
Table 19-21. EPWM Registers to Driverlib Functions.....	2505

Table 19-22. HRPWM Registers to Driverlib Functions.....	2512
Table 19-23. EPWM Base Address Table.....	2524
Table 19-24. EPWM_REGS Registers.....	2525
Table 19-25. EPWM_REGS Access Type Codes.....	2527
Table 19-26. TBCTL Register Field Descriptions.....	2528
Table 19-27. TBCTL2 Register Field Descriptions.....	2530
Table 19-28. EPWMSYNCINSEL Register Field Descriptions.....	2531
Table 19-29. TBCTR Register Field Descriptions.....	2532
Table 19-30. TBSTS Register Field Descriptions.....	2533
Table 19-31. EPWMSYNCOUTEN Register Field Descriptions.....	2534
Table 19-32. TBCTL3 Register Field Descriptions.....	2536
Table 19-33. CMPCTL Register Field Descriptions.....	2537
Table 19-34. CMPCTL2 Register Field Descriptions.....	2539
Table 19-35. DBCTL Register Field Descriptions.....	2541
Table 19-36. DBCTL2 Register Field Descriptions.....	2544
Table 19-37. AQCTL Register Field Descriptions.....	2545
Table 19-38. AQTSRCSEL Register Field Descriptions.....	2547
Table 19-39. PCCTL Register Field Descriptions.....	2548
Table 19-40. VCAPCTL Register Field Descriptions.....	2550
Table 19-41. VCNTCFG Register Field Descriptions.....	2552
Table 19-42. HRCNFG Register Field Descriptions.....	2554
Table 19-43. HRPWR Register Field Descriptions.....	2556
Table 19-44. HRMSTEP Register Field Descriptions.....	2557
Table 19-45. HRCNFG2 Register Field Descriptions.....	2558
Table 19-46. HRPCTL Register Field Descriptions.....	2559
Table 19-47. TRREM Register Field Descriptions.....	2561
Table 19-48. GLDCTL Register Field Descriptions.....	2562
Table 19-49. GLDCFG Register Field Descriptions.....	2564
Table 19-50. EPWMXLINK Register Field Descriptions.....	2566
Table 19-51. AQCTLA Register Field Descriptions.....	2568
Table 19-52. AQCTLA2 Register Field Descriptions.....	2570
Table 19-53. AQCTLB Register Field Descriptions.....	2571
Table 19-54. AQCTLB2 Register Field Descriptions.....	2573
Table 19-55. AQSFRM Register Field Descriptions.....	2574
Table 19-56. AQCSFRM Register Field Descriptions.....	2575
Table 19-57. DBREDHR Register Field Descriptions.....	2576
Table 19-58. DBRED Register Field Descriptions.....	2577
Table 19-59. DBFEDHR Register Field Descriptions.....	2578
Table 19-60. DBFED Register Field Descriptions.....	2579
Table 19-61. TBPHS Register Field Descriptions.....	2580
Table 19-62. TBPRDHR Register Field Descriptions.....	2581
Table 19-63. TBPRD Register Field Descriptions.....	2582
Table 19-64. CMPA Register Field Descriptions.....	2583
Table 19-65. CMPB Register Field Descriptions.....	2584
Table 19-66. CMPC Register Field Descriptions.....	2585
Table 19-67. CMPD Register Field Descriptions.....	2586
Table 19-68. GLDCTL2 Register Field Descriptions.....	2587
Table 19-69. SWVDELVAL Register Field Descriptions.....	2588
Table 19-70. TZSEL Register Field Descriptions.....	2589
Table 19-71. TZDCSEL Register Field Descriptions.....	2591
Table 19-72. TZCTL Register Field Descriptions.....	2592
Table 19-73. TZCTL2 Register Field Descriptions.....	2594
Table 19-74. TZCTLDCA Register Field Descriptions.....	2596
Table 19-75. TZCTLDCB Register Field Descriptions.....	2598
Table 19-76. TZEINT Register Field Descriptions.....	2600
Table 19-77. TZFLG Register Field Descriptions.....	2601
Table 19-78. TZCBCFLG Register Field Descriptions.....	2603
Table 19-79. TZOSTFLG Register Field Descriptions.....	2605
Table 19-80. TZCLR Register Field Descriptions.....	2607
Table 19-81. TZCBCCLR Register Field Descriptions.....	2609
Table 19-82. TZOSTCLR Register Field Descriptions.....	2610

Table 19-83. TZFRC Register Field Descriptions.....	2611
Table 19-84. ETSEL Register Field Descriptions.....	2612
Table 19-85. ETPS Register Field Descriptions.....	2615
Table 19-86. ETFLG Register Field Descriptions.....	2618
Table 19-87. ETCLR Register Field Descriptions.....	2619
Table 19-88. ETFRC Register Field Descriptions.....	2620
Table 19-89. ETINTPS Register Field Descriptions.....	2621
Table 19-90. ETSOCPS Register Field Descriptions.....	2622
Table 19-91. ETCNTINITCTL Register Field Descriptions.....	2624
Table 19-92. ETCNTINIT Register Field Descriptions.....	2625
Table 19-93. DCTRIPSEL Register Field Descriptions.....	2626
Table 19-94. DCACTL Register Field Descriptions.....	2628
Table 19-95. DCBCTL Register Field Descriptions.....	2630
Table 19-96. DCFCTL Register Field Descriptions.....	2632
Table 19-97. DCCAPCTL Register Field Descriptions.....	2634
Table 19-98. DCFOFFSET Register Field Descriptions.....	2636
Table 19-99. DCFOFFSETCNT Register Field Descriptions.....	2637
Table 19-100. DCFWINDOW Register Field Descriptions.....	2638
Table 19-101. DCFWINDOWCNT Register Field Descriptions.....	2639
Table 19-102. BLANKPULSEMIXSEL Register Field Descriptions.....	2640
Table 19-103. DCCAP Register Field Descriptions.....	2642
Table 19-104. DCAHTRIPSEL Register Field Descriptions.....	2643
Table 19-105. DCALTRIPSEL Register Field Descriptions.....	2645
Table 19-106. DCBHTRIPSEL Register Field Descriptions.....	2647
Table 19-107. DCBLTRIPSEL Register Field Descriptions.....	2649
Table 19-108. EPWMLOCK Register Field Descriptions.....	2651
Table 19-109. HWVDELVAL Register Field Descriptions.....	2653
Table 19-110. VCNTVAL Register Field Descriptions.....	2654
Table 20-1. eCAP Input Selection.....	2658
Table 20-2. ECAP Registers to Driverlib Functions.....	2676
Table 20-3. ECAP Base Address Table.....	2678
Table 20-4. ECAP_REGS Registers.....	2679
Table 20-5. ECAP_REGS Access Type Codes.....	2679
Table 20-6. TSCTR Register Field Descriptions.....	2680
Table 20-7. CTRPHS Register Field Descriptions.....	2681
Table 20-8. CAP1 Register Field Descriptions.....	2682
Table 20-9. CAP2 Register Field Descriptions.....	2683
Table 20-10. CAP3 Register Field Descriptions.....	2684
Table 20-11. CAP4 Register Field Descriptions.....	2685
Table 20-12. ECCTL0 Register Field Descriptions.....	2686
Table 20-13. ECCTL1 Register Field Descriptions.....	2687
Table 20-14. ECCTL2 Register Field Descriptions.....	2689
Table 20-15. ECEINT Register Field Descriptions.....	2691
Table 20-16. ECFLG Register Field Descriptions.....	2693
Table 20-17. ECCLR Register Field Descriptions.....	2695
Table 20-18. ECFRC Register Field Descriptions.....	2696
Table 20-19. ECAPSYNCINSEL Register Field Descriptions.....	2697
Table 21-1. eQEP Input Source Select Table.....	2704
Table 21-2. EQEP Memory Map.....	2706
Table 21-3. Quadrature Decoder Truth Table.....	2708
Table 21-4. EQEP Registers to Driverlib Functions.....	2727
Table 21-5. EQEP Base Address Table.....	2731
Table 21-6. EQEP_REGS Registers.....	2732
Table 21-7. EQEP_REGS Access Type Codes.....	2732
Table 21-8. QPOSCNT Register Field Descriptions.....	2734
Table 21-9. QPOSINIT Register Field Descriptions.....	2735
Table 21-10. QPOSMAX Register Field Descriptions.....	2736
Table 21-11. QPOSCMP Register Field Descriptions.....	2737
Table 21-12. QPOSILAT Register Field Descriptions.....	2738
Table 21-13. QPOSSLAT Register Field Descriptions.....	2739
Table 21-14. QPOSLAT Register Field Descriptions.....	2740

Table 21-15. QUTMR Register Field Descriptions.....	2741
Table 21-16. QUPRD Register Field Descriptions.....	2742
Table 21-17. QWDTMR Register Field Descriptions.....	2743
Table 21-18. QWDPRD Register Field Descriptions.....	2744
Table 21-19. QDECCTL Register Field Descriptions.....	2745
Table 21-20. QEPCTL Register Field Descriptions.....	2747
Table 21-21. QCAPCTL Register Field Descriptions.....	2749
Table 21-22. QPOSCTL Register Field Descriptions.....	2750
Table 21-23. QEINT Register Field Descriptions.....	2751
Table 21-24. QFLG Register Field Descriptions.....	2753
Table 21-25. QCLR Register Field Descriptions.....	2755
Table 21-26. QFRC Register Field Descriptions.....	2757
Table 21-27. QEPSTS Register Field Descriptions.....	2759
Table 21-28. QCTMR Register Field Descriptions.....	2761
Table 21-29. QCPRD Register Field Descriptions.....	2762
Table 21-30. QCTMLAT Register Field Descriptions.....	2763
Table 21-31. QCPRDLAT Register Field Descriptions.....	2764
Table 21-32. REV Register Field Descriptions.....	2765
Table 21-33. QEPSTROBESEL Register Field Descriptions.....	2766
Table 21-34. QMACTRL Register Field Descriptions.....	2767
Table 21-35. QEPSRCSEL Register Field Descriptions.....	2768
Table 22-1. SPI Module Signal Summary.....	2773
Table 22-2. SPI Interrupt Flag Modes.....	2775
Table 22-3. SPI Clocking Scheme Selection Guide.....	2783
Table 22-4. 4-wire versus 3-wire SPI Pin Functions.....	2786
Table 22-5. 3-Wire SPI Pin Configuration.....	2787
Table 22-6. SPI Registers to Driverlib Functions.....	2794
Table 22-7. SPI Base Address Table.....	2798
Table 22-8. SPI_REGS Registers.....	2799
Table 22-9. SPI_REGS Access Type Codes.....	2799
Table 22-10. SPICCR Register Field Descriptions.....	2800
Table 22-11. SPICTL Register Field Descriptions.....	2802
Table 22-12. SPISTS Register Field Descriptions.....	2804
Table 22-13. SPIBRR Register Field Descriptions.....	2806
Table 22-14. SPIRXEMU Register Field Descriptions.....	2807
Table 22-15. SPIRXBUF Register Field Descriptions.....	2808
Table 22-16. SPITXBUF Register Field Descriptions.....	2809
Table 22-17. SPIDAT Register Field Descriptions.....	2810
Table 22-18. SPIFFTX Register Field Descriptions.....	2811
Table 22-19. SPIFFRX Register Field Descriptions.....	2813
Table 22-20. SPIFFCT Register Field Descriptions.....	2815
Table 22-21. SPIPRI Register Field Descriptions.....	2816
Table 23-1. SCI Module Signal Summary.....	2820
Table 23-2. Programming the Data Format Using SCICCR.....	2823
Table 23-3. Asynchronous Baud Register Values for Common SCI Bit Rates.....	2832
Table 23-4. SCI Interrupt Flags.....	2834
Table 23-5. SCI Registers to Driverlib Functions.....	2836
Table 23-6. SCI Base Address Table.....	2840
Table 23-7. SCI_REGS Registers.....	2841
Table 23-8. SCI_REGS Access Type Codes.....	2841
Table 23-9. SCICCR Register Field Descriptions.....	2842
Table 23-10. SCICTL1 Register Field Descriptions.....	2844
Table 23-11. SCIHBAUD Register Field Descriptions.....	2846
Table 23-12. SCILBAUD Register Field Descriptions.....	2847
Table 23-13. SCICTL2 Register Field Descriptions.....	2848
Table 23-14. SCIRXST Register Field Descriptions.....	2850
Table 23-15. SCIRXEMU Register Field Descriptions.....	2853
Table 23-16. SCIRXBUF Register Field Descriptions.....	2854
Table 23-17. SCITXBUF Register Field Descriptions.....	2856
Table 23-18. SCIFFTX Register Field Descriptions.....	2857
Table 23-19. SCIFFRX Register Field Descriptions.....	2859

Table 23-20. SCIFFCT Register Field Descriptions.....	2861
Table 23-21. SCIPRI Register Field Descriptions.....	2862
Table 24-1. USB Memory Access from Software.....	2877
Table 24-2. USB Memory Access from CCS IDE.....	2878
Table 24-3. USB Registers to Driverlib Functions.....	2880
Table 24-4. USB Base Address Table.....	2899
Table 24-5. USB_REGS Registers.....	2900
Table 24-6. USB_REGS Access Type Codes.....	2902
Table 24-7. USBFADDR Register Field Descriptions.....	2904
Table 24-8. USBPOWER Register Field Descriptions.....	2905
Table 24-9. USBTXIS Register Field Descriptions.....	2906
Table 24-10. USBRXIS Register Field Descriptions.....	2907
Table 24-11. USBTXIE Register Field Descriptions.....	2908
Table 24-12. USBRXIE Register Field Descriptions.....	2909
Table 24-13. USBIS Register Field Descriptions.....	2910
Table 24-14. USBIE Register Field Descriptions.....	2911
Table 24-15. USBFRAME Register Field Descriptions.....	2912
Table 24-16. USBEPIDX Register Field Descriptions.....	2913
Table 24-17. USBTEST Register Field Descriptions.....	2914
Table 24-18. USBFIFO0 Register Field Descriptions.....	2915
Table 24-19. USBFIFO1 Register Field Descriptions.....	2916
Table 24-20. USBFIFO2 Register Field Descriptions.....	2917
Table 24-21. USBFIFO3 Register Field Descriptions.....	2918
Table 24-22. USBDEVCTL Register Field Descriptions.....	2919
Table 24-23. USBTXFIFOSZ Register Field Descriptions.....	2921
Table 24-24. USBRXFIFOSZ Register Field Descriptions.....	2922
Table 24-25. USBTXFIFOADD Register Field Descriptions.....	2923
Table 24-26. USBRXFIFOADD Register Field Descriptions.....	2932
Table 24-27. USBCONTIM Register Field Descriptions.....	2941
Table 24-28. USBFSEOF Register Field Descriptions.....	2942
Table 24-29. USBLSEOF Register Field Descriptions.....	2943
Table 24-30. USBTXFUNCADDR0 Register Field Descriptions.....	2944
Table 24-31. USBTXHUBADDR0 Register Field Descriptions.....	2945
Table 24-32. USBTXHUBPORT0 Register Field Descriptions.....	2946
Table 24-33. USBTXFUNCADDR1 Register Field Descriptions.....	2947
Table 24-34. USBTXHUBADDR1 Register Field Descriptions.....	2948
Table 24-35. USBTXHUBPORT1 Register Field Descriptions.....	2949
Table 24-36. USBRXFUNCADDR1 Register Field Descriptions.....	2950
Table 24-37. USBRXHUBADDR1 Register Field Descriptions.....	2951
Table 24-38. USBRXHUBPORT1 Register Field Descriptions.....	2952
Table 24-39. USBTXFUNCADDR2 Register Field Descriptions.....	2953
Table 24-40. USBTXHUBADDR2 Register Field Descriptions.....	2954
Table 24-41. USBTXHUBPORT2 Register Field Descriptions.....	2955
Table 24-42. USBRXFUNCADDR2 Register Field Descriptions.....	2956
Table 24-43. USBRXHUBADDR2 Register Field Descriptions.....	2957
Table 24-44. USBRXHUBPORT2 Register Field Descriptions.....	2958
Table 24-45. USBTXFUNCADDR3 Register Field Descriptions.....	2959
Table 24-46. USBTXHUBADDR3 Register Field Descriptions.....	2960
Table 24-47. USBTXHUBPORT3 Register Field Descriptions.....	2961
Table 24-48. USBRXFUNCADDR3 Register Field Descriptions.....	2962
Table 24-49. USBRXHUBADDR3 Register Field Descriptions.....	2963
Table 24-50. USBRXHUBPORT3 Register Field Descriptions.....	2964
Table 24-51. USBCSR0 Register Field Descriptions.....	2965
Table 24-52. USBCSRH0 Register Field Descriptions.....	2967
Table 24-53. USBCOUNT0 Register Field Descriptions.....	2968
Table 24-54. USBTYPE0 Register Field Descriptions.....	2969
Table 24-55. USBNAKLMT Register Field Descriptions.....	2970
Table 24-56. USBTXMAXP1 Register Field Descriptions.....	2971
Table 24-57. USBTXCSR1 Register Field Descriptions.....	2972
Table 24-58. USBTXCSRH1 Register Field Descriptions.....	2974
Table 24-59. USBRXMAXP1 Register Field Descriptions.....	2976

Table 24-60. USBRXCSRL1 Register Field Descriptions.....	2977
Table 24-61. USBRXCSRH1 Register Field Descriptions.....	2979
Table 24-62. USBRXCOUNT1 Register Field Descriptions.....	2981
Table 24-63. USBTXTYPE1 Register Field Descriptions.....	2982
Table 24-64. USBTXINTERVAL1 Register Field Descriptions.....	2983
Table 24-65. USBRXTYPE1 Register Field Descriptions.....	2984
Table 24-66. USBRXINTERVAL1 Register Field Descriptions.....	2985
Table 24-67. USBTXMAXP2 Register Field Descriptions.....	2986
Table 24-68. USBTXCSRL2 Register Field Descriptions.....	2987
Table 24-69. USBTXCSRH2 Register Field Descriptions.....	2989
Table 24-70. USBRXMAXP2 Register Field Descriptions.....	2991
Table 24-71. USBRXCSRL2 Register Field Descriptions.....	2992
Table 24-72. USBRXCSRH2 Register Field Descriptions.....	2994
Table 24-73. USBRXCOUNT2 Register Field Descriptions.....	2996
Table 24-74. USBTXTYPE2 Register Field Descriptions.....	2997
Table 24-75. USBTXINTERVAL2 Register Field Descriptions.....	2998
Table 24-76. USBRXTYPE2 Register Field Descriptions.....	2999
Table 24-77. USBRXINTERVAL2 Register Field Descriptions.....	3000
Table 24-78. USBTXMAXP3 Register Field Descriptions.....	3001
Table 24-79. USBTXCSRL3 Register Field Descriptions.....	3002
Table 24-80. USBTXCSRH3 Register Field Descriptions.....	3004
Table 24-81. USBRXMAXP3 Register Field Descriptions.....	3006
Table 24-82. USBRXCSRL3 Register Field Descriptions.....	3007
Table 24-83. USBRXCSRH3 Register Field Descriptions.....	3009
Table 24-84. USBRXCOUNT3 Register Field Descriptions.....	3011
Table 24-85. USBTXTYPE3 Register Field Descriptions.....	3012
Table 24-86. USBTXINTERVAL3 Register Field Descriptions.....	3013
Table 24-87. USBRXTYPE3 Register Field Descriptions.....	3014
Table 24-88. USBRXINTERVAL3 Register Field Descriptions.....	3015
Table 24-89. USBRQPKTCOUNT1 Register Field Descriptions.....	3016
Table 24-90. USBRQPKTCOUNT2 Register Field Descriptions.....	3017
Table 24-91. USBRQPKTCOUNT3 Register Field Descriptions.....	3018
Table 24-92. USBRXDPKTBUFDIS Register Field Descriptions.....	3019
Table 24-93. USBTXDPKTBUFDIS Register Field Descriptions.....	3020
Table 24-94. USBEPC Register Field Descriptions.....	3021
Table 24-95. USBEPCRIS Register Field Descriptions.....	3023
Table 24-96. USBEPCIM Register Field Descriptions.....	3024
Table 24-97. USBEPCISC Register Field Descriptions.....	3025
Table 24-98. USBDRRIS Register Field Descriptions.....	3026
Table 24-99. USBDRIM Register Field Descriptions.....	3027
Table 24-100. USBDRISC Register Field Descriptions.....	3028
Table 24-101. USBGPCS Register Field Descriptions.....	3029
Table 24-102. USBVDC Register Field Descriptions.....	3030
Table 24-103. USBVDCRIS Register Field Descriptions.....	3031
Table 24-104. USBVDCIM Register Field Descriptions.....	3032
Table 24-105. USBVDCISC Register Field Descriptions.....	3033
Table 24-106. USBIDVRIS Register Field Descriptions.....	3034
Table 24-107. USBIDVIM Register Field Descriptions.....	3035
Table 24-108. USBIDVISC Register Field Descriptions.....	3036
Table 24-109. USBDMASEL Register Field Descriptions.....	3037
Table 24-110. USB_GLB_INT_EN Register Field Descriptions.....	3039
Table 24-111. USB_GLB_INT_FLG Register Field Descriptions.....	3040
Table 24-112. USB_GLB_INT_FLG_CLR Register Field Descriptions.....	3041
Table 24-113. USBDMARIS Register Field Descriptions.....	3042
Table 24-114. USBDMAIM Register Field Descriptions.....	3043
Table 24-115. USBDMAISC Register Field Descriptions.....	3045
Table 25-1. FSI Receiver Core Signals.....	3051
Table 25-2. FSI Transmitter Core Signals.....	3051
Table 25-3. External Trigger Sources and Their Index.....	3055
Table 25-4. Basic Frame Structure.....	3069
Table 25-5. Frame Types and the 4-bit Codes.....	3071

Table 25-6. Ping Frame.....	3071
Table 25-7. Error Frame.....	3072
Table 25-8. Data Frame.....	3072
Table 25-9. Multi-Lane Frame Format.....	3072
Table 25-10. Loopback Connections.....	3074
Table 25-11. RX_TRIGx Trigger Select Signals.....	3079
Table 25-12. FSI-SPI Compatibility Frame Structure.....	3080
Table 25-13. Contents of Data Received by a Standard SPI.....	3080
Table 25-14. FSI as Controller Transmitter, SPI as Peripheral Receiver.....	3081
Table 25-15. SPI as Controller Transmitter, FSI as Peripheral Receiver.....	3082
Table 25-16. FSI Registers to Driverlib Functions.....	3087
Table 25-17. FSI Base Address Table.....	3097
Table 25-18. FSI_TX_REGS Registers.....	3098
Table 25-19. FSI_TX_REGS Access Type Codes.....	3098
Table 25-20. TX_MAIN_CTRL Register Field Descriptions.....	3100
Table 25-21. TX_CLK_CTRL Register Field Descriptions.....	3101
Table 25-22. TX_OPER_CTRL_LO Register Field Descriptions.....	3102
Table 25-23. TX_OPER_CTRL_HI Register Field Descriptions.....	3104
Table 25-24. TX_FRAME_CTRL Register Field Descriptions.....	3105
Table 25-25. TX_FRAME_TAG_UDATA Register Field Descriptions.....	3106
Table 25-26. TX_BUF_PTR_LOAD Register Field Descriptions.....	3107
Table 25-27. TX_BUF_PTR_STS Register Field Descriptions.....	3108
Table 25-28. TX_PING_CTRL Register Field Descriptions.....	3109
Table 25-29. TX_PING_TAG Register Field Descriptions.....	3110
Table 25-30. TX_PING_TO_REF Register Field Descriptions.....	3111
Table 25-31. TX_PING_TO_CNT Register Field Descriptions.....	3112
Table 25-32. TX_INT_CTRL Register Field Descriptions.....	3113
Table 25-33. TX_DMA_CTRL Register Field Descriptions.....	3115
Table 25-34. TX_LOCK_CTRL Register Field Descriptions.....	3116
Table 25-35. TX_EVT_STS Register Field Descriptions.....	3117
Table 25-36. TX_EVT_CLR Register Field Descriptions.....	3118
Table 25-37. TX_EVT_FRC Register Field Descriptions.....	3119
Table 25-38. TX_USER_CRC Register Field Descriptions.....	3120
Table 25-39. TX_ECC_DATA Register Field Descriptions.....	3121
Table 25-40. TX_ECC_VAL Register Field Descriptions.....	3122
Table 25-41. TX_DLYLINE_CTRL Register Field Descriptions.....	3123
Table 25-42. TX_BUF_BASE_y Register Field Descriptions.....	3124
Table 25-43. FSI_RX_REGS Registers.....	3125
Table 25-44. FSI_RX_REGS Access Type Codes.....	3126
Table 25-45. RX_MAIN_CTRL Register Field Descriptions.....	3127
Table 25-46. RX_OPER_CTRL Register Field Descriptions.....	3129
Table 25-47. RX_FRAME_INFO Register Field Descriptions.....	3131
Table 25-48. RX_FRAME_TAG_UDATA Register Field Descriptions.....	3132
Table 25-49. RX_DMA_CTRL Register Field Descriptions.....	3133
Table 25-50. RX_EVT_STS Register Field Descriptions.....	3134
Table 25-51. RX_CRC_INFO Register Field Descriptions.....	3137
Table 25-52. RX_EVT_CLR Register Field Descriptions.....	3138
Table 25-53. RX_EVT_FRC Register Field Descriptions.....	3140
Table 25-54. RX_BUF_PTR_LOAD Register Field Descriptions.....	3143
Table 25-55. RX_BUF_PTR_STS Register Field Descriptions.....	3144
Table 25-56. RX_FRAME_WD_CTRL Register Field Descriptions.....	3145
Table 25-57. RX_FRAME_WD_REF Register Field Descriptions.....	3146
Table 25-58. RX_FRAME_WD_CNT Register Field Descriptions.....	3147
Table 25-59. RX_PING_WD_CTRL Register Field Descriptions.....	3148
Table 25-60. RX_PING_TAG Register Field Descriptions.....	3149
Table 25-61. RX_PING_WD_REF Register Field Descriptions.....	3150
Table 25-62. RX_PING_WD_CNT Register Field Descriptions.....	3151
Table 25-63. RX_INT1_CTRL Register Field Descriptions.....	3152
Table 25-64. RX_INT2_CTRL Register Field Descriptions.....	3155
Table 25-65. RX_LOCK_CTRL Register Field Descriptions.....	3158
Table 25-66. RX_ECC_DATA Register Field Descriptions.....	3159



Table 25-67. RX_ECC_VAL Register Field Descriptions.....	3160
Table 25-68. RX_ECC_SEC_DATA Register Field Descriptions.....	3161
Table 25-69. RX_ECC_LOG Register Field Descriptions.....	3162
Table 25-70. RX_FRAME_TAG_CMP Register Field Descriptions.....	3163
Table 25-71. RX_PING_TAG_CMP Register Field Descriptions.....	3164
Table 25-72. RX_TRIG_CTRL_0 Register Field Descriptions.....	3165
Table 25-73. RX_TRIG_WIDTH_0 Register Field Descriptions.....	3166
Table 25-74. RX_DLYLINE_CTRL Register Field Descriptions.....	3167
Table 25-75. RX_TRIG_CTRL_1 Register Field Descriptions.....	3168
Table 25-76. RX_TRIG_CTRL_2 Register Field Descriptions.....	3169
Table 25-77. RX_TRIG_CTRL_3 Register Field Descriptions.....	3170
Table 25-78. RX_VIS_1 Register Field Descriptions.....	3171
Table 25-79. RX_UDATA_FILTER Register Field Descriptions.....	3172
Table 25-80. RX_BUF_BASE_y Register Field Descriptions.....	3173
Table 26-1. Dependency of Delay d on the Divide-Down Value IPSC.....	3179
Table 26-2. Operating Modes of the I2C Module.....	3181
Table 26-3. Controller-Transmitter/Receiver Bus Activity Defined by the RM, STT, and STP Bits of I2CMDR.....	3182
Table 26-4. How the MST and FDF Bits of I2CMDR Affect the Role of the TRX Bit of I2CMDR.....	3188
Table 26-5. Ways to Generate a NACK Bit.....	3194
Table 26-6. Descriptions of the Basic I2C Interrupt Requests.....	3195
Table 26-7. I2C Registers to Driverlib Functions.....	3198
Table 26-8. I2C Base Address Table.....	3202
Table 26-9. I2C_REGS Registers.....	3203
Table 26-10. I2C_REGS Access Type Codes.....	3203
Table 26-11. I2COAR Register Field Descriptions.....	3204
Table 26-12. I2CIER Register Field Descriptions.....	3205
Table 26-13. I2CSTR Register Field Descriptions.....	3206
Table 26-14. I2CCLKL Register Field Descriptions.....	3210
Table 26-15. I2CCLKH Register Field Descriptions.....	3211
Table 26-16. I2CCNT Register Field Descriptions.....	3212
Table 26-17. I2CDRR Register Field Descriptions.....	3213
Table 26-18. I2CTAR Register Field Descriptions.....	3214
Table 26-19. I2CDXR Register Field Descriptions.....	3215
Table 26-20. I2CMDR Register Field Descriptions.....	3216
Table 26-21. I2CISRC Register Field Descriptions.....	3220
Table 26-22. I2CEMDR Register Field Descriptions.....	3221
Table 26-23. I2CPSC Register Field Descriptions.....	3223
Table 26-24. I2CFFTX Register Field Descriptions.....	3224
Table 26-25. I2CFFRX Register Field Descriptions.....	3226
Table 27-1. PMBUS Registers to Driverlib Functions.....	3252
Table 27-2. PMBUS Base Address Table.....	3253
Table 27-3. PMBUS_REGS Registers.....	3254
Table 27-4. PMBUS_REGS Access Type Codes.....	3254
Table 27-5. PMBCCR Register Field Descriptions.....	3255
Table 27-6. PMBTXBUF Register Field Descriptions.....	3257
Table 27-7. PMBRXBUF Register Field Descriptions.....	3258
Table 27-8. PMBACK Register Field Descriptions.....	3259
Table 27-9. PMBSTS Register Field Descriptions.....	3260
Table 27-10. PMBINTM Register Field Descriptions.....	3262
Table 27-11. PMBTCCR Register Field Descriptions.....	3264
Table 27-12. PMBHSTA Register Field Descriptions.....	3266
Table 27-13. PMBCTRL Register Field Descriptions.....	3267
Table 27-14. PMBTIMCTL Register Field Descriptions.....	3269
Table 27-15. PMBTIMCLK Register Field Descriptions.....	3270
Table 27-16. PMBTIMSTSETUP Register Field Descriptions.....	3271
Table 27-17. PMBTIMBIDLE Register Field Descriptions.....	3272
Table 27-18. PMBTIMLOWTIMEOUT Register Field Descriptions.....	3273
Table 27-19. PMBTIMHIGHTIMEOUT Register Field Descriptions.....	3274
Table 28-1. MCAN I/O Description.....	3278
Table 28-2. MCAN Clocks and Resets.....	3280
Table 28-3. MCAN Hardware Requests.....	3280

Table 28-4. Steps to Configure MCAN Module.....	3283
Table 28-5. CAN FD Frame Description.....	3284
Table 28-6. DLC Coding in CAN FD.....	3285
Table 28-7. Rx Buffer/Rx FIFO Element Size.....	3301
Table 28-8. Example Filter Configuration for Rx Buffers.....	3303
Table 28-9. Possible Configurations for Message Transmission.....	3303
Table 28-10. Tx Buffer, Tx FIFO, Tx Queue Element Size.....	3304
Table 28-11. Rx Buffer/Rx FIFO Element Field Descriptions.....	3309
Table 28-12. Tx Buffer Element Field Descriptions.....	3311
Table 28-13. Tx Event FIFO Element Field Descriptions.....	3313
Table 28-14. Standard Message ID Filter Element Field Descriptions.....	3315
Table 28-15. Extended Message ID Filter Element Field Descriptions.....	3316
Table 28-16. MCAN Registers to Driverlib Functions.....	3318
Table 28-17. MCAN Base Address Table.....	3325
Table 28-18. MCANSS_REGS Registers.....	3326
Table 28-19. MCANSS_REGS Access Type Codes.....	3326
Table 28-20. MCANSS_PID Register Field Descriptions.....	3327
Table 28-21. MCANSS_CTRL Register Field Descriptions.....	3328
Table 28-22. MCANSS_STAT Register Field Descriptions.....	3329
Table 28-23. MCANSS_ICS Register Field Descriptions.....	3330
Table 28-24. MCANSS_IRS Register Field Descriptions.....	3331
Table 28-25. MCANSS_IECS Register Field Descriptions.....	3332
Table 28-26. MCANSS_IE Register Field Descriptions.....	3333
Table 28-27. MCANSS_IES Register Field Descriptions.....	3334
Table 28-28. MCANSS_EOI Register Field Descriptions.....	3335
Table 28-29. MCANSS_EXT_TS_PRESCALER Register Field Descriptions.....	3336
Table 28-30. MCANSS_EXT_TS_UNSERVICED_INTR_CNTR Register Field Descriptions.....	3337
Table 28-31. MCAN_REGS Registers.....	3338
Table 28-32. MCAN_REGS Access Type Codes.....	3339
Table 28-33. MCAN_CREL Register Field Descriptions.....	3340
Table 28-34. MCAN_ENDN Register Field Descriptions.....	3341
Table 28-35. MCAN_DBTP Register Field Descriptions.....	3342
Table 28-36. MCAN_TEST Register Field Descriptions.....	3344
Table 28-37. MCAN_RWD Register Field Descriptions.....	3345
Table 28-38. MCAN_CCCR Register Field Descriptions.....	3346
Table 28-39. MCAN_NBTP Register Field Descriptions.....	3349
Table 28-40. MCAN_TSCC Register Field Descriptions.....	3351
Table 28-41. MCAN_TSCV Register Field Descriptions.....	3352
Table 28-42. MCAN_TOCC Register Field Descriptions.....	3353
Table 28-43. MCAN_TOCV Register Field Descriptions.....	3354
Table 28-44. MCAN_ECR Register Field Descriptions.....	3355
Table 28-45. MCAN_PSR Register Field Descriptions.....	3356
Table 28-46. MCAN_TDCR Register Field Descriptions.....	3359
Table 28-47. MCAN_IR Register Field Descriptions.....	3360
Table 28-48. MCAN_IE Register Field Descriptions.....	3364
Table 28-49. MCAN_ILS Register Field Descriptions.....	3366
Table 28-50. MCAN_ILE Register Field Descriptions.....	3369
Table 28-51. MCAN_GFC Register Field Descriptions.....	3370
Table 28-52. MCAN_SIDFC Register Field Descriptions.....	3371
Table 28-53. MCAN_XIDFC Register Field Descriptions.....	3372
Table 28-54. MCAN_XIDAM Register Field Descriptions.....	3373
Table 28-55. MCAN_HPMS Register Field Descriptions.....	3374
Table 28-56. MCAN_NDAT1 Register Field Descriptions.....	3375
Table 28-57. MCAN_NDAT2 Register Field Descriptions.....	3378
Table 28-58. MCAN_RXF0C Register Field Descriptions.....	3381
Table 28-59. MCAN_RXF0S Register Field Descriptions.....	3382
Table 28-60. MCAN_RXF0A Register Field Descriptions.....	3383
Table 28-61. MCAN_RXBC Register Field Descriptions.....	3384
Table 28-62. MCAN_RXF1C Register Field Descriptions.....	3385
Table 28-63. MCAN_RXF1S Register Field Descriptions.....	3386
Table 28-64. MCAN_RXF1A Register Field Descriptions.....	3387

Table 28-65. MCAN_RXESC Register Field Descriptions.....	3388
Table 28-66. MCAN_TXBC Register Field Descriptions.....	3390
Table 28-67. MCAN_TXFQS Register Field Descriptions.....	3392
Table 28-68. MCAN_TXESC Register Field Descriptions.....	3393
Table 28-69. MCAN_TXBRP Register Field Descriptions.....	3394
Table 28-70. MCAN_TXBAR Register Field Descriptions.....	3397
Table 28-71. MCAN_TXBCR Register Field Descriptions.....	3399
Table 28-72. MCAN_TXBTO Register Field Descriptions.....	3401
Table 28-73. MCAN_TXBCF Register Field Descriptions.....	3403
Table 28-74. MCAN_TXBTIE Register Field Descriptions.....	3405
Table 28-75. MCAN_TXBCIE Register Field Descriptions.....	3409
Table 28-76. MCAN_TXEFC Register Field Descriptions.....	3413
Table 28-77. MCAN_TXEFS Register Field Descriptions.....	3414
Table 28-78. MCAN_TXEFA Register Field Descriptions.....	3415
Table 28-79. MCAN_ERROR_REGS Registers.....	3416
Table 28-80. MCAN_ERROR_REGS Access Type Codes.....	3416
Table 28-81. MCANERR_REV Register Field Descriptions.....	3418
Table 28-82. MCANERR_VECTOR Register Field Descriptions.....	3419
Table 28-83. MCANERR_STAT Register Field Descriptions.....	3420
Table 28-84. MCANERR_WRAP_REV Register Field Descriptions.....	3421
Table 28-85. MCANERR_CTRL Register Field Descriptions.....	3422
Table 28-86. MCANERR_ERR_CTRL1 Register Field Descriptions.....	3424
Table 28-87. MCANERR_ERR_CTRL2 Register Field Descriptions.....	3425
Table 28-88. MCANERR_ERR_STAT1 Register Field Descriptions.....	3426
Table 28-89. MCANERR_ERR_STAT2 Register Field Descriptions.....	3428
Table 28-90. MCANERR_ERR_STAT3 Register Field Descriptions.....	3429
Table 28-91. MCANERR_SEC_EOI Register Field Descriptions.....	3430
Table 28-92. MCANERR_SEC_STATUS Register Field Descriptions.....	3431
Table 28-93. MCANERR_SEC_ENABLE_SET Register Field Descriptions.....	3432
Table 28-94. MCANERR_SEC_ENABLE_CLR Register Field Descriptions.....	3433
Table 28-95. MCANERR_DED_EOI Register Field Descriptions.....	3434
Table 28-96. MCANERR_DED_STATUS Register Field Descriptions.....	3435
Table 28-97. MCANERR_DED_ENABLE_SET Register Field Descriptions.....	3436
Table 28-98. MCANERR_DED_ENABLE_CLR Register Field Descriptions.....	3437
Table 28-99. MCANERR_AGGR_ENABLE_SET Register Field Descriptions.....	3438
Table 28-100. MCANERR_AGGR_ENABLE_CLR Register Field Descriptions.....	3439
Table 28-101. MCANERR_AGGR_STATUS_SET Register Field Descriptions.....	3440
Table 28-102. MCANERR_AGGR_STATUS_CLR Register Field Descriptions.....	3441
Table 29-1. Superfractional Bit Modulation for SCI Mode (Normal Configuration).....	3451
Table 29-2. Superfractional Bit Modulation for SCI Mode (Maximum Configuration).....	3452
Table 29-3. SCI Mode (Minimum Configuration).....	3452
Table 29-4. SCI/LIN Interrupts.....	3460
Table 29-5. SCI Receiver Status Flags.....	3461
Table 29-6. SCI Transmitter Status Flags.....	3461
Table 29-7. Response Length Info Using IDBYTE Field Bits [5:4] for LIN Standards Earlier than v1.3.....	3468
Table 29-8. Response Length with SCIFORMAT[18:16] Programming.....	3468
Table 29-9. Superfractional Bit Modulation for LIN Commander Mode and Responder Mode.....	3470
Table 29-10. Timeout Values in $T_{bit}$ Units.....	3478
Table 29-11. LIN Registers to Driverlib Functions.....	3491
Table 29-12. LIN Base Address Table.....	3496
Table 29-13. LIN_REGS Registers.....	3497
Table 29-14. LIN_REGS Access Type Codes.....	3497
Table 29-15. SCIGCR0 Register Field Descriptions.....	3499
Table 29-16. SCIGCR1 Register Field Descriptions.....	3500
Table 29-17. SCIGCR2 Register Field Descriptions.....	3505
Table 29-18. SCISSETINT Register Field Descriptions.....	3507
Table 29-19. SCICLEARINT Register Field Descriptions.....	3511
Table 29-20. SCISSETINTLVL Register Field Descriptions.....	3514
Table 29-21. SCICLEARINTLVL Register Field Descriptions.....	3517
Table 29-22. SCIFLR Register Field Descriptions.....	3520
Table 29-23. SCIINTVTECT0 Register Field Descriptions.....	3528

Table 29-24. SCIINTVECT1 Register Field Descriptions.....	3529
Table 29-25. SCIFORMAT Register Field Descriptions.....	3530
Table 29-26. BRSR Register Field Descriptions.....	3531
Table 29-27. SCIED Register Field Descriptions.....	3533
Table 29-28. SCIRD Register Field Descriptions.....	3534
Table 29-29. SCITD Register Field Descriptions.....	3535
Table 29-30. SCIPIO0 Register Field Descriptions.....	3536
Table 29-31. SCIPIO2 Register Field Descriptions.....	3537
Table 29-32. LINCOMP Register Field Descriptions.....	3538
Table 29-33. LINRD0 Register Field Descriptions.....	3539
Table 29-34. LINRD1 Register Field Descriptions.....	3540
Table 29-35. LINMASK Register Field Descriptions.....	3541
Table 29-36. LINID Register Field Descriptions.....	3542
Table 29-37. LINTD0 Register Field Descriptions.....	3543
Table 29-38. LINTD1 Register Field Descriptions.....	3544
Table 29-39. MBRSR Register Field Descriptions.....	3545
Table 29-40. IODFTCTRL Register Field Descriptions.....	3546
Table 29-41. LIN_GLB_INT_EN Register Field Descriptions.....	3549
Table 29-42. LIN_GLB_INT_FLG Register Field Descriptions.....	3550
Table 29-43. LIN_GLB_INT_CLR Register Field Descriptions.....	3551
Table 30-1. Example CLB Clocking Configuration.....	3555
Table 30-2. Global Signals and Mux Selection.....	3559
Table 30-3. Local Signals and Mux Selection.....	3563
Table 30-4. CLB Output Signal Multiplexer Table.....	3567
Table 30-5. Output Table.....	3571
Table 30-6. Input Table.....	3572
Table 30-7. Ports Tied Off to Prevent Combinatorial Loops.....	3572
Table 30-8. Counter Block Operating Modes.....	3575
Table 30-9. HLC Event List.....	3584
Table 30-10. HLC ALT Event List.....	3585
Table 30-11. HLC Instruction Address Ranges.....	3586
Table 30-12. HLC Instruction Format.....	3586
Table 30-13. HLC Instruction Description.....	3586
Table 30-14. HLC Register Encoding.....	3587
Table 30-15. Non-Memory Mapped Register Addresses.....	3589
Table 30-16. CLB to SPI RX Access.....	3590
Table 30-17. CLB Registers to Driverlib Functions.....	3591
Table 30-18. CLB Base Address Table.....	3600
Table 30-19. CLB_LOGIC_CONFIG_REGS Registers.....	3601
Table 30-20. CLB_LOGIC_CONFIG_REGS Access Type Codes.....	3602
Table 30-21. CLB_COUNT_RESET Register Field Descriptions.....	3603
Table 30-22. CLB_COUNT_MODE_1 Register Field Descriptions.....	3604
Table 30-23. CLB_COUNT_MODE_0 Register Field Descriptions.....	3605
Table 30-24. CLB_COUNT_EVENT Register Field Descriptions.....	3606
Table 30-25. CLB_FSM_EXTRA_IN0 Register Field Descriptions.....	3607
Table 30-26. CLB_FSM_EXTERNAL_IN0 Register Field Descriptions.....	3608
Table 30-27. CLB_FSM_EXTERNAL_IN1 Register Field Descriptions.....	3609
Table 30-28. CLB_FSM_EXTRA_IN1 Register Field Descriptions.....	3610
Table 30-29. CLB_LUT4_IN0 Register Field Descriptions.....	3611
Table 30-30. CLB_LUT4_IN1 Register Field Descriptions.....	3612
Table 30-31. CLB_LUT4_IN2 Register Field Descriptions.....	3613
Table 30-32. CLB_LUT4_IN3 Register Field Descriptions.....	3614
Table 30-33. CLB_FSM_LUT_FN1_0 Register Field Descriptions.....	3615
Table 30-34. CLB_FSM_LUT_FN2 Register Field Descriptions.....	3616
Table 30-35. CLB_LUT4_FN1_0 Register Field Descriptions.....	3617
Table 30-36. CLB_LUT4_FN2 Register Field Descriptions.....	3618
Table 30-37. CLB_FSM_NEXT_STATE_0 Register Field Descriptions.....	3619
Table 30-38. CLB_FSM_NEXT_STATE_1 Register Field Descriptions.....	3620
Table 30-39. CLB_FSM_NEXT_STATE_2 Register Field Descriptions.....	3621
Table 30-40. CLB_MISC_CONTROL Register Field Descriptions.....	3622
Table 30-41. CLB_OUTPUT_LUT_0 Register Field Descriptions.....	3625

Table 30-42. CLB_OUTPUT_LUT_1 Register Field Descriptions.....	3626
Table 30-43. CLB_OUTPUT_LUT_2 Register Field Descriptions.....	3627
Table 30-44. CLB_OUTPUT_LUT_3 Register Field Descriptions.....	3628
Table 30-45. CLB_OUTPUT_LUT_4 Register Field Descriptions.....	3629
Table 30-46. CLB_OUTPUT_LUT_5 Register Field Descriptions.....	3630
Table 30-47. CLB_OUTPUT_LUT_6 Register Field Descriptions.....	3631
Table 30-48. CLB_OUTPUT_LUT_7 Register Field Descriptions.....	3632
Table 30-49. CLB_HLC_EVENT_SEL Register Field Descriptions.....	3633
Table 30-50. CLB_COUNT_MATCH_TAP_SEL Register Field Descriptions.....	3634
Table 30-51. CLB_OUTPUT_COND_CTRL_0 Register Field Descriptions.....	3635
Table 30-52. CLB_OUTPUT_COND_CTRL_1 Register Field Descriptions.....	3637
Table 30-53. CLB_OUTPUT_COND_CTRL_2 Register Field Descriptions.....	3639
Table 30-54. CLB_OUTPUT_COND_CTRL_3 Register Field Descriptions.....	3641
Table 30-55. CLB_OUTPUT_COND_CTRL_4 Register Field Descriptions.....	3643
Table 30-56. CLB_OUTPUT_COND_CTRL_5 Register Field Descriptions.....	3645
Table 30-57. CLB_OUTPUT_COND_CTRL_6 Register Field Descriptions.....	3647
Table 30-58. CLB_OUTPUT_COND_CTRL_7 Register Field Descriptions.....	3649
Table 30-59. CLB_MISC_ACCESS_CTRL Register Field Descriptions.....	3651
Table 30-60. CLB_SPI_DATA_CTRL_HI Register Field Descriptions.....	3652
Table 30-61. CLB_LOGIC_CONTROL_REGS Registers.....	3653
Table 30-62. CLB_LOGIC_CONTROL_REGS Access Type Codes.....	3653
Table 30-63. CLB_LOAD_EN Register Field Descriptions.....	3655
Table 30-64. CLB_LOAD_ADDR Register Field Descriptions.....	3656
Table 30-65. CLB_LOAD_DATA Register Field Descriptions.....	3657
Table 30-66. CLB_INPUT_FILTER Register Field Descriptions.....	3658
Table 30-67. CLB_IN_MUX_SEL_0 Register Field Descriptions.....	3661
Table 30-68. CLB_LCL_MUX_SEL_1 Register Field Descriptions.....	3663
Table 30-69. CLB_LCL_MUX_SEL_2 Register Field Descriptions.....	3664
Table 30-70. CLB_BUF_PTR Register Field Descriptions.....	3665
Table 30-71. CLB_GP_REG Register Field Descriptions.....	3666
Table 30-72. CLB_OUT_EN Register Field Descriptions.....	3668
Table 30-73. CLB_GLBL_MUX_SEL_1 Register Field Descriptions.....	3669
Table 30-74. CLB_GLBL_MUX_SEL_2 Register Field Descriptions.....	3670
Table 30-75. CLB_PRESCALE_CTRL Register Field Descriptions.....	3671
Table 30-76. CLB_INTR_TAG_REG Register Field Descriptions.....	3672
Table 30-77. CLB_LOCK Register Field Descriptions.....	3673
Table 30-78. CLB_HLC_INSTR_READ_PTR Register Field Descriptions.....	3674
Table 30-79. CLB_HLC_INSTR_VALUE Register Field Descriptions.....	3675
Table 30-80. CLB_DBG_OUT_2 Register Field Descriptions.....	3676
Table 30-81. CLB_DBG_R0 Register Field Descriptions.....	3677
Table 30-82. CLB_DBG_R1 Register Field Descriptions.....	3678
Table 30-83. CLB_DBG_R2 Register Field Descriptions.....	3679
Table 30-84. CLB_DBG_R3 Register Field Descriptions.....	3680
Table 30-85. CLB_DBG_C0 Register Field Descriptions.....	3681
Table 30-86. CLB_DBG_C1 Register Field Descriptions.....	3682
Table 30-87. CLB_DBG_C2 Register Field Descriptions.....	3683
Table 30-88. CLB_DBG_OUT Register Field Descriptions.....	3684
Table 30-89. CLB_DATA_EXCHANGE_REGS Registers.....	3686
Table 30-90. CLB_DATA_EXCHANGE_REGS Access Type Codes.....	3686
Table 30-91. CLB_PUSH Register Field Descriptions.....	3687
Table 30-92. CLB_PULL Register Field Descriptions.....	3688
Table 31-1. AES Subsystem DMA Interface.....	3692
Table 31-2. Key-Block-Round Combinations.....	3693
Table 31-3. Interrupts and Events.....	3704
Table 31-4. AES Registers to Driverlib Functions.....	3710
Table 31-5. AES_SS Registers to Driverlib Functions.....	3712
Table 31-6. AES Base Address Table.....	3714
Table 31-7. AES_REGS Registers.....	3715
Table 31-8. AES_REGS Access Type Codes.....	3716
Table 31-9. AES_KEY2_6 Register Field Descriptions.....	3717
Table 31-10. AES_KEY2_7 Register Field Descriptions.....	3718

Table 31-11. AES_KEY2_4 Register Field Descriptions.....	3719
Table 31-12. AES_KEY2_5 Register Field Descriptions.....	3720
Table 31-13. AES_KEY2_2 Register Field Descriptions.....	3721
Table 31-14. AES_KEY2_3 Register Field Descriptions.....	3722
Table 31-15. AES_KEY2_0 Register Field Descriptions.....	3723
Table 31-16. AES_KEY2_1 Register Field Descriptions.....	3724
Table 31-17. AES_KEY1_6 Register Field Descriptions.....	3725
Table 31-18. AES_KEY1_7 Register Field Descriptions.....	3726
Table 31-19. AES_KEY1_4 Register Field Descriptions.....	3727
Table 31-20. AES_KEY1_5 Register Field Descriptions.....	3728
Table 31-21. AES_KEY1_2 Register Field Descriptions.....	3729
Table 31-22. AES_KEY1_3 Register Field Descriptions.....	3730
Table 31-23. AES_KEY1_0 Register Field Descriptions.....	3731
Table 31-24. AES_KEY1_1 Register Field Descriptions.....	3732
Table 31-25. AES_IV_IN_OUT_0 Register Field Descriptions.....	3733
Table 31-26. AES_IV_IN_OUT_1 Register Field Descriptions.....	3734
Table 31-27. AES_IV_IN_OUT_2 Register Field Descriptions.....	3735
Table 31-28. AES_IV_IN_OUT_3 Register Field Descriptions.....	3736
Table 31-29. AES_CTRL Register Field Descriptions.....	3737
Table 31-30. AES_C_LENGTH_0 Register Field Descriptions.....	3741
Table 31-31. AES_C_LENGTH_1 Register Field Descriptions.....	3742
Table 31-32. AES_AUTH_LENGTH Register Field Descriptions.....	3743
Table 31-33. AES_DATA_IN_OUT_0 Register Field Descriptions.....	3744
Table 31-34. AES_DATA_IN_OUT_1 Register Field Descriptions.....	3745
Table 31-35. AES_DATA_IN_OUT_2 Register Field Descriptions.....	3746
Table 31-36. AES_DATA_IN_OUT_3 Register Field Descriptions.....	3747
Table 31-37. AES_TAG_OUT_0 Register Field Descriptions.....	3748
Table 31-38. AES_TAG_OUT_1 Register Field Descriptions.....	3749
Table 31-39. AES_TAG_OUT_2 Register Field Descriptions.....	3750
Table 31-40. AES_TAG_OUT_3 Register Field Descriptions.....	3751
Table 31-41. AES_REV Register Field Descriptions.....	3752
Table 31-42. AES_SYSCONFIG Register Field Descriptions.....	3753
Table 31-43. AES_SYSSTATUS Register Field Descriptions.....	3755
Table 31-44. AES_IRQSTATUS Register Field Descriptions.....	3756
Table 31-45. AES_IRQENABLE Register Field Descriptions.....	3757
Table 31-46. AES_DIRTY_BITS Register Field Descriptions.....	3758
Table 31-47. AES_SS_REGS Registers.....	3759
Table 31-48. AES_SS_REGS Access Type Codes.....	3759
Table 31-49. AES_GLB_INT_FLG Register Field Descriptions.....	3760
Table 31-50. AES_GLB_INT_CLR Register Field Descriptions.....	3761
Table 32-1. SIGGENx Active Register Loading.....	3767
Table 32-2. EPG Data Input Connections.....	3770
Table 32-3. EPG Input Connections.....	3772
Table 32-4. EPG Output Connections.....	3772
Table 32-5. EPG Registers to Driverlib Functions.....	3777
Table 32-6. EPG Base Address Table.....	3779
Table 32-7. EPG_REGS Registers.....	3780
Table 32-8. EPG_REGS Access Type Codes.....	3780
Table 32-9. GCTL0 Register Field Descriptions.....	3782
Table 32-10. GCTL1 Register Field Descriptions.....	3784
Table 32-11. GCTL2 Register Field Descriptions.....	3785
Table 32-12. GCTL3 Register Field Descriptions.....	3787
Table 32-13. EPGLOCK Register Field Descriptions.....	3791
Table 32-14. EPGCOMMIT Register Field Descriptions.....	3792
Table 32-15. GINTSTS Register Field Descriptions.....	3793
Table 32-16. GINTEN Register Field Descriptions.....	3794
Table 32-17. GINTCLR Register Field Descriptions.....	3795
Table 32-18. GINTFRC Register Field Descriptions.....	3796
Table 32-19. CLKDIV0_CTL0 Register Field Descriptions.....	3797
Table 32-20. CLKDIV0_CLKOFFSET Register Field Descriptions.....	3798
Table 32-21. CLKDIV1_CTL0 Register Field Descriptions.....	3799

---

Table 32-22. CLKDIV1_CLKOFFSET Register Field Descriptions.....	3800
Table 32-23. SIGGEN0_CTL0 Register Field Descriptions.....	3801
Table 32-24. SIGGEN0_CTL1 Register Field Descriptions.....	3803
Table 32-25. SIGGEN0_DATA0 Register Field Descriptions.....	3804
Table 32-26. SIGGEN0_DATA1 Register Field Descriptions.....	3805
Table 32-27. SIGGEN0_DATA0_ACTIVE Register Field Descriptions.....	3806
Table 32-28. SIGGEN0_DATA1_ACTIVE Register Field Descriptions.....	3807
Table 32-29. REVISION Register Field Descriptions.....	3808
Table 32-30. EPG_MUX_REGS Registers.....	3809
Table 32-31. EPG_MUX_REGS Access Type Codes.....	3809
Table 32-32. EPGMXSEL0 Register Field Descriptions.....	3810
Table 32-33. EPGMXSELLOCK Register Field Descriptions.....	3813
Table 32-34. EPGMXSELCOMMIT Register Field Descriptions.....	3814

This page intentionally left blank.





## About This Manual

This Technical Reference Manual (TRM) details the integration, the environment, the functional description, and the programming models for each peripheral and subsystem in the device.

The TRM should not be considered a substitute for the data sheet, rather a companion guide that can be used alongside the device-specific data sheet to understand the details to program the device. The primary purpose of the TRM is to abstract the programming details of the device from the data sheet. This allows the data sheet to outline the high-level features of the device without unnecessary information about register descriptions or programming models.

---

### Note

Texas Instruments is transitioning to use more inclusive terminology. Some language may be different than what you would expect to see for certain technology areas.

---

## Notational Conventions

This document uses the following conventions.

- Hexadecimal numbers can be shown with the suffix h or the prefix 0x. For example, the following number is 40 hexadecimal (decimal 64): 40h or 0x40.
- Registers in this document are shown in figures and described in tables.
  - Each register figure shows a rectangle divided into fields that represent the fields of the register. Each field is labeled with its bit name, its beginning and ending bit numbers above, and its read/write properties with default reset value below. A legend explains the notation used for the properties.
  - Reserved bits in a register figure can have one of multiple meanings:
    - Not implemented on the device
    - Reserved for future device expansion
    - Reserved for TI testing
    - Reserved configurations of the device that are not supported
  - Writing nondefault values to the Reserved bits could cause unexpected behavior and should be avoided.

## Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## Related Documentation From Texas Instruments

For a complete listing of related documentation and development-support tools for these devices, visit the Texas Instruments website at [www.ti.com](http://www.ti.com).

Additionally, the [TMS320C28x DSP CPU and Instruction Set Reference Guide](#) and the [TMS320C28x Floating Point Unit and Instruction Set Reference Guide](#) must be used in conjunction with this TRM.

## Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**Trademarks**

TI E2E™, C2000™, Code Composer Studio™, and Texas Instruments™ are trademarks of Texas Instruments.

USB Specification Revision 2.0™ is a trademark of Compaq Computer Corp.

All trademarks are the property of their respective owners.

Chapter 1

# C2000™ Microcontrollers Software Support

---



This chapter discusses the C2000Ware for the C2000™ microcontrollers. The C2000Ware can be downloaded from: [www.ti.com/tool/C2000WARE](http://www.ti.com/tool/C2000WARE)

<b>1.1 Introduction.....</b>	<b>92</b>
<b>1.2 C2000Ware Structure.....</b>	<b>92</b>
<b>1.3 Documentation.....</b>	<b>92</b>
<b>1.4 Devices.....</b>	<b>92</b>
<b>1.5 Libraries.....</b>	<b>92</b>
<b>1.6 Code Composer Studio™ Integrated Development Environment (IDE).....</b>	<b>92</b>
<b>1.7 SysConfig and PinMUX Tool.....</b>	<b>93</b>

## 1.1 Introduction

C2000Ware for the C2000™ microcontrollers is a cohesive set of development software and documentation designed to minimize software development time. From device-specific drivers and libraries to device peripheral examples, C2000Ware provides a solid foundation to begin development and evaluation of your product.

C2000Ware can be downloaded from: [www.ti.com/tool/C2000WARE](http://www.ti.com/tool/C2000WARE)

## 1.2 C2000Ware Structure

The C2000Ware software package is organized into the following directory structure as shown in [Table 1-1](#).

**Table 1-1. C2000Ware Root Directories**

Directory Name	Description
boards	Contains the hardware design schematics, BOM, Gerber files, and documentation for C2000 controlCARDS.
device_support	Contains all device-specific support files, bit field headers and device development user's guides.
docs	Contains the C2000Ware package user's guides and the HTML index page of all package documentation.
driverlib	Contains the device-specific driver library and driver-based peripheral examples.
libraries	Contains the device-specific and core libraries.

## 1.3 Documentation

Within C2000Ware, there is an extensive amount of development documentation ranging from board design documentation, to library user's guides, to driver API documentation. The "boards" directory contains all the hardware design, BOM, Gerber files, and more for controlCARDS. To assist with locating the necessary documentation, an HTML page is provided that contains a full list of all the documents in the C2000Ware package. Locate this page in the "docs" directory.

## 1.4 Devices

C2000Ware contains the necessary software and documentation to jumpstart development for C2000™ microcontrollers. Each device includes device-specific common source files, peripheral example projects, bit field headers, and if available, a device peripheral driver library. Additionally, documentation is provided for each device on how to set up a CCS project, as well as give an overview of all the included example projects and assist with troubleshooting. For devices with a driver library, documentation is also included that details all the peripheral APIs available.

To learn more about C2000™ microcontrollers, visit: [www.ti.com/c2000](http://www.ti.com/c2000).

## 1.5 Libraries

The libraries included in C2000Ware range from fixed-point and floating-point math libraries, to specialized DSP libraries, as well as calibration libraries. Each library includes documentation and examples, where applicable. Additionally, the Flash API files and boot ROM source code are located in the "libraries" directory.

## 1.6 Code Composer Studio™ Integrated Development Environment (IDE)

Code Composer Studio™ is an integrated development environment (IDE) that supports TI's microcontroller and embedded processors portfolio. The Code Composer Studio™ IDE comprises a suite of tools used to develop and debug embedded applications. The latest version of Code Composer Studio™ IDE can be obtained at: [www.ti.com/ccstudio](http://www.ti.com/ccstudio)

All projects and examples in C2000Ware are built for and tested with the Code Composer Studio™ IDE. Although the Code Composer Studio™ IDE is not included with the C2000Ware installer, Code Composer Studio™ IDE is easily obtainable in a variety of versions.

## 1.7 SysConfig and PinMUX Tool

To help simplify configuration challenges and accelerate software development, Texas Instruments™ created SysConfig, an intuitive and comprehensive collection of graphical utilities for configuring pins, peripherals, subsystems, and other components. SysConfig helps you manage, expose, and resolve conflicts visually so that you have more time to create differentiated applications.

The tool's output includes C header and code files that can be used with C2000Ware examples or used to configure custom software.

The SysConfig tool automatically selects the pinmux settings that satisfy the entered requirements. The SysConfig tool is delivered integrated in the Code Composer Studio™ IDE, in the C2000Ware GPIO example, as a standalone installer, or can be used by way of the cloud tools portal at: [dev.ti.com](https://dev.ti.com)



This chapter contains a short description of the C28x processor and extended instruction sets.

Further information can be found in the following documents:

- [TMS320C28x CPU and Instruction Set Reference Guide](#)
- [TMS320C28x Extended Instruction Sets Technical Reference Manual](#)
- [Accelerators: Enhancing the Capabilities of the C2000 MCU Family Technical Brief](#)
- [TMS320C28x FPU Primer Application Report](#)

<b>2.1 Introduction</b> .....	<b>95</b>
<b>2.2 C28X Related Collateral</b> .....	<b>95</b>
<b>2.3 Features</b> .....	<b>95</b>
<b>2.4 Floating-Point Unit (FPU)</b> .....	<b>96</b>
<b>2.5 Trigonometric Math Unit (TMU)</b> .....	<b>96</b>
<b>2.6 VCRC Unit</b> .....	<b>97</b>

## 2.1 Introduction

The C28x CPU is a 32-bit fixed-point processor. This device draws from the best features of digital signal processing, reduced instruction set computing (RISC), microcontroller architectures, firmware, and tool sets.

For more information on CPU architecture and instruction set, see the [TMS320C28x CPU and Instruction Set Reference Guide](#).

## 2.2 C28X Related Collateral

### Foundational Materials

- [C2000 Academy - C28x](#)
- [C2000 C28x Migration from COFF to EABI](#)
- [C2000 C28x Optimization Guide](#)
- [C2000 Performance Tips and Tricks](#)
- [C2000 Software Guide](#)
- [CGT Data Blocking C2000](#)
- [Enhancing the Computational Performance of the C2000™ Microcontroller Family Application Report](#)

### Getting Started Materials

- [C2000 Multicore Development User Guide](#)
- [C2000 VCU, Viterbi, Complex Math, and CRC \(Video\)](#)
- [C2000Ware - CLAMath](#)
- [C2000Ware - FPU Fast RTS](#)
- [C2000Ware - FPU Library](#)
- [C2000Ware - Fast Integer Division](#)
- [C2000Ware - Fixed Point Library](#)
- [C2000Ware - IQMath](#)
- [C2000Ware - VCU Library](#)
- [C28x Context Save and Restore](#)
- [CRC Engines in C2000 Devices Application Report](#)
- [Migrating Software From 8-Bit \(Byte\) Addressable CPU's to C28x CPU Application Report](#)
- [TMS320C28x Extended Instruction Sets Application Report](#)
- [TMS320C28x FPU Primer Application Report](#)

### Expert Materials

- [Fast Integer Division - A Differentiated Offering From C2000 Product Family Application Report](#)

## 2.3 Features

The CPU features include a modified Harvard architecture and circular addressing. The RISC features are single-cycle instruction execution, register-to-register operations, and modified Harvard architecture. The microcontroller features include ease of use through an intuitive instruction set, byte packing and unpacking, and bit manipulation. The modified Harvard architecture of the CPU enables instruction and data fetches to be performed in parallel. The CPU can read instructions and data while the CPU writes data simultaneously to maintain the single-cycle instruction operation across the pipeline.

## 2.4 Floating-Point Unit (FPU)

The C28x plus floating-point (C28x+FPU) processor extends the capabilities of the C28x fixed-point CPU by adding registers and instructions to support IEEE single-precision floating point operations.

Devices with the C28x+FPU include the standard C28x register set plus an additional set of floating-point unit registers. The additional floating-point unit registers are the following:

- Eight floating-point result registers, RnH (where n = 0–7)
- Floating-point Status Register (STF)
- Repeat Block Register (RB)

All of the floating-point registers, except the repeat block register, are shadowed. This shadowing can be used in high-priority interrupts for fast context save and restore of the floating-point registers.

For more information, see the [TMS320C28x Extended Instruction Sets Technical Reference Manual](#).

## 2.5 Trigonometric Math Unit (TMU)

The trigonometric math unit (TMU) extends the capabilities of a C28x+FPU by adding instructions and leveraging existing FPU instructions to speed up the execution of common trigonometric and arithmetic operations listed in [Table 2-1](#).

**Table 2-1. TMU Supported Instructions**

Instructions	C Equivalent Operation	Pipeline Cycles
MPY2PIF32 RaH,RbH	$a = b * 2\pi$	2/3
DIV2PIF32 RaH,RbH	$a = b / 2\pi$	2/3
DIVF32 RaH,RbH,RcH	$a = b/c$	5
SQRTF32 RaH,RbH	$a = \text{sqrt}(b)$	5
SINPUF32 RaH,RbH	$a = \sin(b*2\pi)$	4
COSPUF32 RaH,RbH	$a = \cos(b*2\pi)$	4
ATANPUF32 RaH,RbH	$a = \text{atan}(b)/2\pi$	4
QUADF32 RaH,RbH,RcH,RdH	Operation to assist in calculating ATANPU2	5

Exponent instruction IEXP2F32 and logarithmic instruction LOG2F32 have been added to support computation of floating-point power function for the nonlinear proportional integral derivative control (NLPID) component of the C2000 Digital Control Library. These two added instructions reduce the power function calculations from a typical of 300 cycles using library emulation to less than 10 cycles.

No changes have been made to existing instructions, pipeline, or memory bus architecture. All TMU instructions use the existing FPU register set (R0H to R7H) to carry out the operations.

For more information, see the [TMS320C28x Extended Instruction Sets Technical Reference Manual](#).



## 2.6 VCRC Unit

Cyclic redundancy check (CRC) algorithms provide a straightforward method for verifying data integrity over large data blocks, communication packets, or code sections. The C28x+VCRC can perform 8-bit, 16-bit, 24-bit, and 32-bit CRCs. A CRC result register contains the current CRC, which is updated whenever a CRC instruction is executed.

The following are the CRC polynomials used by the CRC calculation logic of VCRC:

- CRC8 polynomial = 0x07
- CRC16 polynomial1 = 0x8005
- CRC16 polynomial2 = 0x1021
- CRC24 polynomial = 0x5D 6DCB
- CRC32 polynomial1 = 0x04C1 1DB7
- CRC32 polynomial2 = 0x1EDC 6F41

This module can calculate CRCs for a byte of data in a single cycle. The CRC calculation for CRC8, CRC16, CRC24 and CRC32 is done byte-wise (instead of computing on a complete 16-bit or 32-bit data read by the C28x core) to match the byte-wise computation requirement mandated by various standards.

The VCRC Unit also allows the user to provide the size (1b-32b) and value of any polynomial to fit custom CRC requirements. The CRC execution time increases to 3 cycles when using a custom polynomial.

For more information, see the [TMS320C28x Extended Instruction Sets Technical Reference Manual](#).

## Chapter 3 System Control and Interrupts



The system-level functionality of this microcontroller configures the clocking, resets, and interrupts of the CPU and peripherals, as well as the operation of the on-chip memories, timers, and security features.

3.1 Introduction.....	99
3.2 Power Management.....	100
3.3 Device Identification and Configuration Registers.....	100
3.4 Resets.....	100
3.5 Peripheral Interrupts.....	103
3.6 Exceptions and Non-Maskable Interrupts.....	117
3.7 Clocking.....	118
3.8 32-Bit CPU Timers 0/1/2.....	133
3.9 Watchdog Timer.....	134
3.10 Low-Power Modes.....	137
3.11 Memory Controller Module.....	140
3.12 JTAG.....	148
3.13 Live Firmware Update.....	148
3.14 System Control Register Configuration Restrictions.....	153
3.15 Software.....	154
3.16 SYSCTRL Registers.....	178

### 3.1 Introduction

System-level configuration is controlled by a group of submodules that are collectively referred to as the system control module. The system control module provides the following capabilities:

- System-level resets, including power-on and brownout resets
- Clock source selection and PLL configuration
- Missing clock detection
- Clock-gating low-power modes
- Peripheral interrupt handling
- Non-maskable interrupts for certain fault conditions
- Three 32-bit timers
- Windowed watchdog timer, which can generate an interrupt or a reset
- RAM initialization, write protection, and controller control
- Flash memory ECC, wait state, and cache configuration
- Dual-zone code security module

#### 3.1.1 SYSTCTL Related Collateral

##### Foundational Materials

- [C2000 MCU JTAG Connectivity Debug Application Report](#)

##### Getting Started Materials

- [C28x Interrupt Nesting](#)
- [Debugging JTAG](#)
- [Enhancing Device Security by Using JTAGLOCK Feature Application Report](#)
- [Interrupt FAQ for C2000](#)
- [XDS Target Connection Guide](#)

##### Expert Materials

- [C2000 CPU Memory Built-In Self-Test Application Report](#)
- [Live Firmware Update Without Device Reset on C2000 MCUs Application Report](#)
- [Programming of External Nonvolatile Memory Using SDFlash for TMS320C28x Devices Application Report](#)
- [Software Phased-Locked Loop \(PLL\) Design Using C2000 Microcontrollers Application Report](#)

#### 3.1.2 LOCK Protection on System Configuration Registers

Several system configuration registers are protected from spurious CPU writes by LOCK registers. Once these associated LOCK register bits are set, the respective locked registers can no longer be modified by software. See the register descriptions for details.

#### 3.1.3 EALLOW Protection

Some registers in the system are protected from spurious CPU writes by the EALLOW protection mechanism. This uses the special CPU instructions EALLOW and EDIS to enable and disable access to protected registers. The current protection state is given by the EALLOW bit in the CPU ST1 register, as shown in [Table 3-1](#).

Register protection is enabled by default at startup. While protected, all writes to protected registers by the CPU are ignored. Only CPU reads, JTAG reads, and JTAG writes are allowed. If protection is disabled by executing the EALLOW instruction, the CPU is allowed to write freely to protected registers. After modifying registers, the registers can once again be protected by executing the EDIS instruction to clear the EALLOW bit.

Writes to the clock configuration and peripheral clock enable registers can be disabled until the next reset by writing to special lock registers.

**Table 3-1. Access to EALLOW-Protected Registers**

EALLOW Bit	CPU Writes	CPU Reads	JTAG Writes	JTAG Reads
0	Ignored	Allowed <sup>(1)</sup>	Allowed	Allowed
1	Allowed	Allowed	Allowed	Allowed

(1) The EALLOW bit is overridden by way of the JTAG port, allowing full access of protected registers during debug from the Code Composer Studio™ IDE interface.

## 3.2 Power Management

The TMS320F28P55x MCU supports both internal generation of the 1.2V rail for single-supply operation or externally supplied 1.2V into the device. The internal VREG is controlled using the VREGENZ pin: if enabled, the 1.2V rail is generated by the device; if disabled, the 1.2V rail is supplied from an external source. For more details, see [TMS320F28P55x Real-Time Microcontrollers](#).

## 3.3 Device Identification and Configuration Registers

The device identification registers and configuration registers provide information on the part number, product family, revision, pin count, qualification status, and feature availability of the device.

All of the device information is part of the DEV\_CFG\_REGS space. The identification registers are PARTIDL, PARTIDH, and REVID.

A 256-bit Unique ID (UID) is available in UID\_REGS. The 256 bits are separated into these registers:

- UID\_PSRAND0-4: 160 bits of pseudo-random data
- UID\_UNIQUE: 64-bit unique data; the value in this register is unique across all devices in the same PARTIDH
- UID\_CHECKSUM: 32-bit Fletcher checksum of UID\_PSRAND0-4 and UID\_UNIQUE and calculated as either little-endian or big-endian during factory testing

## 3.4 Resets

This section explains the types and effects of the different resets on this device.

### 3.4.1 Reset Sources

[Table 3-2](#) summarizes the various reset signals and the effect on the device.

**Table 3-2. Reset Signals**

Reset Source	CPU Core Reset (C28x, FPU, VCU)	Peripherals Reset	JTAG / Debug Logic Reset	IOs	XRS Output
POR	Yes	Yes	Yes	Hi-Z	Yes
BOR	Yes	Yes	Yes	Hi-Z	Yes
XRS Pin	Yes	Yes	No	Hi-Z	-
WDRS	Yes	Yes	No	Hi-Z	Yes
NMIWDRS	Yes	Yes	No	Hi-Z	Yes
SYSRS (Debugger Reset)	Yes	Yes	No	Hi-Z	No
SCCRESET	Yes	Yes	No	Hi-Z	No
SIMRESET.XRS	Yes	Yes	No	Hi-Z	Yes
SIMRESET.CPU1RS	Yes	Yes	No	Hi-Z	No

The resets can be divided into two groups:

- Chip-level resets ( $\overline{XRS}$ , POR, BOR,  $\overline{WDRS}$ ,  $\overline{SIMRESET.XRS}$ , and  $\overline{NMIWDRS}$ ), which reset all or almost all of the device.
- System resets ( $\overline{SYSRS}$ ,  $\overline{SIMRESET.CPU1RS}$ , and  $\overline{SCCRESET}$ ), which reset a large subset of the device but maintain some system-level configuration.

After a reset, the reset cause register (RESC) is updated with the reset cause. The bits in this register maintain the state across multiple resets. The bits can only be cleared by a power-on reset (POR) or by writing ones to the RESCCLR register. Some are cleared by the boot ROM as part of the start-up routines.

Many peripheral modules have individual resets accessible through the SOFTPRESx registers. For information about a module's reset state, refer to the appropriate chapter for that module.

After any reset, the CPU begins execution from address 0x3FFFC0 (the reset vector), which is in the boot ROM. After running the boot ROM code, the CPU typically branches to the start of the Flash memory at address 0x80000. For more information on controlling the boot process, see [Chapter 4](#).

---

#### Note

After a POR, the boot ROMs clear the M0/M1, LSx, GSx, and message RAMs to make sure that the memories contain valid ECC or parity.

---

### 3.4.2 External Reset ( $\overline{XRS}$ )

The external reset ( $\overline{XRS}$ ) is the main chip-level reset for the device and resets the CPU, all peripherals and I/O pin configurations, and most of the system control registers. There is a dedicated open-drain pin for  $\overline{XRS}$ . This pin can be used to drive reset pins for other ICs in the application, and can be driven by an external source. The  $\overline{XRS}$  is driven internally during watchdog, NMI, and power-on resets.

The XRSn bit in the RESC register is set whenever  $\overline{XRS}$  is driven low for any reason. This bit is then cleared by the boot ROM.

### 3.4.3 Simulate External Reset ( $\overline{SIMRESET.XRS}$ )

In some cases, the user can need to simulate the external reset ( $\overline{XRS}$ ) in software. This can be done using software by setting XRSn bit to 1 in SIMRESET register. This toggles the  $\overline{XRS}$  pin and resets the full device (just like an external reset).

After this reset, the SIMRESET\_XRSn and XRSn bits in the RESC register are set. Software can read these bits to know the cause of reset and clear the status by writing a 1 into corresponding bits in RESCCLR register.

### 3.4.4 Power-On Reset (POR)

The power-on reset (POR) circuit creates a clean reset throughout the device during power-up, suppressing glitches on the GPIOs. The  $\overline{XRS}$  pin is held low for the duration of the POR. In most applications,  $\overline{XRS}$  is held low long enough to reset other system ICs, but some applications can require a longer pulse. In these cases, the  $\overline{XRS}$  pin can be driven low externally to provide the correct reset duration. A POR resets everything that  $\overline{XRS}$  does, along with a few other registers – the reset cause register (RESC), the NMI shadow flag register (NMISHDFLG), and the X1 clock counter register (X1CNT). A POR also resets the debug logic used by the JTAG port.

After a POR, the POR and XRSn bits in RESC are set. These bits are then cleared by the boot ROM.

### 3.4.5 Brown-Out Reset (BOR)

The brown-out reset (BOR) is an internal supply voltage supervisor (SVS) circuit that monitors the VDDIO supply for glitches or supply interruptions. If the VDDIO supply voltage drops below operational voltage range, this circuit forces the XRSn pin low until the fault is removed and the supply voltage returns to the minimum operational voltage. A BOR resets everything in the same manner as a POR reset.

The BOR circuit is enabled by default and is always active during power up or after any type of reset. To disable the BOR circuit, set the BORLVMONDIS bit in the VMONCTL register.

### 3.4.6 Debugger Reset ( $\overline{\text{SYSRS}}$ )

During development, it is sometimes necessary to reset the CPU and the peripherals without disconnecting the debugger or disrupting the system-level configuration. To facilitate this, the CPU has a subsystem reset, which can be triggered by a debugger using Code Composer Studio™ IDE. This reset ( $\overline{\text{SYSRS}}$ ) resets the CPU, the peripherals, many system control registers (including the clock gating and LPM configuration), and all I/O pin configurations.

The  $\overline{\text{SYSRS}}$  does not reset the ICEPick debug module, the device capability registers, the clock source and PLL configurations, the missing clock detection state, the PIE vector fetch error handler address, the NMI flags, the analog trims, or anything reset only by a POR (see [Section 3.4.4](#)).

### 3.4.7 Simulate CPU Reset (SIMRESET)

In some cases, you can simulate the CPU reset ( $\overline{\text{SYSRS}}$ ) in software. This can be done by setting the CPU1RSn bit to 1 in the SIMRESET register by CPU1 software. This toggles CPU1.SYSRS signals, resetting the CPU (just like the debugger reset).

After this reset, the SIMRESET\_CPU1RSn bit in the RESC register is set. Software can read this bit to know the cause of the reset and clear the status by writing a 1 into the corresponding bit in the RESCCLR register.

### 3.4.8 Watchdog Reset ( $\overline{\text{WDRS}}$ )

The device has a watchdog timer that can optionally trigger a reset if it is not serviced by the CPU within a user-specified amount of time. This watchdog reset ( $\overline{\text{WDRS}}$ ) produces an  $\overline{\text{XRS}}$  that lasts for 512 INTOSC1 cycles.

After a watchdog reset, the WDRSn and XRSn bits in RESC are set.

### 3.4.9 NMI Watchdog Reset ( $\overline{\text{NMIWDRS}}$ )

The device has a non-maskable interrupt (NMI) module that detects hardware errors in the system. The NMI module has a watchdog timer that triggers a reset if the CPU does not respond to an error within a user-specified amount of time. This NMI watchdog reset ( $\overline{\text{NMIWDRS}}$ ) produces an  $\overline{\text{XRS}}$  that lasts for 512 INTOSC1 cycles.

After an NMI watchdog reset, the NMIWDRSn and XRSn bits in RESC are set.

### 3.4.10 DCSM Safe Code Copy Reset ( $\overline{\text{SCCRESET}}$ )

The device has a dual-zone code security module (DCSM) that blocks read access to certain areas of the Flash memory. To facilitate CRC checks and copying of CLA code, TI provides ROM functions to securely access those memory areas. To prevent security breaches, interrupts must be disabled before calling these functions. If a vector fetch occurs in a safe copy or CRC function, the DCSM triggers a reset. This security reset ( $\overline{\text{SCCRESET}}$ ) is similar to a  $\overline{\text{SYSRS}}$ . However, the security reset also resets the debug logic to deny access to a potential attacker.

After a security reset, the SCCRESETn bit in RESC is set.

### 3.5 Peripheral Interrupts

This section explains the peripheral interrupt handling on the device. Non-maskable interrupts are covered in [Section 3.6](#). Software interrupts and emulation interrupts are not covered in this chapter (see the [TMS320C28x CPU and Instruction Set Reference Guide](#)).

#### 3.5.1 Interrupt Concepts

An interrupt is a signal that causes the CPU to pause the current execution and branch to a different piece of code known as an interrupt service routine (ISR). This is a useful mechanism for handling peripheral events, and involves less CPU overhead or program complexity than register polling. However, because interrupts are asynchronous to the program flow, care must be taken to avoid conflicts over resources that are accessed both in interrupts and in the main program code.

Interrupts propagate to the CPU through a series of flag and enable registers. The flag registers store the interrupt until the interrupt is processed. The enable registers block the propagation of the interrupt. When an interrupt signal reaches the CPU, the CPU fetches the appropriate ISR address from a list called the vector table.

#### 3.5.2 Interrupt Architecture

The C28x CPU has 14 peripheral interrupt lines. Two of the interrupts (INT13 and INT14) are connected directly to CPU timers 1 and 2, respectively. The remaining 12 interrupts are connected to peripheral interrupt signals through the enhanced Peripheral Interrupt Expansion module (ePIE, or PIE as a shortened version). The PIE multiplexes up to 16 peripheral interrupts into each CPU interrupt line and also expands the vector table to allow each interrupt to have an ISR. This allows the CPU to support a large number of peripherals.

An interrupt path is divided into three stages: the peripheral, the PIE, and the CPU. Each stage has enable and flag registers. This system allows the CPU to handle one interrupt while others are pending, implement and prioritize nested interrupts in software, and disable interrupts during certain critical tasks.

Figure 3-1 shows the interrupt architecture for this device.




Figure 3-1. Device Interrupt Architecture

### 3.5.2.1 Peripheral Stage

Each peripheral has a unique interrupt configuration, which is described in that peripheral's chapter. Some peripherals allow multiple events to trigger the same interrupt signal. For example, a communications peripheral can use the same interrupt to indicate that data has been received or that there has been a transmission error. The cause of the interrupt can be determined by reading the peripheral's status register. Often, the bits in the status register must be cleared manually before another interrupt is generated.

### 3.5.2.2 PIE Stage

The PIE provides individual flag and enable register bits for each of the peripheral interrupt signals, which are sometimes called PIE channels. These channels are grouped according to the associated CPU interrupt. Each PIE group has one 8-bit enable register (PIEIERx), one 8-bit flag register (PIEIFRx), and one bit in the PIE acknowledge register (PIEACK). The PIEACK register bit acts as a common interrupt mask for the entire PIE group.

When the CPU receives an interrupt, the CPU fetches the address of the ISR from the PIE. The PIE returns the vector for the lowest-numbered channel in the group that is both flagged and enabled. This gives lower-numbered interrupts a higher priority when multiple interrupts are pending.

If no interrupt is both flagged and enabled, the PIE returns the vector for channel 1. This condition does not happen unless software changes the state of the PIE while an interrupt is propagating. [Section 3.5.4](#) contains procedures for safely modifying the PIE configuration once interrupts have been enabled.

### 3.5.2.3 CPU Stage

Like the PIE, the CPU provides flag and enable register bits for each of the interrupts. There is one enable register (IER) and one flag register (IFR), both of which are internal CPU registers. There is also a global interrupt mask, which is controlled by the INTM bit in the ST1 register. This mask can be set and cleared using the CPU's SETC and CLRC instructions. In C code, C2000Ware's DINT and EINT macros can be used for this purpose.

Writes to IER and INTM are atomic operations. In particular, if INTM is set, the next instruction in the pipeline runs with interrupts disabled. No software delays are needed.



### 3.5.3 Interrupt Entry Sequence

Figure 3-2 shows how peripheral interrupts propagate to the CPU.




Figure 3-2. Interrupt Propagation Path

When a peripheral generates an interrupt (on PIE group x, channel y), the interrupt triggers the following sequence of events:

1. The interrupt is latched in PIEIFRx.y.
2. If PIEIERx.y is set, the interrupt propagates.
3. If PIEACK.x is clear, the interrupt propagates and PIEACK.x is set.
4. The interrupt is latched in IFR.x.
5. If IER.x is set, the interrupt propagates.
6. If INTM is clear, the CPU receives the interrupt.
7. Any instructions in the D2 or later stage of the pipeline are run to completion. Instructions in earlier stages are flushed.
8. The CPU saves the context on the stack.
9. IFR.x and IER.x are cleared. INTM is set. EALLOW is cleared.
10. The CPU fetches the ISR vector from the PIE. PIEIFRx.y is cleared.
11. The CPU branches to the ISR.

The interrupt latency is the time between PIEIFRx.y latching the interrupt and the first ISR instruction entering the execution stage of the CPU pipeline. The minimum interrupt latency is 14 SYSCLK cycles. Wait states on the ISR or stack memories add to the latency. External interrupts add a minimum of two SYSCLK cycles for GPIO synchronization plus extra time for input qualification (if used). Loops created using the C28x RPT instruction cannot be interrupted.

### 3.5.4 Configuring and Using Interrupts

At power-up, no interrupts are enabled by default. The PIEIER and IER registers are cleared and INTM is set. The application code is responsible for configuring and enabling all peripheral interrupts.

#### 3.5.4.1 Enabling Interrupts

To enable a peripheral interrupt, perform the following steps:

1. Disable interrupts globally (DINT or SETC INTM).
2. Enable the PIE by setting the ENPIE bit of the PIECTRL register.
3. Write the ISR vector for each interrupt to the appropriate location in the PIE vector table, which can be found in [Section 3.5.8](#). Note that the vector table is EALLOW-protected.
4. Set the appropriate PIEIERx bit for each interrupt. The PIE group and channel assignments can be found in [Section 3.5.8](#).
5. Set the CPU IER bit for any PIE group containing enabled interrupts.
6. Enable the interrupt in the peripheral.
7. Enable interrupts globally (EINT or CLRC INTM).

Step 4 does not apply to the Timer1 and Timer2 interrupts, which connect directly to the CPU.

#### 3.5.4.2 Handling Interrupts

ISRs are similar to normal functions, but must do the following:

1. Save and restore the state of certain CPU registers (if used).
2. Clear the PIEACK bit for the interrupt group.
3. Return using the IRET instruction.

Requirements 1 and 3 are handled automatically by the TMS320C28x C compiler if the function is defined using the `__interrupt` keyword. For information on this keyword, see the Keywords section of the [TMS320C28x Optimizing C/C++ Compiler v6.2.4 User's Guide](#). For information on writing assembly code to handle interrupts, see the Standard Operation for Maskable Interrupts section of the [TMS320C28x CPU and Instruction Set Reference Guide](#).

The PIEACK bit for the interrupt group must be cleared manually in user code. This is normally done at the end of the ISR. If the PIEACK bit is not cleared, the CPU does not receive any further interrupts from that group. This does not apply to the Timer1 and Timer2 interrupts, which do not go through the PIE.

#### 3.5.4.3 Disabling Interrupts

To disable all interrupts, set the CPUs global interrupt mask using DINT or SETC INTM. It is not necessary to add NOPs after setting INTM or modifying IER – the next instruction executes with interrupts disabled.

Individual interrupts can be disabled using the PIEIERx registers, but care must be taken to avoid race conditions. If an interrupt signal is already propagating when the PIEIER write completes, the interrupt signal can reach the CPU and trigger a spurious interrupt condition. To avoid this, use the following procedure:

1. Disable interrupts globally (DINT or SETC INTM).
2. Clear the PIEIER bit for the interrupt.
3. Wait 5 cycles to make sure that any propagating interrupt has reached the CPU IFR register.
4. Clear the CPU IFR bit for the interrupt's PIE group.
5. Clear the PIEACK bit for the interrupt's PIE group.
6. Enable interrupts globally (EINT or CLRC INTM).

Interrupt groups can be disabled using the CPU IER register. This cannot cause a race condition, so no special procedure is needed.

The PIEIFR bits must never be cleared in software since the read/modify/write operation can cause incoming interrupts to be lost. The only safe way to clear a PIEIFR bit is to have the CPU take the interrupt. The following procedure can be used to bypass the normal ISR:

1. Disable interrupts globally (DINT or SETC INTM).
2. Modify the PIE vector table to map the PIEIFR bit's interrupt vector to an empty ISR. This ISR only contains a return from interrupt instruction (IRET).
3. Disable the interrupt in the peripheral registers.
4. Enable interrupts globally (EINT or CLRC INTM).
5. Wait for the pending interrupt to be serviced by the empty ISR.
6. Disable interrupts globally.
7. Modify the PIE vector table to map the interrupt vector back to the original ISR.
8. Clear the PIEACK bit for the interrupt's PIE group.
9. Enable interrupts globally.

#### 3.5.4.4 Nesting Interrupts

By default, interrupts do not nest. It is possible to nest and prioritize interrupts using software control of the IER and PIEIERx registers. Example code can be found in C2000Ware and documentation is available at [software-dl.ti.com/C2000/docs/c28x\\_interrupt\\_nesting/html/index.html](http://software-dl.ti.com/C2000/docs/c28x_interrupt_nesting/html/index.html).

#### 3.5.4.5 Vector Address Validity Check

The ePIE vector table memory is protected using a parity check. Upon each vector fetch from the ePIE, a parity check is performed. If a parity failure occurs during vector fetch, the ePIE returns either a user defined error handler routine (if PIEVERRADDR is defined with a non 0x003FFFFFFF value), or the default boot ROM handler at address 0x3FFFBE. The ePIE also sends trip signals to the EPWMs.

The parity check only returns the error handler value if the failure occurs during vector fetch. Parity errors during data read is handled by the memory controller module and logged by UCERRFLG register in MEMORY\_ERROR\_REGS. The address that caused the error is located in the UCCPUREADDR register. If the error address logged is between 0xD00 to 0xDFF, then the error is a PIE parity error. Additionally, a parity error during vector fetch does not flag an uncorrectable error NMI.

### 3.5.5 PIE Channel Mapping

Table 3-3 shows the PIE group and channel assignments for each peripheral interrupt. Each row is a group, and each column is a channel within that group. When multiple interrupts are pending, the lowest-numbered channel is the lowest-numbered group is serviced first. Thus, the interrupts at the top of the table have the highest priority, and the interrupts at the bottom have the lowest priority.

**Note**

Cells that are empty are Reserved.

**Table 3-3. PIE Channel Mapping**

	INTx.1	INTx.2	INTx.3	INTx.4	INTx.5	INTx.6	INTx.7	INTx.8	INTx.9	INTx.10	INTx.11	INTx.12	INTx.13	INTx.14	INTx.15	INTx.16
INT1.y	ADCA1	ADCB1	ADCC1	XINT1	XINT2	SYS_ER R	TIMER0	WAKE	ADCD1	ADCE1						
INT2.y	EPWM1 _TZ	EPWM2_ TZ	EPWM3_ TZ	EPWM4_ TZ	EPWM5_ TZ	EPWM6_ TZ	EPWM7_ TZ	EPWM8_ TZ	EPWM9_ TZ	EPWM10_ TZ	EPWM11_ TZ	EPWM12_ TZ				
INT3.y	EPWM1	EPWM2	EPWM3	EPWM4	EPWM5	EPWM6	EPWM7	EPWM8	EPWM9	EPWM10	EPWM11	EPWM12				
INT4.y	ECAP1	ECAP2														
INT5.y	EQEP1	EQEP2	EQEP3		CLB1	CLB2										
INT6.y	SPIA_R X	SPIA_TX	SPIB_R X	SPIB_TX			DCC0	DCC1								
INT7.y	DMA_C H1	DMA_CH 2	DMA_C H3	DMA_C H4	DMA_C H5	DMA_C H6	PMBUS A				FSITXA_I NT1	FSITXA_I NT2	FSIRXA_I NT1	FSIRXA_I NT2		
INT8.y	I2CA	I2CA_FI FO	I2CB	I2CB_FI FO	SCIC_R X	SCIC_T X			LINA_0	LINA_1						
INT9.y	SCIA_R X	SCIA_TX	SCIB_R X	SCIB_TX			MCANA SS0	MCANA SS1	MCANB SS0	MCANBS S1	MCANBS S_ECC_C ORR_PLS	MCANBS S_WAKE_ AND_TS_ PLS			USB	NPU
INT10.y	ADCA_E VT	ADCA2	ADCA3	ADCA4	ADCB_E VT	ADCB2	ADCB3	ADCB4	ADCC_E VT	ADCC2	ADCC3	ADCC4	ADCD_EV T	ADCD2	ADCD3	ADCD4
INT11.y	CLA1_1	CLA1_2	CLA1_3	CLA1_4	CLA1_5	CLA1_6	CLA1_7	CLA1_8	ADCE_E VT	ADCE2	ADCE3	ADCE4				
INT12.y	XINT3	XINT4	XINT5		FLSS_IN T		MCANA SS_WAK E_AND_ TS_PLS	MCANA SS_ECC _CORR_ PLS					AES_INT			

### 3.5.6 PIE Interrupt Priority

#### 3.5.6.1 Channel Priority

For every PIE group, the low number channels in the group have the highest priority. For instance in PIE group 1, channel 1.1 has priority over channel 1.3. If those two enabled interrupts occurred simultaneously, channel 1.1 is serviced first with channel 1.3 left pending. Once the ISR for channel 1.1 completes and provided there are no other enabled and pending interrupts for PIE group 1, channel 1.3 is serviced. However, for the CPU to service any more interrupts from a PIE group, PIEACK for the group must be cleared. For this specific example, for channel 1.3 to be serviced, channel 1.1's ISR has to clear PIEACK for group 1.

The following example describes an alternative scenario: channel 1.1 is currently being serviced by the CPU, channel 1.3 is pending and before channel 1.1's ISR completes, channel 1.2 that is enabled also comes in. Since channel 1.2 has a higher priority than channel 1.3, the CPU services channel 1.2 and channel 1.3 is still left pending. Using the steps from the Interrupt Entry Sequence ([Section 3.5.3](#)), channel 1.2 interrupt can happen as late as step 10 (the CPU fetches the ISR vector from the PIE. PIEIFRx.y is cleared) and the channel is still serviced ahead of channel 1.3.

#### 3.5.6.2 Group Priority

Generally, the lowest channel in the lowest PIE group has the highest priority. An example of this is channels 1.1 and 2.1. Those two channels have the highest priority in the respective groups. If the interrupts for those two enabled channels happened simultaneously and provided there are no other enabled and pending interrupts, channel 1.1 is serviced first by the CPU with channel 2.1 left pending.

However, there are cases where channel priority supersedes group priority. This special case happens depending on which step the CPU is currently at in the Interrupt Entry Sequence ([Section 3.5.3](#)).

The following illustrates an example of this special case.

The CPU is about to service channel 2.3 and is currently going through the steps in the Interrupt Entry Sequence ([Section 3.5.3](#)).

1. As the CPU reaches step 10 (the CPU fetches the ISR vector from the PIE. PIEIFRx.y is cleared), two enabled interrupts: channel 1.1 and channel 2.1 come in.
2. Due to channel priority, channel 2.1 is serviced ahead of channel 2.3. However, group priority dictates that channel 1.1 be serviced ahead of channels 2.1 and 2.3.
3. Channel priority supersedes here and channel 2.1 is serviced ahead of channels 1.1 and 2.3.
4. After channel 2.1 completes, channel 1.1 is serviced followed by channel 2.3.

Group priority is only specified if no interrupts are currently being serviced, that is, the Interrupt Entry Sequence ([Section 3.5.3](#)) is not executing.

### 3.5.7 System Error

SYS\_ERR consolidate several sources of interrupts (see Figure 3-3). These sources set the respective bit in the SYS\_ERR\_INT\_FLG register. Any set bit in the SYS\_ERR\_INT\_FLG register also sets the global interrupt (GINT) bit. The GINT bit has to be cleared before any SYS\_ERR interrupt is generated. If the GINT bit is cleared with the source flags still set, another SYS\_ERR interrupt is fired; therefore, it is recommended to clear the source flags before clearing the GINT bit.




Figure 3-3. System Error

### 3.5.8 Vector Tables

Table 3-4 shows the CPU interrupt vector table. The vectors for INT1–INT12 are not used in this device. The reset vector is fetched from the boot ROM instead of from this table. All vectors are EALLOW-protected.

Table 3-5 shows the PIE vector table.

**Table 3-4. CPU Interrupt Vectors**

Name	Vector ID	Address	Size (x16)	Description	Core Priority	ePIE Group Priority
Reset	0	0x0000 0D00	2	Reset is always fetched from location 0x003F_FFC0 in Boot ROM	1 (Highest)	-
INT1	1	0x0000 0D02	2	Not used. See PIE Group 1	5	-
INT2	2	0x0000 0D04	2	Not used. See PIE Group 2	6	-
INT3	3	0x0000 0D06	2	Not used. See PIE Group 3	7	-
INT4	4	0x0000 0D08	2	Not used. See PIE Group 4	8	-
INT5	5	0x0000 0D0A	2	Not used. See PIE Group 5	9	-
INT6	6	0x0000 0D0C	2	Not used. See PIE Group 6	10	-
INT7	7	0x0000 0D0E	2	Not used. See PIE Group 7	11	-
INT8	8	0x0000 0D10	2	Not used. See PIE Group 8	12	-
INT9	9	0x0000 0D12	2	Not used. See PIE Group 9	13	-
INT10	10	0x0000 0D14	2	Not used. See PIE Group 10	14	-
INT11	11	0x0000 0D16	2	Not used. See PIE Group 11	15	-
INT12	12	0x0000 0D18	2	Not used. See PIE Group 12	16	-
INT13	13	0x0000 0D1A	2	CPU TIMER1 Interrupt	17	-
INT14	14	0x0000 0D1C	2	CPU TIMER2 Interrupt	18	-
DATALOG	15	0x0000 0D1E	2	CPU Data Logging Interrupt	19 (lowest)	-
RTOSINT	16	0x0000 0D20	2	CPU Real-Time OS Interrupt	4	-
RSVD	17	0x0000 0D22	2	Reserved	2	-
NMI	18	0x0000 0D24	2	Non-Maskable Interrupt	3	-
ILLEGAL	19	0x0000 0D26	2	Illegal Instruction (ITRAP)	-	-
USER 1	20	0x0000 0D28	2	User-Defined Trap	-	-
USER 2	21	0x0000 0D2A	2	User-Defined Trap	-	-
USER 3	22	0x0000 0D2C	2	User-Defined Trap	-	-
USER 4	23	0x0000 0D2E	2	User-Defined Trap	-	-
USER 5	24	0x0000 0D30	2	User-Defined Trap	-	-
USER 6	25	0x0000 0D32	2	User-Defined Trap	-	-
USER 7	26	0x0000 0D34	2	User-Defined Trap	-	-
USER 8	27	0x0000 0D36	2	User-Defined Trap	-	-
USER 9	28	0x0000 0D38	2	User-Defined Trap	-	-
USER 10	29	0x0000 0D3A	2	User-Defined Trap	-	-
USER 11	30	0x0000 0D3C	2	User-Defined Trap	-	-
USER 12	31	0x0000 0D3E	2	User-Defined Trap	-	-

**Table 3-5. PIE Interrupt Vectors**

Name	Vector ID	Address	Size (x16)	Description	Core Priority	ePIE Group priority
<b>PIE Group 1 Vectors - Muxed into CPU INT1</b>						
INT1.1	32	0x0000 0D40	2	ADCA1 interrupt	5	1 (Highest)
INT1.2	33	0x0000 0D42	2	ADCB1 interrupt	5	2
INT1.3	34	0x0000 0D44	2	ADCC1 interrupt	5	3
INT1.4	35	0x0000 0D46	2	XINT1 interrupt	5	4
INT1.5	36	0x0000 0D48	2	XINT2 interrupt	5	5
INT1.6	37	0x0000 0D4A	2	SYS_ERR interrupt	5	6
INT1.7	38	0x0000 0D4C	2	TIMER0 interrupt	5	7
INT1.8	39	0x0000 0D4E	2	WAKE interrupt	5	8
INT1.9	128	0x0000 0E00	2	ADCD1 interrupt	5	9
INT1.10	129	0x0000 0E02	2	ADCE1 interrupt	5	10
INT1.11	130	0x0000 0E04	2	Reserved	5	11
INT1.12	131	0x0000 0E06	2	Reserved	5	12
INT1.13	132	0x0000 0E08	2	Reserved	5	13
INT1.14	133	0x0000 0E0A	2	Reserved	5	14
INT1.15	134	0x0000 0E0C	2	Reserved	5	15
INT1.16	135	0x0000 0E0E	2	Reserved	5	16 (Lowest)
<b>PIE Group 2 Vectors - Muxed into CPU INT2</b>						
INT2.1	40	0x0000 0D50	2	EPWM1 trip zone interrupt	6	1 (Highest)
INT2.2	41	0x0000 0D52	2	EPWM2 trip zone interrupt	6	2
INT2.3	42	0x0000 0D54	2	EPWM3 trip zone interrupt	6	3
INT2.4	43	0x0000 0D56	2	EPWM4 trip zone interrupt	6	4
INT2.5	44	0x0000 0D58	2	EPWM5 trip zone interrupt	6	5
INT2.6	45	0x0000 0D5A	2	EPWM6 trip zone interrupt	6	6
INT2.7	46	0x0000 0D5C	2	EPWM7 trip zone interrupt	6	7
INT2.8	47	0x0000 0D5E	2	EPWM8 trip zone interrupt	6	8
INT2.9	136	0x0000 0E10	2	EPWM9 trip zone interrupt	6	9
INT2.10	137	0x0000 0E12	2	EPWM10 trip zone interrupt	6	10
INT2.11	138	0x0000 0E14	2	EPWM11 trip zone interrupt	6	11
INT2.12	139	0x0000 0E16	2	EPWM12 trip zone interrupt	6	12
INT2.13	140	0x0000 0E18	2	Reserved	6	13
INT2.14	141	0x0000 0E1A	2	Reserved	6	14
INT2.15	142	0x0000 0E1C	2	Reserved	6	15
INT2.16	143	0x0000 0E1E	2	Reserved	6	16 (Lowest)
<b>PIE Group 3 Vectors - Muxed into CPU INT3</b>						
INT3.1	48	0x0000 0D60	2	EPWM1 interrupt	7	1 (Highest)
INT3.2	49	0x0000 0D62	2	EPWM2 interrupt	7	2
INT3.3	50	0x0000 0D64	2	EPWM3 interrupt	7	3
INT3.4	51	0x0000 0D66	2	EPWM4 interrupt	7	4
INT3.5	52	0x0000 0D68	2	EPWM5 interrupt	7	5
INT3.6	53	0x0000 0D6A	2	EPWM6 interrupt	7	6
INT3.7	54	0x0000 0D6C	2	EPWM7 interrupt	7	7
INT3.8	55	0x0000 0D6E	2	EPWM8 interrupt	7	8
INT3.9	144	0x0000 0E20	2	EPWM9 interrupt	7	9



**Table 3-5. PIE Interrupt Vectors (continued)**

Name	Vector ID	Address	Size (x16)	Description	Core Priority	ePIE Group priority
INT3.10	145	0x0000 0E22	2	EPWM10 interrupt	7	10
INT3.11	146	0x0000 0E24	2	EPWM11 interrupt	7	11
INT3.12	147	0x0000 0E26	2	EPWM12 interrupt	7	12
INT3.13	148	0x0000 0E28	2	Reserved	7	13
INT3.14	149	0x0000 0E2A	2	Reserved	7	14
INT3.15	150	0x0000 0E2C	2	Reserved	7	15
INT3.16	151	0x0000 0E2E	2	Reserved	7	16 (Lowest)
<b>PIE Group 4 Vectors - Muxed into CPU INT4</b>						
INT4.1	56	0x0000 0D70	2	ECAP1 interrupt	8	1 (Highest)
INT4.2	57	0x0000 0D72	2	ECAP2 interrupt	8	2
INT4.3	58	0x0000 0D74	2	Reserved	8	3
INT4.4	59	0x0000 0D76	2	Reserved	8	4
INT4.5	60	0x0000 0D78	2	Reserved	8	5
INT4.6	61	0x0000 0D7A	2	Reserved	8	6
INT4.7	62	0x0000 0D7C	2	Reserved	8	7
INT4.8	63	0x0000 0D7E	2	Reserved	8	8
INT4.9	152	0x0000 0E30	2	Reserved	8	9
INT4.10	153	0x0000 0E32	2	Reserved	8	10
INT4.11	154	0x0000 0E34	2	Reserved	8	11
INT4.12	155	0x0000 0E36	2	Reserved	8	12
INT4.13	156	0x0000 0E38	2	Reserved	8	13
INT4.14	157	0x0000 0E3A	2	Reserved	8	14
INT4.15	158	0x0000 0E3C	2	Reserved	8	15
INT4.16	159	0x0000 0E3E	2	Reserved	8	16 (Lowest)
<b>PIE Group 5 Vectors - Muxed into CPU INT5</b>						
INT5.1	64	0x0000 0D80	2	EQEP1 interrupt	9	1 (Highest)
INT5.2	65	0x0000 0D82	2	EQEP2 interrupt	9	2
INT5.3	66	0x0000 0D84	2	EQEP3 interrupt	9	3
INT5.4	67	0x0000 0D86	2	Reserved	9	4
INT5.5	68	0x0000 0D88	2	CLB1 interrupt	9	5
INT5.6	69	0x0000 0D8A	2	CLB2 interrupt	9	6
INT5.7	70	0x0000 0D8C	2	Reserved	9	7
INT5.8	71	0x0000 0D8E	2	Reserved	9	8
INT5.9	160	0x0000 0E40	2	Reserved	9	9
INT5.10	161	0x0000 0E42	2	Reserved	9	10
INT5.11	162	0x0000 0E44	2	Reserved	9	11
INT5.12	163	0x0000 0E46	2	Reserved	9	12
INT5.13	164	0x0000 0E48	2	Reserved	9	13
INT5.14	165	0x0000 0E4A	2	Reserved	9	14
INT5.15	166	0x0000 0E4C	2	Reserved	9	15
INT5.16	167	0x0000 0E4E	2	Reserved	9	16 (Lowest)

**Table 3-5. PIE Interrupt Vectors (continued)**

Name	Vector ID	Address	Size (x16)	Description	Core Priority	ePIE Group priority
<b>PIE Group 6 Vectors - Muxed into CPU INT6</b>						
INT6.1	72	0x0000 0D90	2	SPIA RX interrupt	10	1 (Highest)
INT6.2	73	0x0000 0D92	2	SPIA TX interrupt	10	2
INT6.3	74	0x0000 0D94	2	SPIB RX interrupt	10	3
INT6.4	75	0x0000 0D96	2	SPIB TX interrupt	10	4
INT6.5	76	0x0000 0D98	2	Reserved	10	5
INT6.6	77	0x0000 0D9A	2	Reserved	10	6
INT6.7	78	0x0000 0D9C	2	DCC0 interrupt	10	7
INT6.8	79	0x0000 0D9E	2	DCC1 interrupt	10	8
INT6.9	168	0x0000 0E50	2	Reserved	10	9
INT6.10	169	0x0000 0E52	2	Reserved	10	10
INT6.11	170	0x0000 0E54	2	Reserved	10	11
INT6.12	171	0x0000 0E56	2	Reserved	10	12
INT6.13	172	0x0000 0E58	2	Reserved	10	13
INT6.14	173	0x0000 0E5A	2	Reserved	10	14
INT6.15	174	0x0000 0E5C	2	Reserved	10	15
INT6.16	175	0x0000 0E5E	2	Reserved	10	16 (Lowest)
<b>PIE Group 7 Vectors - Muxed into CPU INT7</b>						
INT7.1	80	0x0000 0DA0	2	DMA CH1 Interrupt	11	1 (Highest)
INT7.2	81	0x0000 0DA2	2	DMA CH2 Interrupt	11	2
INT7.3	82	0x0000 0DA4	2	DMA CH3 Interrupt	11	3
INT7.4	83	0x0000 0DA6	2	DMA CH4 Interrupt	11	4
INT7.5	84	0x0000 0DA8	2	DMA CH5 Interrupt	11	5
INT7.6	85	0x0000 0DAA	2	DMA CH6 Interrupt	11	6
INT7.7	86	0x0000 0DAC	2	PMBUSA	11	7
INT7.8	87	0x0000 0DAE	2	Reserved	11	8
INT7.9	176	0x0000 0E60	2	Reserved	11	9
INT7.10	177	0x0000 0E62	2	Reserved	11	10
INT7.11	178	0x0000 0E64	2	FSITX INT1 Interrupt	11	11
INT7.12	179	0x0000 0E66	2	FSITX INT2 Interrupt	11	12
INT7.13	180	0x0000 0E68	2	FSIRX INT1 Interrupt	11	13
INT7.14	181	0x0000 0E6A	2	FSIRX INT2 Interrupt	11	14
INT7.15	182	0x0000 0E6C	2	Reserved	11	15
INT7.16	183	0x0000 0E6E	2	Reserved	11	16 (Lowest)
<b>PIE Group 8 Vectors - Muxed into CPU INT8</b>						
INT8.1	88	0x0000 0DB0	2	I2CA interrupt	12	1 (Highest)
INT8.2	89	0x0000 0DB2	2	I2CA FIFO interrupt	12	2
INT8.3	90	0x0000 0DB4	2	I2CB interrupt	12	3
INT8.4	91	0x0000 0DB6	2	I2CB FIFO interrupt	12	4
INT8.5	92	0x0000 0DB8	2	SCIC RX interrupt	12	5
INT8.6	93	0x0000 0DBA	2	SCIC TX interrupt	12	6
INT8.7	94	0x0000 0DBC	2	Reserved	12	7
INT8.8	95	0x0000 0DBE	2	Reserved	12	8
INT8.9	184	0x0000 0E70	2	LINA INT1 Interrupt	12	9

**Table 3-5. PIE Interrupt Vectors (continued)**

Name	Vector ID	Address	Size (x16)	Description	Core Priority	ePIE Group priority
INT8.10	185	0x0000 0E72	2	LINA INT2 Interrupt	12	10
INT8.11	186	0x0000 0E74	2	Reserved	12	11
INT8.12	187	0x0000 0E76	2	Reserved	12	12
INT8.13	188	0x0000 0E78	2	Reserved	12	13
INT8.14	189	0x0000 0E7A	2	Reserved	12	14
INT8.15	190	0x0000 0E7C	2	Reserved	12	15
INT8.16	191	0x0000 0E7E	2	Reserved	12	16 (Lowest)
<b>PIE Group 9 Vectors - Muxed into CPU INT9</b>						
INT9.1	96	0x0000 0DC0	2	SCIA RX interrupt	13	1 (Highest)
INT9.2	97	0x0000 0DC2	2	SCIA TX interrupt	13	2
INT9.3	98	0x0000 0DC4	2	SCIB RX interrupt	13	3
INT9.4	99	0x0000 0DC6	2	SCIB TX interrupt	13	4
INT9.5	100	0x0000 0DC8	2	Reserved	13	5
INT9.6	101	0x0000 0DCA	2	Reserved	13	6
INT9.7	102	0x0000 0DCC	2	MCANA INT0 interrupt	13	7
INT9.8	103	0x0000 0DCE	2	MCANA INT1 interrupt	13	8
INT9.9	192	0x0000 0E80	2	MCANB INT0 interrupt	13	9
INT9.10	193	0x0000 0E82	2	MCANB INT1 interrupt	13	10
INT9.11	194	0x0000 0E84	2	MCANB ECC interrupt	13	11
INT9.12	195	0x0000 0E86	2	MCANB WAKE interrupt	13	12
INT9.13	196	0x0000 0E88	2	Reserved	13	13
INT9.14	197	0x0000 0E8A	2	Reserved	13	14
INT9.15	198	0x0000 0E8C	2	USB Interrupt	13	15
INT9.16	199	0x0000 0E8E	2	NPU Interrupt	13	16 (Lowest)
<b>PIE Group 10 Vectors - Muxed into CPU INT10</b>						
INT10.1	104	0x0000 0DD0	2	ADCA event interrupt	14	1 (Highest)
INT10.2	105	0x0000 0DD2	2	ADCA2 interrupt	14	2
INT10.3	106	0x0000 0DD4	2	ADCA3 interrupt	14	3
INT10.4	107	0x0000 0DD6	2	ADCA4 interrupt	14	4
INT10.5	108	0x0000 0DD8	2	ADCB event interrupt	14	5
INT10.6	109	0x0000 0DDA	2	ADCB2 interrupt	14	6
INT10.7	110	0x0000 0DDC	2	ADCB3 interrupt	14	7
INT10.8	111	0x0000 0DDE	2	ADCB4 interrupt	14	8
INT10.9	200	0x0000 0E90	2	ADCC event interrupt	14	9
INT10.10	201	0x0000 0E92	2	ADCC2 interrupt	14	10
INT10.11	202	0x0000 0E94	2	ADCC3 interrupt	14	11
INT10.12	203	0x0000 0E96	2	ADCC4 interrupt	14	12
INT10.13	204	0x0000 0E98	2	ADCD event interrupt	14	13
INT10.14	205	0x0000 0E9A	2	ADCD2 interrupt	14	14
INT10.15	206	0x0000 0E9C	2	ADCD3 interrupt	14	15
INT10.16	207	0x0000 0E9E	2	ADCD4 interrupt	14	16 (Lowest)

**Table 3-5. PIE Interrupt Vectors (continued)**

Name	Vector ID	Address	Size (x16)	Description	Core Priority	ePIE Group priority
<b>PIE Group 11 Vectors - Muxed into CPU INT11</b>						
INT11.1	112	0x0000 0DE0	2	CLA_1 interrupt	15	1 (Highest)
INT11.2	113	0x0000 0DE2	2	CLA_2 interrupt	15	2
INT11.3	114	0x0000 0DE4	2	CLA_3 interrupt	15	3
INT11.4	115	0x0000 0DE6	2	CLA_4 interrupt	15	4
INT11.5	116	0x0000 0DE8	2	CLA_5 interrupt	15	5
INT11.6	117	0x0000 0DEA	2	CLA_6 interrupt	15	6
INT11.7	118	0x0000 0DEC	2	CLA_7 interrupt	15	7
INT11.8	119	0x0000 0DEE	2	CLA_8 interrupt	15	8
INT11.9	208	0x0000 0EA0	2	ADCE event interrupt	15	9
INT11.10	209	0x0000 0EA2	2	ADCE2 interrupt	15	10
INT11.11	210	0x0000 0EA4	2	ADCE3 interrupt	15	11
INT11.12	211	0x0000 0EA6	2	ADCE4 interrupt	15	12
INT11.13	212	0x0000 0EA8	2	Reserved	15	13
INT11.14	213	0x0000 0EAA	2	Reserved	15	14
INT11.15	214	0x0000 0EAC	2	Reserved	15	15
INT11.16	215	0x0000 0EAE	2	Reserved	15	16 (Lowest)
<b>PIE Group 12 Vectors - Muxed into CPU INT12</b>						
INT12.1	120	0x0000 0DF0	2	XINT3 interrupt	16	1 (Highest)
INT12.2	121	0x0000 0DF2	2	XINT4 interrupt	16	2
INT12.3	122	0x0000 0DF4	2	XINT5 interrupt	16	3
INT12.4	123	0x0000 0DF6	2	Reserved	16	4
INT12.5	124	0x0000 0DF8	2	FLSS_INT interrupt	16	5
INT12.6	125	0x0000 0DFA	2	VCRC	16	6
INT12.7	126	0x0000 0DFC	2	MCANA ECC interrupt	16	7
INT12.8	127	0x0000 0DFE	2	MCANA WAKE interrupt	16	8
INT12.9	216	0x0000 0EB0	2	Reserved	16	9
INT12.10	217	0x0000 0EB2	2	Reserved	16	10
INT12.11	218	0x0000 0EB4	2	Reserved	16	11
INT12.12	219	0x0000 0EB6	2	Reserved	16	12
INT12.13	220	0x0000 0EB8	2	AES Interrupt	16	13
INT12.14	221	0x0000 0EBA	2	Reserved	16	14
INT12.15	222	0x0000 0EBC	2	Reserved	16	15
INT12.16	223	0x0000 0EBE	2	Reserved	16	16 (Lowest)

## 3.6 Exceptions and Non-Maskable Interrupts

This section describes system-level error conditions that can trigger a non-maskable interrupt (NMI). The interrupt allows the application to respond to the error.

### 3.6.1 Configuring and Using NMIs

An incoming NMI sets a status bit in the NMIFLG register and starts the NMI watchdog counter. This counter is clocked by the SYSCLK, and if the count reaches the value in the NMIWDPRD register, the counter triggers an NMI watchdog reset (NMIWDRS). To prevent this, the NMI handler must clear the flag bit using the NMIFLGCLR register. Once all flag bits are clear, the NMIINT bit in the NMIFLG register can also be cleared to allow future NMIs to be taken.

The NMI module is enabled by the boot ROM during the startup process. To respond to NMIs, an NMI handler vector must be written to the PIE vector table.

### 3.6.2 Emulation Considerations

The NMI watchdog counter behaves as follows under debug conditions:

CPU Suspended	When the CPU is suspended, the NMI watchdog counter is suspended.
Run-Free Mode	When the CPU is placed in run-free mode, the NMI watchdog counter resumes operation as normal.
Real-Time Single-Step Mode	When the CPU is in real-time single-step mode, the NMI watchdog counter is suspended. The counter remains suspended even within real-time interrupts.
Real-Time Run-Free Mode	When the CPU is in real-time run-free mode, the NMI watchdog counter operates as normal.

### 3.6.3 NMI Sources

There are several types of hardware errors that can trigger an NMI. Additional information about the error is usually available from the module that detects it.

#### 3.6.3.1 Missing Clock Detection

The missing clock detection logic monitors OSCCLK for failure. If the OSCCLK source stops, the PLL is bypassed, OSCCLK is connected to INTOSC1, and an NMI is fired to the CPU. For more information on missing clock detection, see [Section 3.7.12.1](#).

#### 3.6.3.2 RAM Uncorrectable Error

A single-bit parity error, double-bit ECC data error, or single-bit ECC address error in a RAM read triggers an NMI. This applies to CPU and DMA reads. Single-bit ECC data errors do not trigger an NMI, but can optionally trigger a normal peripheral interrupt. For more information on RAM error detection, see [Section 3.11.1.9](#).

#### 3.6.3.3 Flash Uncorrectable ECC Error

A double-bit ECC data error or single-bit ECC address error in a Flash read triggers an NMI. Single-bit ECC data errors do not trigger an NMI, but can optionally trigger a normal peripheral interrupt.

#### 3.6.3.4 Software-Forced Error

There is a special NMI source that can only be triggered by writing to the SWERR bit in the NMIFLGFRM register. Since the SWERR flag is never set by a real hardware fail, it can be used to implement a self-test mode for the NMI subsystem.

### 3.6.3.5 ERAD NMI

The ERAD module can generate NMI based on different events. This is configurable in the `GLBL_NMI_CTL` register.

### 3.6.4 Illegal Instruction Trap (ITRAP)

If the CPU tries to execute an illegal instruction, the CPU generates a special interrupt called an illegal instruction trap (ITRAP). This interrupt is non-maskable and has a vector in the PIE vector table. For more information about ITRAPs, see the Illegal-Instruction Trap section of the [TMS320C28x DSP CPU and Instruction Set Reference Guide](#).

#### Note

A RAM fetch access violation triggers an ITRAP in addition to the normal peripheral interrupt for RAM access violations. The CPU handles the ITRAP first.


### 3.6.5 ERRORSTS Pin

The ERRORSTS pin is an 'always output' pin and remains high until an error is detected inside the chip. On an error, the ERRORSTS pin goes low (default polarity) until the corresponding internal error status flag for that error source is cleared. [Figure 3-4](#) shows the functionality of the ERRORSTS pin.

The ERRORSTS pin is tri-stated until the chip power rails ramp up to the lower operational limit. As the ERRORSTS pin is an active-low pin (default polarity), users who care about the state of this pin during power-up can connect an external pull-down on this pin.

Following enhancement has been made on this device for ERRORSTS pin logic:

- Polarity of Error pin has been made configurable through the `ERRORCTL` register (default setting is active-low polarity).
- To enable testing of the Error pin, capability to force and clear the Error pin from software has been provided.
- Additional sources of Error have been added to ERRORSTS:
  - CPU1 Watchdog reset
  - Error on a PIE vector fetch



**Figure 3-4. ERRORSTS Pin Diagram**

## 3.7 Clocking

This section explains the clock sources and clock domains on this device, and how to configure them for application use. [Figure 3-5](#) and [Figure 3-6](#) provide an overview of the device's clocking system.




Figure 3-5. Clocking System

## SYSPLL




Figure 3-6. System PLL

$$f_{PLLRAWCLK} = \frac{f_{OSCCLK}}{(REFDIV + 1)} \times \frac{IMULT}{(ODIV + 1)} \quad (1)$$

### 3.7.1 Clock Sources

All of the clocks in the device are derived from one of four clock sources.

#### 3.7.1.1 Primary Internal Oscillator (INTOSC2)

At power-up, the device is clocked from an on-chip 10MHz oscillator (INTOSC2). INTOSC2 is the primary internal clock source and is the default system clock at reset. INTOSC2 is used to run the boot ROM and can be used as the system clock source for the application. Note that the INTOSC2 frequency tolerance is too loose to meet the timing requirements for CAN. Use of the CAN modules requires an external oscillator. When INTOSC2 is used as the system clock source, GPIO19 (X1) and GPIO18 (X2) are available as GPIO pins.


#### 3.7.1.2 Backup Internal Oscillator (INTOSC1)

The device also includes a redundant on-chip 10MHz oscillator (INTOSC1). INTOSC1 is a backup clock source that normally only clocks the watchdog timers and missing clock detection circuit (MCD). If MCD is enabled and a missing system clock is detected, the system PLL is bypassed and all system clocks are connected to INTOSC1 automatically. INTOSC1 can also be manually selected as the system clock source for debug purposes.



### 3.7.1.3 Auxiliary Clock Input (AUXCLKIN)

An additional external clock source is supported on GPIO29 (AUXCLKIN). This must be a single-ended 3.3V external clock as shown in [Figure 3-7](#) and can be used as the clock source for MCAN. Frequency limits and timing requirements are found in the [TMS320F28P55x Real-Time Microcontrollers Data Sheet](#). The external clock can be connected directly to the GPIO29 pin.




**Figure 3-7. AUXCLKIN**

### 3.7.1.4 External Oscillator (XTAL)

The device supports an external clock source (XTAL), which can be used as the main system and CAN bit clock source. Frequency limits and timing requirements can be found in the [TMS320F28P55x Real-Time Microcontrollers Data Sheet](#). External clock sources use the X1/GPIO19 and X2/GPIO18 pins. After power-up, the X1 and X2 pin functionality can be enabled by following the procedure in [Section 3.7.6](#).


Three types of external clock sources are supported:

- A single-ended 3.3V external clock. The clock signal can be connected to X1, as shown in [Figure 3-8](#).




**Figure 3-8. Single-ended 3.3V External Clock**

- An external crystal. The crystal can be connected across X1 and X2 with the load capacitors connected to VSS as shown in [Figure 3-9](#).



**Figure 3-9. External Crystal**

- An external resonator. The resonator can be connected across X1 and X2 with the ground connected to VSS as shown in [Figure 3-10](#).



**Figure 3-10. External Resonator**

**Table 3-6. ALT Modes**

XTALCR Bit <sup>(1)</sup>		Operating Mode	GPIO19 Available on X1?	GPIO18 Available on X2?
OSCOFF	SE			
0	0	Crystal Mode: Quartz crystal connected to X1/X2	No	No
0	1	Single-Ended Mode: External clock on X1	No	Yes
1	0	Oscillator off	Yes	Yes
1	1	Single-Ended Mode: External clock on X1 <sup>(2)</sup>	No	Yes

(1) OSCOFF and SE determine the ALT mode of GPIO18 and GPIO19.

(2) There is an approximately 1Kohm pull-down on X1 in this mode, external single-ended clock must be able to drive this load.

### 3.7.2 Derived Clocks

The clock sources discussed in the previous section can be multiplied (using PLL) and divided down to produce the desired clock frequencies for the application. This process produces a set of derived clocks, which are described in this section.

#### 3.7.2.1 Oscillator Clock (OSCCLK)

One of INTOSC2, XTAL, or INTOSC1 must be chosen to be the reference clock (OSCCLK) for the CPU and most of the peripherals. OSCCLK can be used directly or applied through the system PLL to reach a higher frequency. At reset, OSCCLK is the default system clock, and is connected to INTOSC2.

#### 3.7.2.2 System PLL Output Clock (PLLRAWCLK)

The system PLL allows the device to run at the maximum rated operating frequency, and in most applications generates the main system clock. This PLL uses OSCCLK as a reference. PLLRAWCLK is the output of the PLL voltage-controlled oscillator (VCO). For configuration instructions, see [Section 3.7.6](#).

### 3.7.3 Device Clock Domains

The device clock domains feed the clock inputs of the various modules in the device. They are connected to the derived clocks, either directly or through an additional divider.

#### 3.7.3.1 System Clock (PLLSYSCLK)

The NMI watchdog timer has a clock domain (PLLSYSCLK). Despite the name, PLLSYSCLK can be connected to the system PLL (PLLRAWCLK) or to OSCCLK. The chosen clock source is run through a frequency divider, which is configured using the SYSCLKDIVSEL register. PLLSYSCLK is gated in HALT mode.

#### 3.7.3.2 CPU Clock (CPUCLK)

The CPU has a clock (CPUCLK) that is used to clock the CPU and Flash wrapper. This clock is identical to PLLSYSCLK, but is gated when the CPU enters IDLE or HALT mode.

#### 3.7.3.3 CPU Subsystem Clock (SYSCLK and PERx.SYSCLK)

Each peripheral clock has independent clock gating that is controlled by the PCLKCRx registers.

---

#### Note

The application needs to wait for 5 SYSCLK cycles after enabling the clock to the peripherals when using PCLKCRx.

---

#### 3.7.3.4 Low-Speed Peripheral Clock (LSPCLK and PERx.LSPCLK)

The SCI and SPI modules can communicate at bit rates that are much slower than the CPU frequency. These modules are connected to a shared clock divider, which generates a low-speed peripheral clock (LSPCLK) derived from SYSCLK. LSPCLK uses a /4 divider by default, but the ratio can be changed using the LOSPCP register. Each SCI and SPI module's clock (PERx.LSPCLK) can be gated independently using the PCLKCRx registers.

#### 3.7.3.5 USB Bit Clock

The USB module requires a fixed 60MHz clock for bit sampling. When the PLLSYSCLK equals 150MHz, the PLLCLK output is 300MHz, which can be divided down evenly by 5 to achieve the 60MHz requirement.

USB clock tolerances are very tight. As stated in section 7.1.11 of the *USB 2.0 specification*, low-speed devices (1.50 b/s) have a tolerance of  $\pm 1.5\%$ , while high-speed devices (12.000Mb/s) have a tolerance of  $\pm 0.25\%$ . Typically these tolerances are achieved by using an external crystal or resonator as the clock source for the device.

### 3.7.3.6 CAN Bit Clock

The required frequency tolerance for the CAN bit clock depends on the bit timing setup and network configuration, and can be as tight as 0.1%. Since the main system clock (in the form of SYSCLK) can not be precise, the bit clock can also be connected to the AUXCLKIN path using the CLKSRCCTL2 register. There is an independent selection for each CAN module.

To maintain correct operation, the frequency of the CAN bit clock must be less than or equal to the SYSCLK frequency.

### 3.7.3.7 CLB Clock

Both the CLB registers and CLB tiles can be clocked directly from SYSCLK domain. There is additional option to divide down PLLCLK directly and feed to one or both of the above depending on the system need.

### 3.7.3.8 LIN Clock

To give further granularity for the LIN module, an additional divider from SYSCLK can be implemented before the clock reaches the LIN peripheral.

### 3.7.3.9 CPU Timer2 Clock (TIMER2CLK)

CPU timers 0 and 1 are connected to PERx.SYSCLK. Timer 2 is connected to PERx.SYSCLK by default, but can also be connected to INTOSC1, INTOSC2, or XTAL using the TMR2CLKCTL register. This register also provides a separate prescale divider for timer 2. If a non-SYSCLK source is used, the source must be divided down to no more than half the SYSCLK frequency.

The main reason to use a non-SYSCLK source is for internal frequency measurement. In most applications, timer 2 runs off of SYSCLK.

### 3.7.4 XCLKOUT

It is sometimes necessary to observe a clock directly for debug and testing purposes. The external clock output (XCLKOUT) feature supports this by connecting a clock to an external pin, which can be GPIO16, GPIO18, or GPIO71. GPIO16 has digital input and output functionality; so, to use it for monitoring XCLKOUT, the register GPAAMSEL should be set to 0. The available clock sources are PLLSYSCLK, PLLRAWCLK, SYSCLK, INTOSC1, INTOSC2, and XTAL.

To use XCLKOUT, first select the clock source using the CLKSRCCTL3 register. Next, select the desired output divider using the XCLKOUTDIVSEL register. Finally, connect GPIO16 or GPIO18 to mux channel 11 using the GPIO configuration registers.

### 3.7.5 Clock Connectivity

[Table 3-7](#) shows the clock connections sorted by the clock domain and [Table 3-8](#) shows the clock connections sorted by the module name.

**Table 3-7. Clock Connections Sorted by Clock Domain**

Clock Domain	Module Name
CPUCLK	FPU
	TMU
SYSCLK	ePIE
	Boot ROM
	CAN Bit Clock
	DCSM
	Flash
	GPIO Input Sync and Qual
	GSx RAMs
	LSx RAMs
	Mx RAMs
	WD
	XINT
PLLCLK	CLB REG Clock
	CLB TILE Clock
	USB Bit Clock
PLLSYSCLK	CPU
	NMIWD
PERx.SYSCLK	ADCA,B,C,D,E
	AES
	CLB
	CMPSS1-4
	DCC0-1
	eCAP1-2
	ePWM1-12
	eQEP1-3
	EPG
	ERAD
	FSI
	GPDACA
	HRCAL
	I2CA,B
	MCANA,B
	PGA1-3
	PMBUSA
Timer0-2	
PERx.LSPCLK	SCIA,B,C
	SPIA,B
LINACLK	LINA
CAN Bit Clock	MCANA,B
USB Bit Clock	USB
WDCLK (INTOSC1)	Watchdog Timer

**Table 3-8. Clock Connections Sorted by Module Name**

Module Name	Clock Domain
ADCA,B,C,D,E	PERx.SYSCLK
AES	PERx.SYSCLK
Boot ROM	SYSCLK
CAN Bit Clock	SYSCLK
CLB	PERx.SYSCLK
CLB_REG_CLK	PLLCLK
CLB_TILE_CLK	PLLCLK
CMPSS1-4	PERx.SYSCLK
CPU	PLLSYSCLK
CPU Timers (0-2)	PERx.SYSCLK
DCC0	PERx.SYSCLK
DCSM	SYSCLK
eCAP1-2	PERx.SYSCLK
ePIE	SYSCLK
ePWM1-12	PERx.SYSCLK
eQEP1-3	PERx.SYSCLK
EPG	PERx.SYSCLK
ERAD	PERx.SYSCLK
Flash	SYSCLK
FPU	CPUCLK
FSI	PERx.SYSCLK
GPDAC	PERx.SYSCLK
GPIO Input Sync and Qual	SYSCLK
GSx RAMs	SYSCLK
I2CA,B	PERx.SYSCLK
LINA	LINACLK
LSx RAMs	SYSCLK
Mx RAMs	SYSCLK
MCANA,B	PERx.SYSCLK
NMIWD	PLLSYSCLK
SCIA,B,C	PERx.LSPCLK
SPIA,B	PERx.LSPCLK
TMU	CPUCLK
USB	USBBITCLK
USB Bit Clock	PLLCLK
Watchdog Timer	WDCLK (INTOSC1)

### 3.7.6 Clock Source and PLL Setup

The needs of the application are what ultimately determine the clock configuration. Specific concerns such as application performance, power consumption, total system cost, and EMC are beyond the scope of this document, but can provide answers to the following questions:

1. What is the desired CPU frequency?
2. Is CAN required?
3. What types of external oscillators or clock sources are available?

If CAN is required, an external clock source with a precise frequency must be used as a reference clock; otherwise, use only INTOSC2 and avoid the need for more external components.

### 3.7.7 Using an External Crystal or Resonator

The X1 and X2 pins double as GPIO19 and GPIO18. At power-up, these pins are in GPIO mode and the on-chip crystal oscillator is powered off. The following procedure can be used to switch the pins to X1 and X2 mode and enable the oscillator:

1. Clear the XTALCR.OSCOFF bit.
2. Wait for the crystal to power up. 1ms is the typical wait time but this depends on the crystal that is being used.
3. Clear the X1 counter by writing a 1 to X1CNT.CLR and keep clearing until the X1 counter value in the X1CNT register is no longer saturated 2047 (0x7FF).
4. Repeat steps 3-4 three additional times.
5. Wait for the X1 counter value in the X1CNT register to reach 2047 (0x7FF). Repeat steps 3-4 three additional times.
6. Select XTAL as the OSCCLK source by writing a 1 to CLKSRCCTL1.OSCCLKSRCSEL.
7. Check the MCLKSTS bit in the MCDCCR register. If it's set, the oscillator has not finished powering up, and more time is required:
  - a. Clear the missing clock status by writing a 1 to MCDCCR.MCLKCLR.
  - b. Repeat steps 2-7. Do not reset the device. Doing so powers down the oscillator, which requires the procedure to be restarted from step 1.
  - c. If the oscillator has not finished powering up in 10 milliseconds, there is a real clock failure.
8. If MCDCCR.MCLKSTS is clear, the oscillator startup is a success. The system clock is now derived from XTAL.

#### 3.7.7.1 X1/X2 Precondition Circuit

The GPIO19/18 alternate functionality on X1/X2 can be used to speed up the start-up time of the crystal by as much as 30% if needed. This functionality is achieved by preconditioning the load capacitors CL1 and CL2 to a known state before the XTAL is turned on.

The steps below outline the procedure to precondition X1/X2 before turning on the XTAL:

1. ClkCfgRegs.XTALCR2.bit.XIF = 1; // Precondition X1 to High
2. ClkCfgRegs.XTALCR2.bit.XOF = 1; // Precondition X2 to High
3. ClkCfgRegs.XTALCR2.bit.FEN = 1; // Enable X1/X2 Precondition
4. DEVICE\_DELAY\_US(1);
5. ClkCfgRegs.XTALCR2.bit.OSCOFF = 0; // Removes Precondition and Turns on the XTAL
6. ClkCfgRegs.XTALCR2.bit.FEN = 0; // Disables X1/X2 Precondition



### 3.7.8 Using an External Oscillator

The procedure for using an external oscillator connected to the X1 pin is similar to the procedure for using a crystal or resonator:

1. Clear the XTALCR.OSCOFF bit.
2. Set the XTALCR.SE bit to enable single-ended mode.
3. Clear the X1 counter by writing a 1 to X1CNT.CLR and keep clearing until the X1 counter value in the X1CNT register is no longer saturated 2047 (0x7FF).
4. Wait for the X1 counter value in the X1CNT register to reach 2047 (0x7FF).
5. Repeat steps 3 and 4 three additional times.
6. Select XTAL as the OSCCLK source by writing a 1 to CLKSRCCTL1.OSCCLKSRCSEL.
7. Check the MCLKSTS bit in the MCDCCR register. If the bit is set, either the external oscillator or the device has failed.
8. If MCLKSTS is clear, the switch to the external clock is a success. The system clock is now derived from XTAL.

### 3.7.9 Choosing PLL Settings

The equation shown in [Figure 3-6](#) can be used to configure the PLL.

- IMULT is the integer value of the multiplier
- REFDIV is the reference divider for the OSCCLK
- ODIV is the output divider of the PLLRAWCLK
- PLLSYSCLKDIV is the system clock divider

For the permissible values of the multipliers and dividers, see the documentation for the respective registers.

Many combinations of multiplier and divider can produce the same output frequency. However, the product of the reference clock frequency and the multiplier (known as the VCO frequency) must be in the range specified in the [TMS320F28P55x Real-Time Microcontrollers Data Sheet](#).

---

#### Note

The system clock frequency (PLLSYSCLK) can not exceed the limit specified in the [TMS320F28P55x Real-Time Microcontrollers Data Sheet](#). This limit does not allow for oscillator tolerance.

---

### 3.7.10 System Clock Setup

Once the application requirements are understood, a specific clock configuration can be determined. The default configuration is for INTOSC2 to be used as the system clock (PLLSYSCLK) with a divider of 1. The following procedure can be used to set up the desired application configuration:

Refer to your device SysCtl\_setClock() function inside C2000Ware installation for an example.

Recommended sequence to set up the system PLL:

1. Bypass the PLL by clearing SYSPLLCTL1[PLLCLKEN]. Allow at least 60 NOP instructions for this to take effect.
2. Power down the PLL by writing to SYSPLLCTL1.PLLEN = 0 and allow at least 60 NOP instructions for this to take effect.
3. Select the reference clock source (OSCCLK) by writing to CLKSRCCTL1.OSCCLKSRCSEL. Allow at least 300 NOP instructions for this to take effect.
4. Set the system clock divider to /1 to make sure the fastest PLL configuration by clearing SYSCLKDIVSEL[ PLLSYSCLKDIV].
5. Set the IMULT, REFDIV, and ODIV simultaneously by writing 32-bit value in SYSPLLMULT at once. This automatically enables the PLL. Be sure the settings for multiplier and dividers do not violate the frequency specifications as defined in the [TMS320F28P55x Real-Time Microcontrollers Data Sheet](#).
6. Wait for PLL to lock by polling for lock status bit to go high, SYSPLLSTS.LOCKS = 1
7. Configure DCC with reference clock as OSCCLK and clock under measurement as PLLRAWCLK, and verify the frequency of the PLL. If the frequency is out of range, do not enable PLLRAWCLK as SYSCLK, stop here and troubleshoot. Refer to [Chapter 9](#) for more information on the configuration and usage.
8. Switch to the PLL as the system clock by setting SYSPLLCTL1[PLLCLKEN].

---

#### Note

1. SYSPLL must be bypassed and powered down manually before changing the OSCCLK source.
  2. At least 60 CPU clock cycles delay is needed after bypassing PLL, SYSPLLCTL1.PLLCLKEN = 0.
  3. At least 60 CPU clock cycles delay is needed after PLL is powered down, that is, SYSPLLCTL1.PLLEN = 0.
  4. At least 300 CPU clock cycles delay is needed after OSSCLK source is changed.
  5. PLL SLIP bit is not supported. The DCC can be used to check the validity of the PLL clock. This feature is included as part of SysCtl\_setClock() function inside C2000Ware.
- 

### 3.7.11 SYS PLL Bypass

If the application requires the PLL clock to be bypassed from the system, configure SYSPLLCTL1.PLLCLKEN=0. It takes up to 60 CPU clock cycles before the bypass is effective. In the meantime if PLLSYSCLKDIV is reduced to a lower value (for example from /2 to /1 or /4 to /2), the device can be clocked above the maximum rated frequency and can lead to unpredictable device behavior. Hence, a delay of 60 CPU clock cycles is required after bypassing the PLL from the enable state, that is, going from PLLCLKEN=1 to PLLCLKEN=0.

### 3.7.12 Clock (OSCCLK) Failure Detection

To achieve safety diagnostic, Missing Clock Detection (MCD) can be used. [Table 3-9](#) lists the details.

**Table 3-9. Clock Source (OSCCLK) Failure Detection**

Clock Failure Detection Circuitry	Clocks Detected	Time for Detection (in Cycles)	Limitations
Missing Clock Detection (MCD)	INTOSC2, XTAL/X1	8192 INTOSC1 cycles	Cannot detect INTOSC1 clock failure.

#### 3.7.12.1 Missing Clock Detection

The missing clock detect (MCD) logic detects OSCCLK failure, using INTOSC1 as the reference clock source. This circuit only detects complete loss of OSCCLK and does not perform any detection of frequency drift on the OSCCLK.

This circuit monitors the OSCCLK (primary clock) using the 10MHz clock provided by the INTOSC1 (secondary clock) as a backup clock. This circuit functions as:

1. The primary clock (OSCCLK) clock keeps ticking a 7-bit counter (named as MCDPCNT). This counter is asynchronously reset with XRSn.
2. The secondary clock (INTOSC1) clock keeps ticking a 13-bit counter (named as MCDSCNT). This counter is asynchronously reset with XRSn.
3. Each time MCDPCNT overflows, the MCDSCNT counter is reset. Thus, if OSCCLK is present or is not slower than INTOSC1 by a factor of 64, MCDSCNT never overflows.
4. If OSCCLK stops for some reason, or is slower than INTOSC1 by at least a factor of 64, the MCDSCNT overflows and a missing clock condition is detected on OSCCLK.
5. The above check is continuously active, unless the MCD is disabled using MCDCCR register (by making the MCLKOFF bit 1)
6. If the circuit ever detects a missing OSCCLK, the following occurs:
  - The MCDSTS flag is set
  - The MCDSCNT counter is frozen to prevent further missing clock detection
  - The CLOCKFAIL signal goes high, which generates TRIP events to PWM modules and fires NMIs to CPU1.NMIWD.
  - PLL is forcefully bypassed and OSCCLK source is switched to INTOSC1 (New, System Clock Frequency = INTOSC1 Freq 10MHz)/SYSDIV). In the meantime when the clock switches to INTOSC1, the System runs on PLL limp Clock.
  - SYSPLLMULT.IMULT is zeroed out automatically in this case.
  - While the MCDSTS bit is set, the OSCCLKSRCSEL bits have no effect and OSCCLK is forcefully connected to INTOSC1.
  - PLLRAWCLK going to the system is switched to INTOSC1 automatically
7. If the MCLKCLR bit is written (this is a W=1 bit), MCDSTS bit is cleared and OSCCLK source is decided by the OSCCLKSRCSEL bits. Writing to MCLKCLR also clears the MCDPCNT and MCDSCNT counters to allow the circuit to re-evaluate missing clock detection. If the user wants to lock the PLL after missing clock detection, switch the clock source to INTOSC1 (using OSCCLKSRCSEL register), do a MCLKCLR, and re-lock the PLL.
8. The MCD is enabled at power up.

[Figure 3-11](#) shows the missing clock logic functional flow.




Figure 3-11. Missing Clock Detection Logic

**Note**

On a complete clock failure when OSCCLK is dead, it can take a maximum time of 8192 INTOSC1 cycles (that is, 0.8192ms) before the CLOCKFAIL signal goes high, after which:

- NMI is generated
- OSCCLK is switched to INTOSC1
- PWM Trip happens

### 3.8 32-Bit CPU Timers 0/1/2

This section describes the three 32-bit CPU timers (TIMER0/1/2) shown in Figure 3-12.

Timer0 and Timer1 can be used in user applications. Timer2 is reserved for real-time operating system uses (for example, TI-RTOS). If the application is not using an operating system that utilizes this timer, then Timer2 can be used in the application. timer interrupt signals (TINT0, TINT1, TINT2) are connected as shown in Figure 3-13.

The general operation of a CPU timer is as follows:

- The 32-bit counter register, TIMH:TIM, is loaded with the value in the period register PRDH:PRD
- The counter decrements once every  $(TPR[TDDRH:TDDR] + 1)$  SYCLK cycles, where TDDRH:TDDR is the timer divider.
- When the counter reaches 0, a timer interrupt output signal generates an interrupt pulse.

The registers listed in Section 3.16 are used to configure the timers.





Figure 3-12. CPU Timers



- The timer registers are connected to the memory bus of the C28x processor.
- The CPU timers are synchronized to SYCLKOUT.

Figure 3-13. CPU Timer Interrupt Signals and Output Signal

### 3.9 Watchdog Timer

The watchdog module consists of an 8-bit counter sourced from a prescaled clock (WDCLK, which is connected to INTOSC1). When the counter reaches the maximum value, the module generates an output pulse 512 WDCLKs wide. This pulse can generate an interrupt or a reset. The CPU must periodically write a 0x55 + 0xAA sequence into the watchdog key register to reset the watchdog counter. The counter can also be disabled.

The counter's clock is divided down from WDCLK by two dividers. The prescaler is adjustable from /1 to /64 in powers of two. The pre-divider defaults to /512 for backwards compatibility, but is adjustable from /2 to /4096 in powers of two. This allows a wide range of timeout values for safety-critical applications.

Figure 3-14 shows the various functional blocks within the watchdog module.




Figure 3-14. Watchdog Timer Module

### 3.9.1 Servicing the Watchdog Timer

The watchdog counter (WDCNTR) is reset when the proper sequence is written to the WDKEY register before the 8-bit watchdog counter overflows. The WDCNTR is reset-enabled when a value of 0x55 is written to the WDKEY. When the next value written to the WDKEY register is 0xAA, then the WDCNTR is reset. Any value written to the WDKEY other than 0x55 or 0xAA causes no action. Any sequence of 0x55 and 0xAA values can be written to the WDKEY without causing a system reset; only a write of 0x55 followed by a write of 0xAA to the WDKEY resets the WDCNTR.

The first action that enables the WDCNTR to be reset is shown in Step 3 in Table 3-10. The WDCNTR is not actually reset until step 6. Step 8 again re-enables the WDCNTR to be reset and step 9 resets the WDCNTR. Step 10 again re-enables the WDCNTR to be reset. Writing the wrong key value to the WDKEY in step 11 causes no action, however the WDCNTR is no longer enabled to be reset and the 0xAA in step 12 now has no effect.

If the watchdog is configured to reset the device, then a WDCR overflow or writing the incorrect value to the WDCR[WDCHK] bits resets the device and sets the watchdog flag (WDRSn) in the reset cause register (RESC). After a reset, the program can read the state of this flag to determine whether the reset was caused by the watchdog. After doing this, the program can clear WDRSn to allow subsequent watchdog resets to be detected. Watchdog resets are not prevented when the flag is set.

**Table 3-10. Example Watchdog Key Sequences**

Step	Value Written to WDKEY	Result
1	0xAA	No action
2	0xAA	No action
3	0x55	WDCNTR is enabled to be reset if next value is 0xAA.
4	0x55	WDCNTR is enabled to be reset if next value is 0xAA.
5	0x55	WDCNTR is enabled to be reset if next value is 0xAA.
6	0xAA	WDCNTR is reset.
7	0xAA	No action
8	0x55	WDCNTR is enabled to be reset if next value is 0xAA.
9	0xAA	WDCNTR is reset.
10	0x55	WDCNTR is enabled to be reset if next value is 0xAA.
11	0x32	Improper value written to WDKEY. No action, WDCNTR no longer enabled to be reset by next 0xAA.
12	0xAA	No action due to previous invalid value.
13	0x55	WDCNTR is enabled to be reset if next value is 0xAA.
14	0xAA	WDCNTR is reset.

### 3.9.2 Minimum Window Check

To complement the timeout mechanism, the watchdog also contains an optional "windowing" feature that requires a minimum delay between counter resets. This can help protect against error conditions that bypass large parts of the normal program flow but still include watchdog handling.

To set the window minimum, write the desired minimum watchdog count to the WDWCR register. This value takes effect after the next WDKEY sequence. From then on, any attempt to service the watchdog when WDCNTR is less than WDWCR triggers a watchdog interrupt or reset. When WDCNTR is greater than or equal to WDWCR, the watchdog can be serviced normally.

At reset, the window minimum is zero, which disables the windowing feature.

### 3.9.3 Watchdog Reset or Watchdog Interrupt Mode

The watchdog can be configured in the SCSR register to either reset the device ( $\overline{\text{WDRST}}$ ) or assert an interrupt ( $\overline{\text{WDINT}}$ ), if the watchdog counter reaches the maximum value. The behavior of each condition is:

- **Reset mode:** If the watchdog is configured to reset the device, then the  $\overline{\text{WDRST}}$  signal pulls the device reset ( $\overline{\text{XRS}}$ ) pin low for 512 INTOSC1 cycles when the watchdog counter reaches the maximum value.
- **Interrupt mode:** When the watchdog counter expires, the counter asserts an interrupt by driving the  $\overline{\text{WDINT}}$  signal low for 512 INTOSC1 cycles. The falling edge of  $\overline{\text{WDINT}}$  triggers a WAKEINT interrupt in the PIE, if the interrupt is enabled. Because the PIE is edge-triggered, re-enabling the WAKEINT while  $\overline{\text{WDINT}}$  is active does not produce a duplicate interrupt.

To avoid unexpected behavior, software must not change the configuration of the watchdog while  $\overline{\text{WDINT}}$  is active. For example, changing from interrupt mode to reset mode while  $\overline{\text{WDINT}}$  is active immediately resets the device. Disabling the watchdog while  $\overline{\text{WDINT}}$  is active causes a duplicate interrupt, if the watchdog is later re-enabled. If a debug reset is issued while  $\overline{\text{WDINT}}$  is active, the reset cause register (RESC) shows a watchdog reset. The WDINTS bit in the SCSR register can be read to determine the current state of  $\overline{\text{WDINT}}$ .

### 3.9.4 Watchdog Operation in Low-Power Modes

#### Note

If the watchdog interrupt is used to wake-up from an IDLE low-power mode condition, software must make sure that the  $\overline{\text{WDINT}}$  signal goes back high before attempting to reenter the IDLE mode. The  $\overline{\text{WDINT}}$  signal is held low for 512 INTOSC1 cycles when the watchdog interrupt is generated. The current state of  $\overline{\text{WDINT}}$  can be determined by reading the watchdog interrupt status bit (WDINTS) bit in the SCSR register. WDINTS follows the state of  $\overline{\text{WDINT}}$  by two SYSCLKOUT cycles.

In IDLE mode, the watchdog interrupt ( $\overline{\text{WDINT}}$ ) signal can generate an interrupt to the CPU to take the CPU out of IDLE mode. As with any other peripheral, the watchdog interrupt triggers a WAKE interrupt in the PIE during IDLE mode. User software must determine which peripheral caused the interrupt.

In HALT mode, the internal oscillators and watchdog timer are kept active if the user sets CLKSRCCTL1.WDHALTI = 1. A watchdog reset can wake the system from HALT mode, but a watchdog interrupt cannot.

### 3.9.5 Emulation Considerations

The watchdog module behaves as follows under various debug conditions:

CPU Suspended	When the CPU is suspended, the watchdog clock (WDCLK) is suspended.
Run-Free Mode	When the CPU is placed in run-free mode, then the watchdog module resumes operation as normal.
Real-Time Single-Step Mode	When the CPU is in real-time single-step mode, the watchdog clock (WDCLK) is suspended. The watchdog remains suspended even within real-time interrupts.
Real-Time Run-Free Mode	When the CPU is in real-time run-free mode, the watchdog operates as normal.



### 3.10 Low-Power Modes

This device has HALT, IDLE, and STANDBY as clock-gating low-power modes.

All low-power modes are entered by setting the LPMCR register and executing the IDLE instruction. More information about this instruction can be found in the [TMS320C28x CPU and Instruction Set Reference Guide](#).

Low-power modes must not be entered into while a Flash program or erase operation is ongoing. Entering HALT stops all CPU and peripheral activities. This includes active transmissions and control algorithms. When preparing to enter HALT mode, the application must make sure that the system is prepared to enter a period of inactivity.

Before entering HALT mode, check the value of the GPIODAT register of the pin selected for HALT wake-up (GPIOLPMSEL0/1) prior to entering the low-power mode to make sure that the wake event has not already been asserted.

#### 3.10.1 Clock-Gating Low-Power Modes

IDLE and HALT modes on this device are similar to those on other C28x devices. [Table 3-11](#) describes the effect on the system when any of the clock-gating low-power modes are entered.

**Table 3-11. Effect of Clock-Gating Low-Power Modes on the Device**

Modules/ Clock Domain	IDLE	STANDBY	HALT
SYSCLK	Active	Gated	Gated
CPUCLK	Gated	Gated	Gated
Clock to modules connected to PERx.SYSCLK	Active	Gated	Gated
WDCLK	Active	Active	Gated if CLKSRCCTL1.WDHALTI = 0
PLL	Powered	Powered	Software must power down PLL before entering HALT.
INTOSC1	Powered	Powered	Powered down if CLKSRCCTL1.WDHALTI = 0
INTOSC2	Powered	Powered	Powered down if CLKSRCCTL1.WDHALTI = 0
Flash <sup>(1)</sup>	Powered	Powered	Powered
XTAL <sup>(2)</sup>	Powered	Powered	Powered

(1) The Flash module is not powered down by hardware in any LPM. The Flash module can be powered down using software if required by the application. For more information, see the *Flash Module* chapter.

(2) The XTAL is not powered down by hardware in any LPM. The XTAL can be powered down using software by setting the XTALCR.OSCOFF bit to 1. This can be done at any time during the application if the XTAL is not required.

#### 3.10.2 IDLE

IDLE is a standard feature of the C28x CPU. In this mode, the CPU clock is gated while all peripheral clocks are left running. IDLE can thus be used to conserve power while a CPU is waiting for peripheral events.

Any enabled interrupt wakes up the CPU from IDLE mode.

To enter IDLE mode, set LPMCR.LPM to 0x0 and execute the IDLE instruction.

The CPU resumes normal operations upon any enabled interrupt event.

### 3.10.3 STANDBY

STANDBY is a more aggressive low-power mode that gates both the CPU clock and any peripheral clocks derived from the CPU's SYSCLK. The watchdog however, is left active. STANDBY is best suited for an application where the wake-up signal comes from an external system (or CPU subsystem) rather than a peripheral input.

An NMI (or optionally) a watchdog interrupt or a configured GPIO can wake the CPU from STANDBY mode. Each GPIO can be configured to wake up the CPU when the GPIOs are driven active low. Upon wake up, the CPU receives the WAKEINT interrupt if configured.

#### To enter STANDBY mode:

1. Set LPMCR.LPM to 0x1.
2. Enable the WAKEINT interrupt in the PIE.
3. For watchdog interrupt wakeup, set LPMCR.WDINTE to 1 and configure the watchdog to generate interrupts.
4. For GPIO wakeup, set GPIOLPMSEL0 and GPIOLPMSEL1 to connect the chosen GPIOs to the LPM module, and set LPMCR.QUALSTDBY to select the number of OSCCLK cycles for input qualification.
5. Execute the IDLE instruction to enter STANDBY.

#### To wake up from STANDBY mode:

1. Configure the desired GPIO to trigger the wakeup.
2. Drive the selected GPIO signal low; the signal must remain low for the number of OSCCLK cycles specified in the QUALSTDBY bits in the LPMCR register. If the signal is sampled high during this period, the count restarts.

At the end of the qualification period, the PLL enables the CLKIN to the CPU and the WAKEINT interrupt is latched in the PIE block.

The CPU is now out of STANDBY mode and can resume normal execution.

### 3.10.4 HALT

HALT is a global low-power mode that gates almost all system clocks and allows for power-down of oscillators and analog blocks.

Unlike on other C2000™ devices, HALT mode does not automatically power down the XTAL upon HALT entry. Additionally, if the XTAL is not powered on, waking up from HALT mode does not automatically power on the XTAL. The XTALCR.OSCOFF bit has been added to power on and off the XTAL circuitry when not needed through application software.

For applications that require minimal power consumption during HALT mode, application software can power off the XTAL prior to entering HALT. If the OSCCLK source is configured to be XTAL, the application can first switch the OSSCLK source to INTOSC1 or INTOSC2 prior to setting XTALCR.OSCOFF.

Each GPIO can be configured to wake up the system from HALT. No other wake up option is available. However, the watchdog timer can still be clocked, and can be configured to produce a watchdog reset if a timeout mechanism is needed. On wake up, the CPU receives a WAKEINT interrupt.

#### To enter HALT mode:

1. Enable the WAKEINT interrupt in the PIE.
2. Set LPMCR.LPM to 0x2. Set GPIOLPMSEL0 and GPIOLPMSEL1 to connect the chosen GPIOs to the LPM module.
3. Set CLKSRCCTL1.WDHALTI to 1 to keep the watchdog timer active and INTOSC1 and INTOSC2 powered up in HALT.
4. Set CLKSRCCTL1.WDHALTI to 0 to disable the watchdog timer and power down INTOSC1 and INTOSC2 in HALT.
5. Execute the IDLE instruction to enter HALT.

If an interrupt or NMI is received while the IDLE instruction is in the pipeline, the system begins executing the WAKEINT ISR. After HALT wake up, ISR execution resumes where execution left off.

---

#### Note

Before entering HALT mode, if the system PLL is locked (SYSPLL.LOCKS = 1), the PLL must also be connected to the system clock (PLLCTL1.PLLCLKEN = 1). Otherwise, the device never wakes up.

---

#### To wake up from HALT mode:

1. Drive the selected GPIO low for a minimum 5μs. This activates the WAKEINT PIE interrupt.
2. Drive the wake-up GPIO high again to initiate the powering up of the SYSPLL.
3. Wait 16μs plus 1024 OSCLK cycles to allow the PLLs to lock and the WAKEINT ISR to be latched.
4. Execute the WAKEINT ISR.


The device is now out of HALT mode and can resume normal execution.

### 3.11 Memory Controller Module

On this device, the RAMs have different characteristics. These are:

- Dedicated to the CPU: M0 and M1 RAMs
- Shared between the CPU and CLA: LSx RAMs
- Shared between the CPU, DMA, and NPU: GSx RAMs
- Used to send and receive messages between the processors: MSG RAMs

All these RAMs are highly configurable to achieve control for write access and fetch access from different peripherals. All dedicated RAMs are enabled with the ECC feature (both data and address) and shared RAMs are enabled with the parity feature (both data and address). Some of the dedicated memories are secure memory as well. Refer to [Chapter 5](#) for more details. Each RAM has a controller that takes care of the access protection and security related checks and ECC/Parity features for that RAM. [Figure 3-15](#) shows the configuration of these RAMs.



**Figure 3-15. Memory Architecture**

#### 3.11.1 Functional Description

This section further defines and discusses the dedicated and shared RAMs on this device.

##### 3.11.1.1 Dedicated RAM (Mx RAM)

This device has two dedicated RAM blocks: M0 and M1. M0 and M1 memories are small blocks of memory which are tightly coupled with the CPU. Only the CPU has access to these memories.

All dedicated RAMs have the ECC feature.

##### 3.11.1.2 Local Shared RAM (LSx RAM)

Local shared RAMs (LSx RAMs) are secure memories and have ECC. These memories are shared between the CPU and CLA but are by default dedicated to the CPU only. CLA access can be enabled by configuring MSEL\_LSx bit field in the LSxMSEL register.

Further, when these memories are shared between the CPU and CLA, the user can choose to use these memories as CLA program memory by configuring the CLAPGM\_LSx bit field in the LSxCLAPGM registers. CPU access to all memory blocks, which are programmed as CLA program memory, are blocked.

All these RAMs have the access protection (CPU write and CPU fetch) feature. Each type of access protection for each RAM block can be enabled or disabled by configuring the specific bit in the local shared RAM access protection registers, mapped to each CPU subsystem. [Table 3-12](#) shows the LSx RAM features.

**Table 3-12. Local Shared RAM**

MSEL_LSx	CLAPGM_LSx	CPUx Allowed Access	CPUx.CLA1 Allowed Access	Comment
00	X	All	-	LSx memory is configured as CPU dedicated RAM
01	0	All	Data Read Data Write	LSx memory is shared between CPU and CLA1
01	1	Emulation Read Emulation Write	Fetch Only Emulation Read Emulation Write	LSx memory is CLA1 program memory

### 3.11.1.3 Global Shared RAM (GSx RAM)

RAM blocks that are accessible from the CPU and DMA are called global shared RAMs (GSx RAMs). [Table 3-13](#) shows the features of the GSx RAM.

**Table 3-13. Global Shared RAM**

CPU (Fetch)	CPU (Read)	CPU (Write)	CPU.DMA (Read)	CPU.DMA (Write)	NPU (Read)	NPU (Write)
Yes	Yes	Yes	Yes	Yes	Yes	Yes

The shared RAM has different levels of access protection that can be enabled or disabled by configuring specific bits in the GSxACCPROT registers.

Access protection configuration for the GSx RAM block can be locked by the user to prevent further updates to this bit field. The user can also choose to permanently lock the configuration to individual bit fields by setting the specific bit fields in the GSxCOMMIT register (refer to the register description for more details). Once a configuration is committed for a particular GSx RAM block, the configuration can not be changed further until CPU.SYSRS is issued.

### 3.11.1.4 CAN Message RAM

#### Note

Control of the CAN message RAMs can only be given to the CPU if the MCAN module is not used by the system. The reset source for the MCANRAMACC register is PORSn (Power On Reset) and not XRSn. This is to align the behavior with other CPU controlled RAMs. It is not recommended to change the MCANRAMACC bit once the bit is set, as the contents of the RAM are not compatible with the MCAN module. Even if the MCAN module is only used for boot purposes, it is not recommended to change the ownership to the CPU.

Each MCAN module has 4KB of message RAM embedded locally and exclusively accessible by the MCAN module.

In systems that do not use one or both MCAN modules, there is the ability to re-assign the RAM to the CPU memory domain in data space only. The MCANRAMACC register in the [Section 3.16.11](#) provides control of each MCAN instance RAM assignment individually. Once set, the MCAN module has no access to these RAMs. If the MCAN module is used at all in the system, it is not recommended to allocate this RAM to the CPU.

The C28x is a 16-bit word based CPU, as such the addressable memory is reduced to 2KB in size as shown in [Table 3-14](#).

**Table 3-14. Addressable Memory Range for MCAN Message RAMs**

MCANRAMACC	MCANA Memory Addresses	MCANB Memory Addresses
0 (owned by MCAN)	0x58000-0x58FFF	0x5A000-0x5AFFF
1 (owned by C28x)	0x58000-0x587FF	0x5A000-0x5A7FF

### 3.11.1.5 CLA-CPU Message RAM

These RAM blocks can be used to share data between the CPU and CLA. The CLA has read and write access to the "CLA to CPU MSGRAM." The CPU has read and write access to the "CPU to CLA MSGRAM." The CPU and CLA both have read access to both MSGRAMs.

### 3.11.1.6 CLA-DMA Message RAM

These RAMs blocks can be used to share data between CLA and DMA. The CLA has read and write access to the "CLA to DMA MSGRAM." The DMA has read and write access to the "DMA to CLA MSGRAM." The CLA and DMA both have read access to both MSGRAMs.

### 3.11.1.7 Access Arbitration

For a shared RAM, multiple accesses can happen at any given time. The maximum number of accesses to any shared RAM at any given time depends on the type of shared RAM. On this device, a combination of a fixed and alternating scheme is followed to arbitrate multiple access at any given time.

The following is the order of fixed priority for CPU accesses:


1. Data Write/Program Write
2. Data Read
3. Program Read/Program Fetch

The following is the order of fixed priority for CLA accesses:


1. Data Write
2. Data Read/Program Fetch

Figure 3-16 represents the arbitration scheme on local shared memories.

Figure 3-17 represents the arbitration scheme on global shared memories



**Figure 3-16. Arbitration Scheme on Local Shared Memories**



**Figure 3-17. Arbitration Scheme on Global Shared Memories**

### 3.11.1.8 Access Protection

All RAM blocks except for M0/M1 have different levels of protection. This feature allows the user to enable or disable specific access to individual RAM blocks from individual controllers. There is no protection for read accesses, hence reads are always allowed from all the controllers which have access to that RAM block.

The following sections describe the different kinds of protection available for RAM blocks on this device.

---

#### Note

For debug accesses, all the protections are disabled.

---

#### 3.11.1.8.1 CPU Fetch Protection

Fetch accesses from the CPU can be protected by setting the FETCHPROTx bit of the specific register to 1. If fetch access is done by the CPU to a memory where CPU fetch protection is enabled, a fetch protection violation occurs.

If a fetch protection violation occurs, the violation results in an ITRAP for the CPU. A flag gets set in the appropriate access violation flag register, and the memory address for which the access violation occurred, gets latched into the appropriate CPU fetch access violation address register.

#### 3.11.1.8.2 CPU Write Protection

Write accesses from the CPU can be protected by setting the CPUWRPROTx bit of the specific register to 1. If write access is done by a CPU to memory where the write is protected, a write protection violation occurs.

If a write protection violation occurs, the write gets ignored, a flag gets set in the appropriate access violation flag register, and the memory address for which the access violation occurred, gets latched into the appropriate CPU write access violation address register. Also, an access violation interrupt is generated if enabled in the interrupt enable register.

#### 3.11.1.8.3 CPU Read Protection

If a read protection violation occurs, a flag gets set in the appropriate access violation flag register, and the memory address for which the access violation occurred, gets latched in the appropriate CPU read access violation address register. Also, an access violation interrupt is generated, if enabled in the interrupt enable register.

#### 3.11.1.8.4 CLA Fetch Protection

If local shared RAM is configured as dedicated RAM for the CPU, or if the RAM is configured as data RAM for the CLA, any fetch access from the CLA to that particular LSx RAM results in a CLA fetch protection violation, which is a non-controller access violation.

If a CLA fetch protection violation occurs, the violation results in a MSTOP. A flag gets set in the appropriate access violation flag register, and the memory address for which the access violation occurred, gets latched in the appropriate CLA fetch access violation address register. Also, an access violation interrupt is generated to the CPU if enabled in the interrupt enable register.

#### 3.11.1.8.5 CLA Write Protection

If local shared RAM is configured as dedicated RAM for the CPU, or if the RAM is configured as program RAM for the CLA, any data write access from the CLA to that particular LSx RAM results in a CLA write protection violation, which is a non-controller access violation.

If a CLA write protection violation occurs, the write gets ignored, a flag gets set in the appropriate access violation flag register, and the memory address for which the access violation occurred, gets latched in the appropriate CLA write access violation address register. Also, an access violation interrupt is generated to the CPU if enabled in the interrupt enable register.



### 3.11.1.8.6 CLA Read Protection

If local shared RAM is configured as dedicated RAM for the CPU, or if the RAM is configured as program RAM for the CLA, any data read access from the CLA to that particular LSx RAM results in a CLA read protection violation, which is a non-controller access violation.

If a CLA read protection violation occurs, a flag gets set in the appropriate access violation flag register, and the memory address for which the access violation occurred, gets latched in the appropriate CLA read access violation address register. Also, an access violation interrupt is generated to the CPU if enabled in the interrupt enable register.

### 3.11.1.8.7 DMA Write Protection

Write accesses from the DMA can be protected by setting the DMAWRPROTx bit of a specific register to 1. If a write access is done by the DMA to protected memory, a write protection violation occurs.

If a write access is made to a dedicated or shared memory by a DMA, and DMAWRPROTx is set to 1 for that memory, the write is called a DMA write protection violation.

A flag gets set in the DMA access violation flag register, and the memory address where the violation happened gets latched in the DMA fetch access violation address register. These are dedicated registers for each subsystem.

**Note 1:** All access protections are ignored during debug accesses. Write access to a protected memory go through when the write is done using the debugger, irrespective of the write protection configuration for that memory.

**Note 2:** Access protection is not implemented for M0 and M1 memories.

### 3.11.1.8.8 NPU Write Protection

Write accesses from the NPU module can be protected by setting the NPUWRPROTx bit of a specific register to 1. If a write access is done by the NPU module to protected memory, a write protection violation occurs.

If a write access is made to a dedicated or shared memory by the NPU module, and NPUWRPROTx is set to 1 for that memory, the write is called a NPU write protection violation.

A flag gets set in the NPU access violation flag register, and the memory address where the violation happened gets latched in the NPU fetch access violation address register. These are dedicated registers for each subsystem.

**Note 1:** All access protections are ignored during debug accesses. Write access to a protected memory go through when the write is done using the debugger, irrespective of the write protection configuration for that memory.

### 3.11.1.9 Memory Error Detection, Correction, and Error Handling

These devices have memory error detection and correction features to satisfy safety standards requirements. These requirements warrant the addition of detection mechanisms for finite dangerous failures.

In this device, all dedicated RAMs support error correction code (ECC) protection and the shared RAMs have parity protection. The ECC scheme used is Single Error Correction Double Error Detection (SECCDED). The parity scheme used is even parity. ECC/Parity covers the data bits stored in memory as well as address.

ECC/Parity calculation is done inside the memory controller module and calculated. ECC/Parity is written into the memory along with the data. ECC/Parity is computed for 16-bit data; hence, for each 32-bits of data, there are three 7-bit ECC codes (or 3-bit parity), two of which are for data and a third one for the address.

### 3.11.1.9.1 Error Detection and Correction

Error detection is done while reading the data from memory. The error detection is performed for data as well as address. For parity memory, only a single-bit error gets detected, whereas in case of ECC memory, along with a single-bit error, a double-bit error also gets detected. These errors are called correctable and uncorrectable errors. The following are characteristics of these errors:

- Parity errors are always uncorrectable errors
- Single-bit ECC errors are correctable errors
- Double-bit ECC errors are uncorrectable errors
- Address ECC errors are also uncorrectable errors

Correctable errors get corrected by the memory controller module and then the correct data is given back as read data. The correct data is also written back into the memory to prevent a double-bit error due to another single-bit error at the same memory address.

### 3.11.1.9.2 Error Handling

For each correctable error, the count in the correctable error count register increments by one. When the value in this count register becomes equal to the value configured in the correctable error threshold register, an interrupt is generated to the CPU, if the interrupt is enabled in the correctable interrupt enable register. The user needs to configure the correctable error threshold register based on the system requirements. Also, the address for which the error occurred, gets latched into a register and a flag also gets set in a status register.

If there are uncorrectable errors, an NMI gets generated for the CPU. In this case also, the address for which the error occurred gets latched into a register, and a flag gets set in a status register.

[Table 3-15](#) summarizes different error situations that can arise. These need to be handled appropriately in the software, using the status and interrupt indications provided.

**Table 3-15. Error Handling in Different Scenarios**

Access Type	Error Found In	Error Type	Status Indication	Error Notification
Reads	Data read from memory	Uncorrectable Error (Single-bit error for Parity RAMs OR Double bit Error for ECC RAMs)	Yes - CPU Read Error Address Register Data returned to CPU is incorrect	NMI for CPU access
Reads	Data read from memory	Single-bit error for ECC RAMs	Yes - CPU Read Error Address Register Increment single error counter	Interrupt when error counter reaches the user programmable threshold for single errors
Reads	Data read from PIE memory	Parity error	Yes - PIE Parity Error sets bit in MEM_CFG_REGS	Bit set in MEM_CFG_REGS
Reads	Address	Address error	Yes - CPU Read Address Error Register Data returned to CPU is incorrect	NMI to CPU for CPU access

#### Note

In the case of an uncorrectable error during fetch on the CPU, there is the possibility of getting an ITRAP before an NMI exception, since garbage instructions enter into the CPU pipeline before the NMI gets generated.

During debug accesses, correctable as well as uncorrectable errors are masked.

### 3.11.1.10 Application Test Hooks for Error Detection and Correction

Since error detection and correction logic is part of safety critical logic, safety applications need to make sure that the logic is always working fine (during run time also). To enable this, a test mode is provided, in which a user can modify the data bits (without modifying the ECC/Parity bits) or ECC/Parity bits directly. Using this feature, an ECC/Parity error can be injected into data.

---

#### Note

The memory map for ECC/Parity bits and data bits are the same. The user must choose a different test mode to access ECC/Parity bits. In test mode, all access to memories (data as well as ECC/Parity) can be done as 32-bit access only.

---

Table 3-16 and Table 3-17 show the bit mapping for the ECC/Parity bits when the bits are read in RAMTEST mode using the respective addresses.

**Table 3-16. Mapping of ECC Bits in Read Data from ECC/Parity Address Map**

Data Bits Location in Read Data	Content (ECC Memory)
6:0	ECC Code for lower 16 bits of data
7	Not Used
14:8	ECC Code for upper 16 bits of data
15	Not Used
22:16	ECC Code for address
31:23	Not Used

---

**Table 3-17. Mapping of Parity Bits in Read Data from ECC/Parity Address Map**

Data Bits Location in Read Data	Content (Parity Memory)
0	Parity for lower 16 bits of data
7:1	Not Used
8	Parity for upper 16 bits of data
15:9	Not Used
16	Parity for address
31:17	Not Used

---

### 3.11.1.11 RAM Initialization

To make sure that a read/fetch from uninitialized RAM locations do not cause ECC or parity errors, the RAM\_INIT feature is provided for each memory block. Using this feature, any RAM block can be initialized with 0x0 data and the respective ECC/Parity bits accordingly. This can be initiated by setting the INIT bit to 1 for the specific RAM block in INIT registers. To check the status of RAM initialization, software must poll for the INITDONE bit for that RAM block in the INITDONE register to be set. Unless this bit gets set, no access can be made to that RAM memory block.

---

#### Note

None of the hosts must access the memory while initialization is taking place. If memory is accessed before RAMINITDONE is set, the memory read/write as well as initialization does not happen correctly.

---

## 3.12 JTAG

Gel files perform certain initialization tasks. This helps the users in a debug environment. However, when executed standalone (without the emulator connected) the application can not work as expected, since there is no gel file to perform those initializations. For example, gel file disables watchdog. If user code does not service the watchdog in the application (or fails to disable the watchdog), there is a difference in how the application behaves with the debugger and without the debugger.

Common tasks performed by the gel files (but not boot-ROM):

- On Reset:
  - Disable Flash ECC on some devices.
    - Disabling ECC only when using Flash API functions, see the Flash API User Guide for details. Otherwise, TI suggests to always program ECC and enable ECC-check.
  - Disable Watchdog
  - Enable CLA clock
  - Select real-time mode or C28x mode
- On Restart:
  - Select real-time mode or C28x mode
  - Clear IER and IFR
- On Target Connect:
  - Select real-time mode or C28x mode

For more information, see [C2000 MCU JTAG Connectivity Debug](#).

### 3.12.1 JTAG Noise and TAP\_STATUS

The TAP\_STATUS register reflects the status of the JTAG TAP at any given time. Normally when no JTAG is connected to the device, the status can be IDLE. In some cases with excessive PCB noise, there can be unwanted TMS and TCK toggles that take JTAG out of the IDLE state. When persistent, this can ultimately lead to unwanted activation of the JTAG Boundary Scan or some other JTAG mode that can interfere with the intended application. To avoid this scenario, place strong enough pull resistors on the board to prevent noise from activating JTAG. As a debug tool, the TAP\_STATUS register can be polled by the application code to detect if this is a cause of device disturbance. The SOFTPRES40[JTAG\_nTRST] register can also be used to reset the JTAG TAP through software. Use this reset register with caution, as this prevents connecting a debugger unless the code qualifies writes to this register with some other GPIO state or other means to distinguish between noise and debugger accesses.

The TAP\_CONTROL register can be used to disable the TAP state machine's control of the device. Using the TAP\_CONTROL register can help to prevent noise from activating JTAG.

## 3.13 Live Firmware Update

This device includes hardware hooks to streamline firmware updates. These hardware hooks enable seamless switching from the old firmware to the new firmware without resetting the application.

This section discusses the Live Firmware Update (LFU) and the hardware features present on the device to support LFU.

### 3.13.1 LFU Background

End equipment like Server Power Supply (PSU) are high availability systems that need to have minimum downtime, even during firmware upgrades. Firmware upgrades are essential to add additional functionality, enhance performance and fix software bugs/vulnerabilities. LFU helps update firmware while the application is running, thus eliminating downtime (with respect to critical real-time interrupts) and also providing a more cost-effective alternative compared to manually updating firmware.


LFU has traditionally been implemented in the C2000 family of MCUs using software-only techniques. This impacts LFU switchover time, which is the time to switchover to new firmware once the transition has begun.

User application code initiates this transition, typically by jumping to an entry point in the new firmware. There, a compiler provided initialization routine specific to LFU is called. This initializes user-specified data variables. When execution arrives in main() of the new application, user application code performs minimal initialization to get the new application running.

### 3.13.2 LFU Switchover Steps

A simplified representation of the LFU switchover is shown in [Figure 3-18](#) and is described in the following steps:

1. In typical systems, a host – typically a PC or another MCU, initiates the LFU (depicted as LFU Request) on the application MCU (in this case, the C2000 MCU) that is executing the real-time control application. This initiates the Flash Program sequence in the application MCU. This runs as a background process even as the application MCU continues executing firmware (depicted as Firmware - 1).
2. Since the compiler can move existing PIE vectors and function pointers to new locations between firmware versions, PIE vectors or function pointers can get added or removed between firmware versions. User application code needs to manage these properly and efficiently during LFU. In the absence of Flash remapping (where different Flash memory banks can be mapped to the same address), PIE vector table remapping, that is “swapping” and RAM memory block swapping are features supported on the device. Without swapping, user application code needs to individually update each PIE vector and each function pointer, adding valuable cycles to the LFU switchover time. With swapping, prior to LFU switchover, user application code can populate a different PIE vector table (depicted as PIE Swap Memory Update) and a different LS RAM region (depicted as LSx Swap Memory Update).
3. When complete (depicted as LFU Switchover – waiting for appropriate time), user application code initiates the transition to new firmware. Once the compiler LFU initialization routine completes and transfers execution to the new application (depicted as Firmware – 2), user application code needs to perform necessary initialization before the new application can begin running. Since PIE vectors and function pointers have already been populated in the “swap” locations, all that is required is a PIE vector table swap and LSx RAM Memory Swap (depicted as PIE Vector Swap, LSx Memory Swap).



**Figure 3-18. Simplified LFU Representation**

### 3.13.3 Device Features Supporting LFU

The new hardware capabilities implemented in the device to support LFU are:

1. Multi-Bank Flash
2. PIE Vector Table Swap
3. LS0/LS1 RAM Memory Swap

#### 3.13.3.1 Multi-Bank Flash

The device has up to five Flash banks, the maximum bank size is 256KB, with support for 128KB and 64KB banks based on the device part number (see the [TMS320F28P55x Real-Time Microcontrollers Data Sheet](#) for this information). With multiple banks, you can Program/Erase a bank while other banks are in read mode.

### 3.13.3.2 PIE Vector Table Swap

The device contains an additional PIE vector table, in addition to the typical PIE vector table that is present. This allows PIE vector addresses for the new firmware to be populated prior to the LFU switchover. During LFU switchover, a simple swap operation which activates the PIE vector swap table and deactivates the previously active PIE vector table is initiated by user application code, and this operation takes just 1 CPU clock cycle. To initiate the swap, user application code sets `LFUConfig.PieVectorSwap = 1`. The PIE vector table swap features are also implemented on a redundant PIE vector table implemented for safety. Therefore, to implement PIE vector table swap, the sizes of PIE vector memory and redundant PIE vector memory are both doubled.


The changes are summarized in [Figure 3-19](#). In this device, there exists a duplicate PIE RAM mapped to a different memory address. There are now two physical PIE vector RAM memories – PIE-1 and PIE-2. By default, PIE-1 is *active*, and mapped to addresses `0x0000_0D00-0x0000_0EFF`. PIE-2 is *inactive*, and mapped to addresses `0x0100_0900-0x0100_0AFF`.

When user application code initiates a PIE vector table swap by setting `LFUConfig.PieVectorSwap = 1`, PIE-2 *becomes active*, and is mapped to addresses `0x0000_0D00-0x0000_0EFF`. PIE-1 *becomes inactive*, and is mapped to addresses `0x0100_0900-0x0100_0AFF`.

Note that the PIE vector RAM active addresses are always `0x0000_0D00-0x0000_0EFF`. The inactive addresses are always `0x0100_0900-0x0100_0AFF`. As mentioned above, prior to the LFU switchover, user application code needs to write to the inactive addresses with the PIE vector locations corresponding to the new firmware.

The register bit `LFUStatus.PieVectorSwap` provides the status of Pie Vector Swap.

The PIE vector RAM utilizes a parity scheme to detect address and data errors.



**Figure 3-19. PIE Vector Table Swap**


### 3.13.3.3 LS0/LS1 RAM Memory Swap

Similar to PIE Vector Table Swap, LS0 and LS1 physical RAM memory blocks can also be swapped. The memory architecture is similar to PIE vector table swap, and is shown in [Figure 3-20](#). By default, physical Block 1 is assigned to addresses `0x8000-0x87FF` (that is, the address range for LS0), and physical Block 2 is assigned to addresses `0x8800-0x8FFF` (that is, the address range for LS1). By configuring `LFUConfig.LS01Swap = 1`, user application code can execute a swap, where physical Block 2 is now assigned to addresses `0x8000-0x87FF` (that is, the address range for LS0), and physical Block 1 is now assigned to addresses `0x8800-0x8FFF` (that is, the address range for LS1).

If physical memory Block 1 contains function pointers for the current firmware, the same relative locations in physical memory Block 2 can be populated with function pointers for the new firmware prior to LFU switchover. During LFU switchover, a simple swap operation is initiated by user application code, and this operation takes just 1 CPU clock cycle. This allows user application code to always have function pointers in LS0, yet have two different physical blocks that can map to the LS0 address range.

For example, if current firmware contains 10 function pointers present at the start of Block 1 (LS0 address space). If the new firmware contains the same 10 function pointers that now need to be updated, user application code can place these at the start of Block 2 (LS1 address space) prior to LFU switchover. During LFU switchover, user application code executes a LS0/LS1 RAM memory swap, where the physical RAM block previously mapped to the LS1 address space can now be mapped to the LS0 address space, and hence can be used seamlessly for function pointer addressing for the new firmware.

The register bit LFUStatus.LS01Swap provides the status of LS0/LS1 RAM memory swap.



**Figure 3-20. LS0/LS1 RAM Memory Swap**

Additional points pertaining to LS0/LS1 RAM memory swap are:

1. LFU registers can be accessed from both CPU and CLA.
2. Only LS0 and LS1 blocks can be swapped. LS2 to LS7 blocks cannot be swapped.
3. LS0 and LS1 blocks have parity protection. Address parity is computed based on the physical address and hence the address does not change based on the memory swap.
4. A number of LSx RAM registers are available to the user application code to configure options such as select (LSxMSEL.MSEL\_LS0, LSxMSEL.MSEL\_LS1), fetch protect (LSxACCPROT0.FETCHPROT\_LS0, LSxACCPROT0.FETCHPROT\_LS1), write protect (LSxACCPROT0.CPUWRPROT\_LS0, LSxACCPROT0.CPUWRPROT\_LS1), CLA program memory (LSxCLAPGM.CLAPGM\_LS0, LSxCLAPGM.CLAPGM\_LS1). These register bits indicate the status of the memory block that is deemed as LS0 (CPU address 0x8000 to 0x87FF) and LS1 (CPU address 0x8800 to 0x8FFF) at any point of time. When a LS0/LS1 RAM memory swap occurs, the corresponding control/status bits also automatically swap.
5. Service all pending errors (access violation and parity) associated with the memory before initiating a LS0/LS1 RAM memory swap.
6. LS0/LS1 RAM memory swap shall be initiated only after completion of RAM initialization for both LS0 and LS1 memories (LSxINITDONE.INITDONE\_LS0 = 1 and LSxINITDONE.INITDONE\_LS1 = 1).

7. LS0/LS1 RAM memory swap shall not be initiated when RAM-test (LSxTEST.TEST\_LS0 = 1 or LSxTEST.TEST\_LS1 = 1) is in progress for LS0 or LS1 blocks.
8. With DCSM security on the device, in general, LS0 and LS1 RAM blocks can be assigned to different security zones. However, with LS0/LS1 RAM memory swaps, different physical RAM blocks can get mapped to the same address space. Application software shall therefore make sure that both LS0 and LS1 have the same security settings (for example, zone, EXE protection), if there is a plan to implement LS0/LS1 RAM memory swap. Hardware logic is implemented on the device to prevent swap of LS0 and LS1 if the blocks have different security configurations.
9. To prevent security vulnerabilities, LS0/LS1 RAM memory swap is not allowed if the memory swap is initiated by code from a different zone. For example:
  - if LS0 and LS1 are part of Zone1, the swap is not allowed if the code that initiates the swap resides in Zone2 or unsecure zone
  - if LS0 and LS1 are part of Zone2, the swap is not allowed if the code that initiates the swap resides in Zone1 or unsecure zone
  - if LS0 and LS1 are part of the same zone that is unsecure, the swap is allowed in all cases irrespective of where the code that initiates the swap resides
  - if LS0 and LS1 are part of the same zone and is unlocked, the swap can be initiated from code residing anywhere (including from the debugger)
10. Once the swap is initiated, the swap happens in the next cycle, subject to the swap meeting the security requirements previously mentioned. After initiation of a swap, application software shall check if the swap was correctly configured by checking the LFUStatus.LS01Swap status register. Consistency between LFUStatus.LS01Swap and LFUConfig.LS01Swap helps determine if the swap was correctly configured. If LFUStatus.LS01Swap does not match LFUConfig.LS01Swap, LFUConfig.LS01Swap needs to be cleared by user application code.

### 3.13.3.3.1 Applicability to CLA LFU

The device does not support a swap table for the CLA task vectors (MVECTs). CLA LFU is implemented typically on the CPU side, where the MVECTs are updated sequentially at an appropriate time. The techniques for when to update the MVECTs are described in the LFU system reference design guide, but noted here that the approach is different from the CPU PIE vector table case, where a simple single cycle swap achieves the switch to the new PIE vector table.

For the LS0/LS1 RAM memory swap feature to be useful for CLA LFU switchover, two conditions need to be satisfied:

- CLA code has to fit into a single LSx block. The MVECT table contains CLA task vectors, whose addresses correspond to locations in the LSx block. For example, if the current firmware CLA code is present in LS0, MVECTs point to various locations in LS0. If the new firmware CLA code is present in LS1, MVECTs point to various locations in LS1.
- When switching over from current to new firmware, the MVECTs need to be updated, unless the MVECTs reside at the same relative location in both LS0 and LS1. If that is the case, then simply swapping LS0/LS1 RAM memory blocks effectively updates the MVECT table, without the need to sequentially update the MVECTs.



### 3.13.4 LFU Switchover

After the new firmware has been programmed to Flash, the user application code needs to determine when appropriate to switchover to the new firmware. The techniques to determine this difference between real-time critical firmware running on the CPU and CLA and these techniques are beyond the scope of this document. The techniques are described in the LFU system reference design guide.

The device supports two register bits that can be set or reset to indicate that LFU switchover is in progress on the CPU (LFUConfig.LFU\_CPU) and CLA (LFUConfig.LFU\_CLA1). These bits do not impact any hardware logic on the device. For example, LFUConfig.LFU\_CPU can be set by user application code at the start of switchover, and then tested in the initialization code in main(). This can enable only LFU switchover specific initialization to be performed (for example, PIE vector table swap, LS0/LS1 RAM memory swap), while bypassing all other initialization that typically happens after a device reset.

### 3.13.5 LFU Resources

The following are additional LFU resources available:

- [Live Firmware Update Without Device Reset on C2000™ MCUs User's Guide](#)
- [Live Firmware Update With Device Reset on C2000™ MCUs User's Guide](#)
- [Live Firmware Update Reference Design with C2000™ Real-Time MCUs](#)

## 3.14 System Control Register Configuration Restrictions

Memory-mapped registers in the system control operate on INTOSC1 clock domain. Any CPU writes to these registers requires a delay in between subsequent writes; otherwise, a second write can be lost. The application needs to take this into consideration and add a delay in terms of the number of NOP instructions after every write to the registers listed in [Table 3-18](#). The formula to compute the delay between subsequent writes:

$$\text{Delay (in SYSCLK cycles)} = 3 \times (F_{\text{SYSCLK}} \div F_{\text{INTOSC1}}) + 9$$

For Example: for SYSCLK = 100MHz

$$\text{Delay (in SYSCLK cycles)} = 3 \times (100\text{MHz} \div 10\text{MHz}) + 9 = 39 \text{ SYSCLK cycles}$$

**Table 3-18. System Control Registers Impacted**

Registers requiring delay after every write
AUXCLKDIVSEL
CLBCLKCTL
PERCLKDIVSEL
SYSCLKDIVSEL
SYSPLLCTL1
SYSPLLMULT
WDCR
XCLKOUTDIVSEL
XTALCR
CLKSRCCTL1
CLKSRCCTL2
CLKSRCCTL3
CPU1TMR2CTL

## 3.15 Software

### 3.15.1 SYSCTL Registers to Driverlib Functions

**Table 3-19. SYSCTL Registers to Driverlib Functions**

File	Driverlib Function
<b>PARTIDL</b>	
sysctl.c	SysCtl_getDeviceParametric
<b>PARTIDH</b>	
sysctl.c	SysCtl_getDeviceParametric
<b>REVID</b>	
sysctl.h	SysCtl_getDeviceRevision
<b>TRIMERRSTS</b>	
-	
<b>SOFTPRES0</b>	
sysctl.h	SysCtl_resetPeripheral
<b>SOFTPRES2</b>	
-	See SOFTPRES0
<b>SOFTPRES3</b>	
-	See SOFTPRES0
<b>SOFTPRES4</b>	
-	See SOFTPRES0
<b>SOFTPRES7</b>	
-	See SOFTPRES0
<b>SOFTPRES8</b>	
-	See SOFTPRES0
<b>SOFTPRES9</b>	
-	See SOFTPRES0
<b>SOFTPRES10</b>	
-	See SOFTPRES0
<b>SOFTPRES11</b>	
-	See SOFTPRES0
<b>SOFTPRES13</b>	
-	See SOFTPRES0
<b>SOFTPRES14</b>	
-	See SOFTPRES0
<b>SOFTPRES15</b>	
-	See SOFTPRES0
<b>SOFTPRES16</b>	
-	See SOFTPRES0
<b>SOFTPRES17</b>	
-	
<b>SOFTPRES18</b>	
-	
<b>SOFTPRES19</b>	
-	
<b>SOFTPRES20</b>	
-	

**Table 3-19. SYSTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>SOFTPRES21</b>	
-	
<b>SOFTPRES26</b>	
-	
<b>SOFTPRES27</b>	
-	
<b>SOFTPRES28</b>	
-	
<b>SOFTPRES30</b>	
-	
<b>TAP_STATUS</b>	
-	
<b>TAP_CONTROL</b>	
-	
<b>USBTYPE</b>	
sysctl.c	SysCtl_configureType
sysctl.c	SysCtl_isConfigTypeLocked
<b>ECAPTYPE</b>	
sysctl.c	SysCtl_configureType
sysctl.c	SysCtl_isConfigTypeLocked
<b>MCUCNF3</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF8</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF11</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF12</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF14</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF16</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF18</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF20</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF21</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF23</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF31</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF32</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF33</b>	

**Table 3-19. SYSTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF34</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF35</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNFLOCK</b>	
-	
<b>CLKCFGLOCK1</b>	
sysctl.c	SysCtl_lockClkConfig
<b>CLKSRCCTL1</b>	
sysctl.c	SysCtl_getClock
sysctl.c	SysCtl_setClock
sysctl.c	SysCtl_selectXTAL
sysctl.c	SysCtl_selectXTALSingleEnded
sysctl.c	SysCtl_selectOscSource
sysctl.h	SysCtl_enableWatchdogInHalt
sysctl.h	SysCtl_disableWatchdogInHalt
<b>CLKSRCCTL2</b>	
-	
<b>CLKSRCCTL3</b>	
sysctl.h	SysCtl_selectClockOutSource
<b>SYSPLLCTL1</b>	
sysctl.c	SysCtl_getClock
sysctl.c	SysCtl_setClock
<b>SYSPLLMULT</b>	
sysctl.c	SysCtl_getClock
sysctl.c	SysCtl_setClock
<b>SYSPLLSTS</b>	
sysctl.c	SysCtl_setClock
<b>SYSCLKDIVSEL</b>	
sysctl.c	SysCtl_getClock
sysctl.h	SysCtl_setPLLSysClk
<b>AUXCLKDIVSEL</b>	
sysctl.h	SysCtl_setMCANClk
<b>PERCLKDIVSEL</b>	
sysctl.h	SysCtl_setUSBClockDivider
sysctl.h	SysCtl_setLINAClockDivider
sysctl.h	SysCtl_setTINIEClockDivider
<b>XCLKOUTDIVSEL</b>	
sysctl.h	SysCtl_setXCik
<b>CLBCLKCTL</b>	
sysctl.h	SysCtl_setCLBCIk
sysctl.h	SysCtl_setCLBCIkDivider
sysctl.h	SysCtl_CLBCIkConfig
<b>LOSPCP</b>	

**Table 3-19. SYSTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
sysctl.c	SysCtl_getLowSpeedClock
sysctl.h	SysCtl_setLowSpeedClock
<b>MCD CR</b>	
sysctl.h	SysCtl_enableMCD
sysctl.h	SysCtl_disableMCD
sysctl.h	SysCtl_isMCDClockFailureDetected
sysctl.h	SysCtl_resetMCD
sysctl.h	SysCtl_connectMCDClockSource
sysctl.h	SysCtl_disconnectMCDClockSource
<b>X1CNT</b>	
sysctl.c	SysCtl_pollX1Counter
sysctl.h	SysCtl_getExternalOscCounterValue
sysctl.h	SysCtl_clearExternalOscCounterValue
<b>XTALCR</b>	
sysctl.c	SysCtl_setClock
sysctl.c	SysCtl_selectXTAL
sysctl.c	SysCtl_selectXTALSingleEnded
sysctl.h	SysCtl_setExternalOscMode
sysctl.h	SysCtl_turnOnOsc
sysctl.h	SysCtl_turnOffOsc
<b>XTALCR2</b>	
sysctl.c	SysCtl_selectXTAL
<b>CLKFAILCFG</b>	
-	
<b>CPUSYSLOCK1</b>	
sysctl.c	SysCtl_lockSysConfig
<b>CPUSYSLOCK2</b>	
-	
<b>PIEVERRADDR</b>	
sysctl.h	SysCtl_getPIEErrAddr
<b>PCLKCR0</b>	
sysctl.h	SysCtl_enablePeripheral
sysctl.h	SysCtl_disablePeripheral
<b>PCLKCR2</b>	
-	See PCLKCR0
<b>PCLKCR3</b>	
-	See PCLKCR0
<b>PCLKCR4</b>	
-	See PCLKCR0
<b>PCLKCR7</b>	
-	See PCLKCR0
<b>PCLKCR8</b>	
-	See PCLKCR0
<b>PCLKCR9</b>	
-	See PCLKCR0

**Table 3-19. SYSCALL Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>PCLKCR10</b>	
-	See PCLKCR0
<b>PCLKCR11</b>	
-	See PCLKCR0
<b>PCLKCR12</b>	
-	See PCLKCR0
<b>PCLKCR13</b>	
-	See PCLKCR0
<b>PCLKCR14</b>	
-	See PCLKCR0
<b>PCLKCR15</b>	
-	See PCLKCR0
<b>PCLKCR16</b>	
-	See PCLKCR0
<b>PCLKCR17</b>	
-	
<b>PCLKCR18</b>	
-	
<b>PCLKCR19</b>	
-	
<b>PCLKCR20</b>	
-	
<b>PCLKCR21</b>	
-	
<b>PCLKCR26</b>	
-	
<b>PCLKCR27</b>	
-	
<b>SIMRESET</b>	
sysctl.h	SysCtl_simulateReset
<b>LPMCR</b>	
sysctl.h	SysCtl_enterIdleMode
sysctl.h	SysCtl_enterStandbyMode
sysctl.h	SysCtl_enterHaltMode
sysctl.h	SysCtl_setStandbyQualificationPeriod
sysctl.h	SysCtl_enableWatchdogStandbyWakeup
sysctl.h	SysCtl_disableWatchdogStandbyWakeup
<b>GPIOLPMSEL0</b>	
sysctl.h	SysCtl_enableLPMWakeupPin
sysctl.h	SysCtl_disableLPMWakeupPin
<b>GPIOLPMSEL1</b>	
sysctl.h	SysCtl_enableLPMWakeupPin
sysctl.h	SysCtl_disableLPMWakeupPin
<b>TMR2CLKCTL</b>	
cputimer.h	CPUTimer_selectClockSource

**Table 3-19. SYSTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
sysctl.h	SysCtl_setCputimer2Clk
<b>RESCCLR</b>	
sysctl.h	SysCtl_clearResetCause
sysctl.h	SysCtl_clearWatchdogResetStatus
<b>RESC</b>	
sysctl.h	SysCtl_getResetCause
sysctl.h	SysCtl_clearResetCause
sysctl.h	SysCtl_getWatchdogResetStatus
sysctl.h	SysCtl_clearWatchdogResetStatus
<b>CMPSSLPMSEL</b>	
sysctl.h	SysCtl_enableCMPSSLPMWakeupPin
sysctl.h	SysCtl_disableCMPSSLPMWakeupPin
<b>MCANRAMACC</b>	
-	
<b>MCANWAKESTATUS</b>	
sysctl.h	SysCtl_isMCANWakeStatusSet
sysctl.h	SysCtl_clearMCANWakeStatus
<b>MCANWAKESTATUSCLR</b>	
sysctl.h	SysCtl_clearMCANWakeStatus
<b>CLKSTOPREQ</b>	
-	
<b>CLKSTOPACK</b>	
-	
<b>USER_REG1_SYSRN</b>	
sysctl.h	SysCtl_setUserRegister
sysctl.h	SysCtl_getUserRegister
<b>USER_REG2_SYSRN</b>	
-	
<b>USER_REG1_XRSN</b>	
-	
<b>USER_REG2_XRSN</b>	
-	
<b>USER_REG1_PORESETN</b>	
-	
<b>USER_REG2_PORESETN</b>	
-	
<b>USER_REG3_PORESETN</b>	
-	
<b>USER_REG4_PORESETN</b>	
-	
<b>SCSR</b>	
sysctl.h	SysCtl_setWatchdogMode
sysctl.h	SysCtl_isWatchdogInterruptActive
sysctl.h	SysCtl_clearWatchdogOverride
<b>WDCNTR</b>	

**Table 3-19. SYSCALL Registers to Driverlib Functions (continued)**

File	Driverlib Function
sysctl.h	SysCtl_getWatchdogCounterValue
<b>WDKEY</b>	
sysctl.h	SysCtl_serviceWatchdog
sysctl.h	SysCtl_enableWatchdogReset
sysctl.h	SysCtl_resetWatchdog
<b>WDCR</b>	
sysctl.h	SysCtl_resetDevice
sysctl.h	SysCtl_disableWatchdog
sysctl.h	SysCtl_enableWatchdog
sysctl.h	SysCtl_isWatchdogEnabled
sysctl.h	SysCtl_setWatchdogPredivider
sysctl.h	SysCtl_setWatchdogPrescaler
<b>WDWCR</b>	
sysctl.h	SysCtl_setWatchdogWindowValue
<b>CLA1TASKSRCSELLOCK</b>	
-	
<b>DMACHSRCSELLOCK</b>	
-	
<b>CLA1TASKSRCSEL1</b>	
cla.c	CLA_setTriggerSource
<b>CLA1TASKSRCSEL2</b>	
cla.c	CLA_setTriggerSource
<b>DMACHSRCSEL1</b>	
dma.c	DMA_configMode
<b>DMACHSRCSEL2</b>	
dma.c	DMA_configMode
<b>ADCA_AC</b>	
-	
<b>ADCB_AC</b>	
-	
<b>ADCC_AC</b>	
-	
<b>ADCD_AC</b>	
-	
<b>ADCE_AC</b>	
-	
<b>CMPSS1_AC</b>	
-	
<b>CMPSS2_AC</b>	
-	
<b>CMPSS3_AC</b>	
-	
<b>CMPSS4_AC</b>	
-	
<b>DACA_AC</b>	



**Table 3-19. SYSTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
PGA1_AC	
-	
PGA2_AC	
-	
PGA3_AC	
-	
EPWM1_AC	
-	
EPWM2_AC	
-	
EPWM3_AC	
-	
EPWM4_AC	
-	
EPWM5_AC	
-	
EPWM6_AC	
-	
EPWM7_AC	
-	
EPWM8_AC	
-	
EPWM9_AC	
-	
EPWM10_AC	
-	
EPWM11_AC	
-	
EPWM12_AC	
-	
EQEP1_AC	
-	
EQEP2_AC	
-	
EQEP3_AC	
-	
ECAP1_AC	
-	
ECAP2_AC	
-	
CLB1_AC	
-	
CLB2_AC	
-	

**Table 3-19. SYSTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>SCIA_AC</b>	
-	
<b>SCIB_AC</b>	
-	
<b>SCIC_AC</b>	
-	
<b>SPIA_AC</b>	
-	
<b>SPIB_AC</b>	
-	
<b>I2CA_AC</b>	
-	
<b>I2CB_AC</b>	
-	
<b>PMBUS_A_AC</b>	
-	
<b>LIN_A_AC</b>	
-	
<b>MCANA_AC</b>	
-	
<b>MCANB_AC</b>	
-	
<b>FSIATX_AC</b>	
-	
<b>FSIARX_AC</b>	
-	
<b>USBA_AC</b>	
-	
<b>HRPWM_A_AC</b>	
-	
<b>AESA_AC</b>	
-	
<b>PERIPH_AC_LOCK</b>	
sysctl.h	SysCtl_lockAccessControlRegs
<b>SYNCSELECT</b>	
sysctl.h	SysCtl_setSyncOutputConfig
<b>ADCSOCOUTSELECT</b>	
sysctl.h	SysCtl_enableExtADCSOCSource
sysctl.h	SysCtl_disableExtADCSOCSource
<b>SYNCSOCLOCK</b>	
sysctl.h	SysCtl_lockExtADCSOCSelect
sysctl.h	SysCtl_lockSyncSelect
<b>LFUCONFIG</b>	
sysctl.h	SysCtl_setLFUCPU
sysctl.h	SysCtl_getLFUCPU

**Table 3-19. SYSCALL Registers to Driverlib Functions (continued)**

File	Driverlib Function
sysctl.h	SysCtl_setLFUCLA1
sysctl.h	SysCtl_getLFUCLA1
sysctl.h	SysCtl_swapPieVectorAndLS01
sysctl.h	SysCtl_swapPieVector
sysctl.h	SysCtl_swapLS01
<b>LFUSTATUS</b>	
sysctl.h	SysCtl_isPieVectorSwap
sysctl.h	SysCtl_isLS01Swap
<b>LFU_LOCK</b>	
sysctl.h	SysCtl_lockLFUConfigRegister
sysctl.h	SysCtl_lockLFUUserRegister
sysctl.h	SysCtl_unlockLFUConfigRegister
sysctl.h	SysCtl_unlockLFUUserRegister
<b>LFU_COMMIT</b>	
sysctl.h	SysCtl_commitLFUConfigRegister
sysctl.h	SysCtl_commitLFUUserRegister
<b>SYS_ERR_INT_FLG</b>	
sysctl.h	SysCtl_getInterruptStatus
<b>SYS_ERR_INT_CLR</b>	
sysctl.h	SysCtl_clearInterruptStatus
<b>SYS_ERR_INT_SET</b>	
sysctl.h	SysCtl_setInterruptStatus
<b>SYS_ERR_MASK</b>	
sysctl.h	SysCtl_getInterruptStatusMask
sysctl.h	SysCtl_setInterruptStatusMask

### 3.15.2 CPUTIMER Registers to Driverlib Functions

**Table 3-20. CPUTIMER Registers to Driverlib Functions**

File	Driverlib Function
<b>TIM</b>	
cputimer.h	CPUTimer_getTimerCount
<b>PRD</b>	
cputimer.h	CPUTimer_setPeriod
<b>TCR</b>	
cputimer.c	CPUTimer_setEmulationMode
cputimer.h	CPUTimer_clearOverflowFlag
cputimer.h	CPUTimer_disableInterrupt
cputimer.h	CPUTimer_enableInterrupt
cputimer.h	CPUTimer_reloadTimerCounter
cputimer.h	CPUTimer_stopTimer
cputimer.h	CPUTimer_resumeTimer
cputimer.h	CPUTimer_startTimer
cputimer.h	CPUTimer_getTimerOverflowStatus
<b>TPR</b>	
cputimer.h	CPUTimer_setPreScaler

**Table 3-20. CPUTIMER Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TPRH</b>	
cputimer.h	CPUTimer_setPreScaler

**3.15.3 MEMCFG Registers to Driverlib Functions****Table 3-21. MEMCFG Registers to Driverlib Functions**

File	Driverlib Function
<b>DXLOCK</b>	
memcfg.c	MemCfg_lockConfig
memcfg.c	MemCfg_unlockConfig
<b>DXCOMMIT</b>	
memcfg.c	MemCfg_commitConfig
<b>DXACCPROT0</b>	
memcfg.c	MemCfg_setProtection
<b>DXACCPROT1</b>	
-	
<b>DXTEST</b>	
memcfg.c	MemCfg_setTestMode
<b>DXINIT</b>	
memcfg.c	MemCfg_initSections
memcfg.c	MemCfg_getInitStatus
<b>DXINITDONE</b>	
memcfg.c	MemCfg_getInitStatus
<b>DXRAMTEST_LOCK</b>	
memcfg.c	MemCfg_lockTestConfig
memcfg.c	MemCfg_unlockTestConfig
<b>LSXLOCK</b>	
memcfg.c	MemCfg_lockConfig
memcfg.c	MemCfg_unlockConfig
<b>LSXCOMMIT</b>	
memcfg.c	MemCfg_commitConfig
<b>LSXMSEL</b>	
memcfg.c	MemCfg_setLSRAMControllerSel
<b>LSXCLAPGM</b>	
memcfg.h	MemCfg_setCLAMemType
<b>LSXACCPROT0</b>	
memcfg.c	MemCfg_setProtection
<b>LSXACCPROT1</b>	
-	
<b>LSXACCPROT2(i)</b>	
-	
<b>LSXTEST</b>	
memcfg.c	MemCfg_setTestMode
<b>LSXINIT</b>	
memcfg.c	MemCfg_initSections
memcfg.c	MemCfg_getInitStatus

**Table 3-21. MEMCFG Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>LSXINITDONE</b>	
memcfg.c	MemCfg_getInitStatus
<b>LSXRAMTEST_LOCK</b>	
memcfg.c	MemCfg_lockTestConfig
memcfg.c	MemCfg_unlockTestConfig
<b>G SXLOCK</b>	
memcfg.c	MemCfg_lockConfig
memcfg.c	MemCfg_unlockConfig
<b>G SXCOMMIT</b>	
memcfg.c	MemCfg_commitConfig
<b>G SXACCPROT0</b>	
memcfg.c	MemCfg_setProtection
<b>G SXTEST</b>	
memcfg.c	MemCfg_setTestMode
<b>G SXINIT</b>	
memcfg.c	MemCfg_initSections
memcfg.c	MemCfg_getInitStatus
<b>G SXINITDONE</b>	
memcfg.c	MemCfg_getInitStatus
<b>G SXRAMTEST_LOCK</b>	
memcfg.c	MemCfg_lockTestConfig
memcfg.c	MemCfg_unlockTestConfig
<b>MSGXLOCK</b>	
memcfg.c	MemCfg_lockConfig
memcfg.c	MemCfg_unlockConfig
<b>MSGXCOMMIT</b>	
memcfg.c	MemCfg_commitConfig
<b>MSGXTEST</b>	
memcfg.c	MemCfg_setTestMode
<b>MSGXINIT</b>	
memcfg.c	MemCfg_initSections
memcfg.c	MemCfg_getInitStatus
<b>MSGXINITDONE</b>	
memcfg.c	MemCfg_getInitStatus
<b>MSGXRAMTEST_LOCK</b>	
memcfg.c	MemCfg_lockTestConfig
memcfg.c	MemCfg_unlockTestConfig
<b>ROM_LOCK</b>	
memcfg.c	MemCfg_lockTestConfig
memcfg.c	MemCfg_unlockTestConfig
<b>ROM_TEST</b>	
memcfg.c	MemCfg_setTestMode
<b>ROM_FORCE_ERROR</b>	
memcfg.c	MemCfg_forceMemError
<b>NMAVFLG</b>	

**Table 3-21. MEMCFG Registers to Driverlib Functions (continued)**

File	Driverlib Function
memcfg.h	MemCfg_getViolationInterruptStatus
<b>NMAVSET</b>	
memcfg.h	MemCfg_forceViolationInterrupt
<b>NMAVCLR</b>	
memcfg.h	MemCfg_clearViolationInterruptStatus
<b>NMAVINTEN</b>	
memcfg.h	MemCfg_enableViolationInterrupt
memcfg.h	MemCfg_disableViolationInterrupt
<b>NMCPURDAVADDR</b>	
memcfg.c	MemCfg_getViolationAddress
<b>NMCPUWRAVADDR</b>	
memcfg.c	MemCfg_getViolationAddress
<b>NMCPUFAVADDR</b>	
-	
<b>NMDMAWRAVADDR</b>	
-	
<b>NMCLA1RDAVADDR</b>	
-	
<b>NMCLA1WRAVADDR</b>	
-	
<b>NMCLA1FAVADDR</b>	
-	
<b>NMDMARDAVADDR</b>	
-	
<b>MAVFLG</b>	
memcfg.h	MemCfg_getViolationInterruptStatus
<b>MAVSET</b>	
memcfg.h	MemCfg_forceViolationInterrupt
<b>MAVCLR</b>	
memcfg.h	MemCfg_clearViolationInterruptStatus
<b>MAVINTEN</b>	
memcfg.h	MemCfg_enableViolationInterrupt
memcfg.h	MemCfg_disableViolationInterrupt
<b>MCPUFAVADDR</b>	
memcfg.c	MemCfg_getViolationAddress
<b>MCPUWRAVADDR</b>	
-	
<b>MDMAWRAVADDR</b>	
-	
<b>NMTINIERDAVADDR</b>	
-	
<b>NMTINIEWRAVADDR</b>	
-	
<b>UCERRFLG</b>	
memcfg.h	MemCfg_getUncorrErrorStatus

**Table 3-21. MEMCFG Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>UCERRSET</b>	
memcfg.h	MemCfg_forceUncorrErrorStatus
<b>UCERRCLR</b>	
memcfg.h	MemCfg_clearUncorrErrorStatus
<b>UCCPUREADDR</b>	
memcfg.c	MemCfg_getUncorrErrorAddress
<b>UCDMAREADDR</b>	
memcfg.c	MemCfg_getUncorrErrorAddress
<b>UCCLA1READDR</b>	
-	
<b>UCTINIEREADDR</b>	
-	
<b>FLUCERRSTATUS</b>	
-	
<b>FLCERRSTATUS</b>	
-	
<b>CERRFLG</b>	
memcfg.h	MemCfg_getCorrErrorStatus
<b>CERRSET</b>	
memcfg.c	MemCfg_getCorrErrorAddress
memcfg.h	MemCfg_forceCorrErrorStatus
<b>CERRCLR</b>	
memcfg.c	MemCfg_getCorrErrorAddress
memcfg.h	MemCfg_clearCorrErrorStatus
<b>CCPUREADDR</b>	
memcfg.c	MemCfg_getCorrErrorAddress
<b>CDMAREADDR</b>	
-	
<b>CCLA1READDR</b>	
-	
<b>CERRCNT</b>	
memcfg.h	MemCfg_getCorrErrorCount
<b>CERRTHRES</b>	
memcfg.h	MemCfg_setCorrErrorThreshold
<b>CEINTFLG</b>	
memcfg.h	MemCfg_getCorrErrorInterruptStatus
<b>CEINTCLR</b>	
memcfg.h	MemCfg_clearCorrErrorInterruptStatus
<b>CEINTSET</b>	
memcfg.h	MemCfg_forceCorrErrorInterrupt
<b>CEINTEN</b>	
memcfg.h	MemCfg_enableCorrErrorInterrupt
memcfg.h	MemCfg_disableCorrErrorInterrupt
<b>CPU_RAM_TEST_ERROR_STS</b>	
memcfg.h	MemCfg_getDiagErrorStatus

**Table 3-21. MEMCFG Registers to Driverlib Functions (continued)**

File	Driverlib Function
memcfg.h	MemCfg_clearDiagErrorStatus
<b>CPU_RAM_TEST_ERROR_STS_CLR</b>	
memcfg.h	MemCfg_clearDiagErrorStatus
<b>CPU_RAM_TEST_ERROR_ADDR</b>	
memcfg.h	MemCfg_getDiagErrorAddress

### 3.15.4 PIE Registers to Driverlib Functions

**Table 3-22. PIE Registers to Driverlib Functions**

File	Driverlib Function
<b>CTRL</b>	
interrupt.c	Interrupt_initModule
interrupt.c	Interrupt_defaultHandler
interrupt.h	Interrupt_enablePIE
interrupt.h	Interrupt_disablePIE
<b>ACK</b>	
interrupt.c	Interrupt_disable
interrupt.h	Interrupt_clearACKGroup
<b>IER1</b>	
interrupt.c	Interrupt_initModule
interrupt.c	Interrupt_enable
interrupt.c	Interrupt_disable
<b>IFR1</b>	
interrupt.c	Interrupt_initModule
<b>IER2</b>	
interrupt.c	Interrupt_initModule
<b>IFR2</b>	
interrupt.c	Interrupt_initModule
<b>IER3</b>	
interrupt.c	Interrupt_initModule
<b>IFR3</b>	
interrupt.c	Interrupt_initModule
<b>IER4</b>	
interrupt.c	Interrupt_initModule
<b>IFR4</b>	
interrupt.c	Interrupt_initModule
<b>IER5</b>	
interrupt.c	Interrupt_initModule
<b>IFR5</b>	
interrupt.c	Interrupt_initModule
<b>IER6</b>	
interrupt.c	Interrupt_initModule
<b>IFR6</b>	
interrupt.c	Interrupt_initModule
<b>IER7</b>	
interrupt.c	Interrupt_initModule



**Table 3-22. PIE Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>IFR7</b>	
interrupt.c	Interrupt_initModule
<b>IER8</b>	
interrupt.c	Interrupt_initModule
<b>IFR8</b>	
interrupt.c	Interrupt_initModule
<b>IER9</b>	
interrupt.c	Interrupt_initModule
<b>IFR9</b>	
interrupt.c	Interrupt_initModule
<b>IER10</b>	
interrupt.c	Interrupt_initModule
<b>IFR10</b>	
interrupt.c	Interrupt_initModule
<b>IER11</b>	
interrupt.c	Interrupt_initModule
<b>IFR11</b>	
interrupt.c	Interrupt_initModule
<b>IER12</b>	
interrupt.c	Interrupt_initModule
<b>IFR12</b>	
interrupt.c	Interrupt_initModule

### 3.15.5 NMI Registers to Driverlib Functions

**Table 3-23. NMI Registers to Driverlib Functions**

File	Driverlib Function
<b>CFG</b>	
sysctl.h	SysCtl_enableNMIGlobalInterrupt
<b>FLG</b>	
sysctl.h	SysCtl_getNMIStatus
sysctl.h	SysCtl_getNMIFlagStatus
sysctl.h	SysCtl_isNMIFlagSet
sysctl.h	SysCtl_clearNMIStatus
sysctl.h	SysCtl_clearAllNMIFlags
sysctl.h	SysCtl_forceNMIFlags
<b>FLGCLR</b>	
sysctl.h	SysCtl_clearNMIStatus
sysctl.h	SysCtl_clearAllNMIFlags
<b>FLGFRC</b>	
sysctl.h	SysCtl_forceNMIFlags
<b>WDCNT</b>	
sysctl.h	SysCtl_getNMIWatchdogCounter
<b>WDPRD</b>	
sysctl.h	SysCtl_setNMIWatchdogPeriod
sysctl.h	SysCtl_getNMIWatchdogPeriod

**Table 3-23. NMI Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>SHDFLG</b>	
sysctl.h	SysCtl_getNMIShadowFlagStatus
sysctl.h	SysCtl_isNMIShadowFlagSet
<b>ERRORSTS</b>	
sysctl.h	SysCtl_isErrorTriggered
sysctl.h	SysCtl_getErrorPinStatus
sysctl.h	SysCtl_forceError
sysctl.h	SysCtl_clearError
<b>ERRORSTSCLR</b>	
sysctl.h	SysCtl_clearError
<b>ERRORSTSFRC</b>	
sysctl.h	SysCtl_forceError
<b>ERRORCTL</b>	
sysctl.h	SysCtl_selectErrPinPolarity
<b>ERRORLOCK</b>	
sysctl.h	SysCtl_lockErrControl

### 3.15.6 XINT Registers to Driverlib Functions

**Table 3-24. XINT Registers to Driverlib Functions**

File	Driverlib Function
<b>1CR</b>	
gpio.c	GPIO_setInterruptPin
gpio.h	GPIO_setInterruptType
gpio.h	GPIO_getInterruptType
gpio.h	GPIO_enableInterrupt
gpio.h	GPIO_disableInterrupt
gpio.h	GPIO_getInterruptCounter
<b>2CR</b>	
-	See 1CR
<b>3CR</b>	
-	See 1CR
<b>4CR</b>	
-	See 1CR
<b>5CR</b>	
-	See 1CR
<b>1CTR</b>	
gpio.h	GPIO_getInterruptCounter
<b>2CTR</b>	
-	
<b>3CTR</b>	
-	

### 3.15.7 WWD Registers to Driverlib Functions

**Table 3-25. WWD Registers to Driverlib Functions**

File	Driverlib Function
<b>SCSR</b>	
sysctl.h	SysCtl_setWatchdogMode
sysctl.h	SysCtl_isWatchdogInterruptActive
sysctl.h	SysCtl_clearWatchdogOverride
<b>WDCNTR</b>	
sysctl.h	SysCtl_getWatchdogCounterValue
<b>WDKEY</b>	
sysctl.h	SysCtl_serviceWatchdog
sysctl.h	SysCtl_enableWatchdogReset
sysctl.h	SysCtl_resetWatchdog
<b>WDCR</b>	
sysctl.h	SysCtl_resetDevice
sysctl.h	SysCtl_disableWatchdog
sysctl.h	SysCtl_enableWatchdog
sysctl.h	SysCtl_isWatchdogEnabled
sysctl.h	SysCtl_setWatchdogPredivider
sysctl.h	SysCtl_setWatchdogPrescaler
<b>WDWCR</b>	
sysctl.h	SysCtl_setWatchdogWindowValue

### 3.15.8 SYSCCTL Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/sysctl

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 3.15.8.1 Missing clock detection (MCD)

FILE: sysctl\_ex1\_missing\_clock\_detection.c

This example demonstrates the missing clock detection functionality and the way to handle it. Once the MCD is simulated by disconnecting the OSCCLK to the MCD module an NMI would be generated. This NMI determines that an MCD was generated due to a clock failure which is handled in the ISR.

Before an MCD the clock frequency would be as per device initialization (150Mhz). Post MCD the frequency would move to 10Mhz or INTOSC1.

The example also shows how we can lock the PLL after missing clock, detection, by first explicitly switching the clock source to INTOSC1, resetting the missing clock detect circuit and then re-locking the PLL. Post a re-lock the clock frequency would be 150Mhz but using the INTOSC1 as clock source.

#### External Connections

- None.

#### Watch Variables

- *fail* - Indicates that a missing clock was either not detected or was not handled correctly.
- *mcd\_clkfail\_isr* - Indicates that the missing clock failure caused an NMI to be triggered and called an the ISR to handle it.
- *mcd\_detect* - Indicates that a missing clock was detected.
- *result* - Status of a successful handling of missing clock detection

### 3.15.8.2 XCLKOUT (External Clock Output) Configuration

FILE: sysctl\_ex2\_xclkout\_config.c

This example demonstrates how to configure the XCLKOUT pin for observing internal clocks through an external pin, for debugging and testing purposes.

In this example, we are using INTOSC1 as the XCLKOUT clock source and configuring the divider as 8. Expected frequency of XCLKOUT = (INTOSC1 freq)/8 = 10/8 = 1.25MHz

View the XCLKOUT on GPIO16 using an oscilloscope.

### 3.15.9 TIMER Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/timer

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 3.15.9.1 CPU Timers

FILE: timer\_ex1\_cputimers.c

This example configures CPU Timer0, 1, and 2 and increments a counter each time the timer asserts an interrupt. In order to migrate the project within syscfg to any device, click the switch button under the device view and select your corresponding device to migrate, saving the project will auto-migrate your project settings.

##### *External Connections*

- None

##### *Watch Variables*

- cpuTimer0IntCount
- cpuTimer1IntCount
- cpuTimer2IntCount

#### 3.15.9.2 CPU Timers

FILE: timer\_ex1\_cputimers\_sysconfig.c

This example configures CPU Timer0, 1, and 2 and increments a counter each time the timer asserts an interrupt.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *External Connections*

- None

##### *Watch Variables*

- cpuTimer0IntCount
- cpuTimer1IntCount
- cpuTimer2IntCount

### 3.15.10 MEMCFG Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/memcfg

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 3.15.10.1 Correctable & Uncorrectable Memory Error Handling

FILE: memcfg\_ex1\_error\_handling.c

This example demonstrates error handling in case of various erroneous memory read/write operations. Error handling in case of CPU read/write violations, correctable & uncorrectable memory errors has been demonstrated. Correctable memory errors & violations can generate SYS\_INT interrupt to CPU while uncorrectable errors lead to NMI generation.

#### *External Connections*

- None

#### *Watch Variables*

- *testStatusGlobal* - Equivalent to *TEST\_PASS* if test finished correctly, else the value is set to *TEST\_FAIL*
- *errCountGlobal* - Error counter

### **3.15.11 INTERRUPT Examples**

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/interrupt

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### **3.15.11.1 External Interrupts (ExternalInterrupt)**

FILE: interrupt\_ex1\_external.c

This program sets up GPIO0 as XINT1 and GPIO1 as XINT2. Two other GPIO signals are used to trigger the interrupt (GPIO10 triggers XINT1 and GPIO11 triggers XINT2). The user is required to externally connect these signals for the program to work properly.

XINT1 input is synced to SYSCLKOUT.

XINT2 has a long qualification - 6 samples at 510\*SYSCLKOUT each.

GPIO16 will go high outside of the interrupts and low within the interrupts. This signal can be monitored on a scope.

Each interrupt is fired in sequence - XINT1 first and then XINT2

#### *External Connections*

- Connect GPIO10 to GPIO0. GPIO0 will be assigned to XINT1
- Connect GPIO11 to GPIO1. GPIO1 will be assigned to XINT2

Monitor GPIO16 with an oscilloscope. GPIO16 will be high outside of the ISRs and low within each ISR.

#### *Watch Variables*

- *xint1Count* for the number of times through XINT1 interrupt
- *xint2Count* for the number of times through XINT2 interrupt
- *loopCount* for the number of times through the idle loop

#### **3.15.11.2 Multiple interrupt handling of I2C, SCI & SPI Digital Loopback**

FILE: interrupt\_ex2\_with\_i2c\_sci\_spi\_loopback.c

This program is used to demonstrate how to handle multiple interrupts when using multiple communication peripherals like I2C, SCI & SPI Digital Loopback all in a single example. The data transfers would be done with FIFO Interrupts.

It uses the internal loopback test mode of these modules. Both the TX and RX FIFOs and their interrupts are used. Other than boot mode pin configuration, no other hardware configuration is required.

A stream of data is sent and then compared to the received stream. The sent data looks like this for I2C and SCI:

```
0000 0001
0001 0002
0002 0003
```

....  
00FE 00FF  
00FF 0000  
etc..

The sent data looks like this for SPI:

0000 0001  
0001 0002  
0002 0003

....  
FFFE FFFF  
FFFF 0000  
etc..

This pattern is repeated forever.

#### External Connections

- None

#### Watch Variables

- *sDataI2cA* - Data to send through I2C
- *rDataI2cA* - Received I2C data
- *rDataPoint* - Used to keep track of the last position in the receive I2C stream for error checking
- *sDataSpiA* - Data to send through SPI
- *rDataSpiA* - Received SPI data
- *rDataPointSpiA* - Used to keep track of the last position in the receive SPI stream for error checking
- *sDataSciA* - SCI Data being sent
- *rDataSciA* - SCI Data received
- *rDataPointA* - Keep track of where we are in the SCI data stream. This is used to check the incoming data

#### 3.15.11.3 CPU Timer Interrupt Software Prioritization

FILE: interrupt\_ex3\_sw\_prioritization.c

This examples demonstrates the software prioritization of interrupts through CPU Timer Interrupts. Software prioritization of interrupts is achieved by enabling interrupt nesting.

In this device, hardware priorities for CPU Timer 0, 1 and 2 are set as timer 0 being highest priority and timer 2 being lowest priority. This example configures CPU Timer0, 1, and 2 priority in software with timer 2 priority being highest and timer 0 being lowest in software and prints a trace for the order of execution.

For most applications, the hardware prioritizing of the interrupts is sufficient. For applications that need custom prioritizing, this example illustrates how this can be done through software. User specific priorities can be configured in `sw_prioritized_isr_level.h` header file.

To enable interrupt nesting, following sequence needs to be followed in ISRs. **Step 1:** Set the global priority: Modify the IER register to allow CPU interrupts with a higher user priority to be serviced. Note: at this time IER has already been saved on the stack. **Step 2:** Set the group priority: (optional) Modify the appropriate PIEIERx register to allow group interrupts with a higher user set priority to be serviced. Do NOT clear PIEIER register bits from another group other than that being serviced by this ISR. Doing so can cause erroneous interrupts to occur. **Step 3:** Enable interrupts: There are three steps to do this: a. Clear the PIEACK bits b. Wait at least one cycle c. Clear the INTM bit. **Step 4:** Run the main part of the ISR **Step 5:** Set INTM to disable interrupts. **Step 6:** Restore PIEIERx (optional depending on step 2) **Step 7:** Return from ISR

Refer to below link on more details on Interrupt nesting in C28x devices:

[C2000Ware\docs\c28x\\_interrupt\\_nesting\html\index.html](http://<C2000Ware>\docs\c28x_interrupt_nesting\html\index.html)

#### External Connections

- None

#### Watch Variables

- traceISR - shows the order in which ISRs are executed.

#### 3.15.11.4 EPWM Real-Time Interrupt

FILE: interrupt\_ex4\_epwm\_realtime\_interrupt.c

This example configures the ePWM1 Timer and increments a counter each time the ISR is executed. ePWM interrupt can be configured as time critical to demonstrate real-time mode functionality and real-time interrupt capability.

The example uses 2 LEDs - LED1 is toggled in the main loop and LED2 is toggled in the EPWM Timer Interrupt. FREE\_SOFT bits and DBGIER.INT3 bit must be set to enable ePWM1 interrupt to be time critical and operational in real time mode after halt command

How to run the example?

- Add the watch variables as mentioned below and enable Continuous Refresh.
- Enable real-time mode (Run->Advanced->Enable Silicon Real-time Mode)
- Initially, the DBGIER register is set to 0 and the EPWM emulation mode is set to EPWM\_EMULATION\_STOP\_AFTER\_NEXT\_TB (FREE\_SOFT = 0)
- When the application is running, you will find both LEDs toggling and the watch variables EPwm1TimerIntCount, EPwm1Regs.TBCTR getting updated.
- When the application is halted, both LEDs stop toggling and the watch variables remain constant. EPWM counter is stopped on debugger halt.
- To enable EPWM counter run during debugger halt, set emulation mode as EPWM\_EMULATION\_FREE\_RUN (FREE\_SOFT = 2). You will find EPwm1Regs.TBCTR is running, but EPwm1TimerIntCount remains constant. This means, the EPWM counter is running, but the ISRs are not getting serviced.
- To enable real-time interrupts, set DBGIER.INT3 = 1 (EPWM1 interrupt is part of PIE Group 3). You will find that the EPwm1TimerIntCount is incrementing and the LED starts toggling. The EPWM ISR is getting serviced even during a debugger halt.

For more details, watch this video : [C2000 Real-Time Features](#)

#### External Connections

- None

#### Watch Variables

- EPwm1TimerIntCount - EPWM1 ISR counter
- EPwm1Regs.TBCTR.TBCTR - EPWM1 Time Base counter
- EPwm1Regs.TBCTL.FREE\_SOFT - Set this to 2 to enable free run
- DBGIER.INT3 - Set to 1 to enable real time interrupt

#### 3.15.12 LPM Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/lpm

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

##### 3.15.12.1 Low Power Modes: Device Idle Mode and Wakeup using GPIO

FILE: lpm\_ex1\_idlewake\_gpio.c

This example puts the device into IDLE mode and then wakes up the device from IDLE using XINT1 which triggers on a falling edge of GPIO0.

The GPIO0 pin must be pulled from high to low by an external agent for wakeup. GPIO0 is configured as an XINT1 pin to trigger an XINT1 interrupt upon detection of a falling edge.

Initially, pull GPIO0 high externally. To wake device from IDLE mode by triggering an XINT1 interrupt, pull GPIO0 low (falling edge). The wakeup process begins as soon as GPIO0 is held low for the time indicated in the device datasheet.

GPIO1 is pulled high before entering the IDLE mode and is pulled low when in the external interrupt ISR.

#### *External Connections*

- GPIO0 needs to be pulled low to wake up the device.
- On device wakeup, the GPIO1 will be low and LED1 will start blinking

#### **3.15.12.2 Low Power Modes: Device Idle Mode and Wakeup using Watchdog**

FILE: `lpm_ex2_idlewake_watchdog.c`

This example puts the device into IDLE mode and then wakes up the device from IDLE using watchdog timer.

The device wakes up from the IDLE mode when the watchdog timer overflows, triggering an interrupt. A pre scalar is set for the watchdog timer to change the counter overflow time.

GPIO1 is pulled high before entering the IDLE mode and is pulled low when in the wakeup ISR.

#### *External Connections*

- On device wakeup, the GPIO1 will be low and LED1 will start blinking

#### **3.15.12.3 Low Power Modes: Device Standby Mode and Wakeup using GPIO**

FILE: `lpm_ex3_standbywake_gpio.c`

This example puts the device into STANDBY mode. If the lowest possible current consumption in STANDBY mode is desired, the JTAG connector must be removed from the device board while the device is in STANDBY mode.

This example puts the device into STANDBY mode and then wakes up the device from STANDBY using an LPM wakeup pin.

The pin GPIO0 is configured as the LPM wakeup pin to trigger a WAKEINT interrupt upon detection of a low pulse. Initially, pull GPIO0 high externally. To wake device from STANDBY mode, pull GPIO0 low for at least  $(2 + \text{QUALSTDBY}) \cdot \text{OSCLKS}$ , then pull it high again.

The example then wakes up the device from STANDBY using GPIO0. GPIO0 wakes the device from STANDBY mode when a low pulse (signal goes high->low->high) is detected on the pin. This pin must be pulsed by an external agent for wakeup.

GPIO1 is pulled high before entering the STANDBY mode and is pulled low when in the wakeup ISR.

#### *External Connections*

- GPIO0 needs to be pulled low to wake up the device.
- On device wakeup, the GPIO1 will be low and LED1 will start blinking

#### **3.15.12.4 Low Power Modes: Device Standby Mode and Wakeup using Watchdog**

FILE: `lpm_ex4_standbywake_watchdog.c`

This example puts the device into STANDBY mode. If the lowest possible current consumption in STANDBY mode is desired, the JTAG connector must be removed from the device board while the device is in STANDBY mode.

This example puts the device into STANDBY mode then wakes up the device from STANDBY using watchdog timer.

The device wakes up from the STANDBY mode when the watchdog timer overflows triggering an interrupt. In the ISR, the GPIO1 is pulled low. the GPIO1 is toggled to indicate the device is out of STANDBY mode. A pre scalar is set for the watchdog timer to change the counter overflow time.



GPIO1 is pulled high before entering the STANDBY mode and is pulled low when in the wakeup ISR.

#### *External Connections*

- On device wakeup, the GPIO1 will be low and LED1 will start blinking

#### **3.15.12.5 Low Power Modes: Halt Mode and Wakeup using GPIO**

FILE: lpm\_ex5\_haltwake\_gpio.c

This example puts the device into HALT mode. If the lowest possible current consumption in HALT mode is desired, the JTAG connector must be removed from the device board while the device is in HALT mode.

For applications that require minimal power consumption during HALT mode, application software should power off the XTAL prior to entering HALT by setting the XTALCR.OSCOFF bit or by using the driverlib function SysCtl\_turnOffOsc(SYSCTL\_OSCSRC\_XTAL);. If the OSCCLK source is configured to be XTAL, the application should first switch the OSSCLK source to INTOSC1 or INTOSC2 prior to setting XTALCR.OSCOFF.

This example puts the device into HALT mode and then wakes up the device from HALT using an LPM wakeup pin.

The pin GPIO0 is configured as the LPM wakeup pin to trigger a WAKEINT interrupt upon detection of a low pulse. The GPIO0 pin must be pulled from high to low by an external agent for wakeup.

GPIO1 is pulled high before entering the STANDBY mode and is pulled low when in the wakeup ISR.

#### *External Connections*

- On device wakeup, the GPIO1 will be low and LED1 will start blinking

#### **3.15.12.6 Low Power Modes: Halt Mode and Wakeup**

FILE: lpm\_ex6\_haltwake\_gpio\_watchdog.c

This example puts the device into HALT mode. If the lowest possible current consumption in HALT mode is desired, the JTAG connector must be removed from the device board while the device is in HALT mode.

For applications that require minimal power consumption during HALT mode, application software should power off the XTAL prior to entering HALT by setting the XTALCR.OSCOFF bit or by using the driverlib function SysCtl\_turnOffOsc(SYSCTL\_OSCSRC\_XTAL);. If the OSCCLK source is configured to be XTAL, the application should first switch the OSSCLK source to INTOSC1 or INTOSC2 prior to setting XTALCR.OSCOFF.

This example puts the device into HALT mode and then wakes up the device from HALT using an LPM wakeup pin.

The pin GPIO0 is configured as the LPM wakeup pin to trigger a WAKEINT interrupt upon detection of a low pulse. The GPIO0 pin must be pulled from high to low by an external agent for wakeup.

In this example, the watchdog timer is clocked, and is configured to produce watchdog reset as a timeout mechanism.

GPIO1 is pulled high before entering the STANDBY mode and is pulled low when in the wakeup ISR.

#### *External Connections*

- On device wakeup, the GPIO1 will be low and LED1 will start blinking

#### **3.15.13 WATCHDOG Examples**

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/watchdog

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### **3.15.13.1 Watchdog**

FILE: watchdog\_ex1\_service.c

This example shows how to service the watchdog or generate a wakeup interrupt using the watchdog. By default the example will generate a Wake interrupt. To service the watchdog and not generate the interrupt, uncomment the SysCtl\_serviceWatchdog() line in the main for loop.

#### External Connections

- None.

#### Watch Variables

- wakeCount - The number of times entered into the watchdog ISR
- loopCount - The number of loops performed while not in ISR

### 3.16 SYSCTRL Registers

This Section describes the SYSCTRL Registers.

#### 3.16.1 SYSCTRL Base Address Table

**Table 3-26. SYSCTRL Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
CpuTimer0Regs	<a href="#">CPUTIMER_REGS</a>	CPUTIMER0_BASE	0x0000_0C00	YES	-	-	-
CpuTimer1Regs	<a href="#">CPUTIMER_REGS</a>	CPUTIMER1_BASE	0x0000_0C08	YES	-	-	-
CpuTimer2Regs	<a href="#">CPUTIMER_REGS</a>	CPUTIMER2_BASE	0x0000_0C10	YES	-	-	-
PieCtrlRegs	<a href="#">PIE_CTRL_REGS</a>	PIECTRL_BASE	0x0000_0CE0	YES	-	-	-
PieVectTable	<a href="#">PIE_VECT_TABLE</a>	PIEVECTTABLE_BASE	0x0000_0D00	YES	-	-	-
WdRegs	<a href="#">WD_REGS</a>	WD_BASE	0x0000_7000	YES	-	-	YES
NmiIntruptRegs	<a href="#">NMI_INTRUPT_REGS</a>	NMI_BASE	0x0000_7060	YES	-	-	YES
XintRegs	<a href="#">XINT_REGS</a>	XINT_BASE	0x0000_7070	YES	-	-	YES
SyncSocRegs	<a href="#">SYNC_SOC_REGS</a>	SYNCSOC_BASE	0x0000_7940	YES	-	-	YES
DmaClaSrcSelRegs	<a href="#">DMA_CLA_SRC_SEL_REGS</a>	DMACLASRCSEL_BASE	0x0000_7980	YES	-	-	YES
LfuRegs	<a href="#">LFU_REGS</a>	LFU_BASE	0x0000_7FE0	YES	-	YES	YES
DevCfgRegs	<a href="#">DEV_CFG_REGS</a>	DEVCFG_BASE	0x0005_D000	YES	-	-	YES
ClkCfgRegs	<a href="#">CLK_CFG_REGS</a>	CLKCFG_BASE	0x0005_D200	YES	-	-	YES
CpuSysRegs	<a href="#">CPU_SYS_REGS</a>	CPUSYS_BASE	0x0005_D300	YES	-	-	YES
SysStatusRegs	<a href="#">SYS_STATUS_REGS</a>	SYSSTAT_BASE	0x0005_D400	YES	-	-	YES
PeriphAcRegs	<a href="#">PERIPH_AC_REGS</a>	PERIPHAC_BASE	0x0005_D500	YES	-	-	YES
MemCfgRegs	<a href="#">MEM_CFG_REGS</a>	MEMCFG_BASE	0x0005_F400	YES	-	-	YES
AccessProtectionRegs	<a href="#">ACCESS_PROTECTION_REGS</a>	ACCESSPROTECTION_BASE	0x0005_F500	YES	-	-	YES
MemoryErrorRegs	<a href="#">MEMORY_ERROR_REGS</a>	MEMORYERROR_BASE	0x0005_F540	YES	-	-	YES
TestErrorRegs	<a href="#">TEST_ERROR_REGS</a>	TESTERROR_BASE	0x0005_F590	YES	-	-	YES
UidRegs	<a href="#">UID_REGS</a>	UID_BASE	0x0007_2168	YES	-	-	-

### 3.16.2 CPUTIMER\_REGS Registers

Table 3-27 lists the memory-mapped registers for the CPUTIMER\_REGS registers. All register offset addresses not listed in Table 3-27 should be considered as reserved locations and the register contents should not be modified.

**Table 3-27. CPUTIMER\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	TIM	CPU-Timer, Counter Register		<a href="#">Go</a>
2h	PRD	CPU-Timer, Period Register		<a href="#">Go</a>
4h	TCR	CPU-Timer, Control Register		<a href="#">Go</a>
6h	TPR	CPU-Timer, Prescale Register		<a href="#">Go</a>
7h	TPRH	CPU-Timer, Prescale Register High		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-28 shows the codes that are used for access types in this section.

**Table 3-28. CPUTIMER\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
Reset or Default Value		
-n		Value after reset or the default value

### 3.16.2.1 TIM Register (Offset = 0h) [Reset = 0000FFFFh]

TIM is shown in [Figure 3-21](#) and described in [Table 3-29](#).

Return to the [Summary Table](#).

CPU-Timer, Counter Register

**Figure 3-21. TIM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSW																LSW															
R/W-0h																R/W-FFFFh															

**Table 3-29. TIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	MSW	R/W	0h	CPU-Timer Counter Registers The TIMH register holds the high 16 bits of the current 32-bit count of the timer. The TIMH:TIM decrements by one every (TDDRH:TDDR+1) clock cycles, where TDDRH:TDDR is the timer prescale dividedown value. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers. The timer interrupt (TINT) signal is generated. Reset type: SYSRSn
15-0	LSW	R/W	FFFFh	CPU-Timer Counter Registers The TIM register holds the low 16 bits of the current 32-bit count of the timer. The TIMH:TIM decrements by one every (TDDRH:TDDR+1) clock cycles, where TDDRH:TDDR is the timer prescale dividedown value. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers. The timer interrupt (TINT) signal is generated. Reset type: SYSRSn

### 3.16.2.2 PRD Register (Offset = 2h) [Reset = 0000FFFFh]

PRD is shown in [Figure 3-22](#) and described in [Table 3-30](#).

Return to the [Summary Table](#).

CPU-Timer, Period Register

**Figure 3-22. PRD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSW																LSW															
R/W-0h																R/W-FFFFh															

**Table 3-30. PRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	MSW	R/W	0h	CPU-Timer Period Registers The PRDH register holds the high 16 bits of the 32-bit period. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers, at the start of the next timer input clock cycle (the output of the prescaler). The PRDH:PRD contents are also loaded into the TIMH:TIM when you set the timer reload bit (TRB) in the Timer Control Register (TCR). Reset type: SYSRSn
15-0	LSW	R/W	FFFFh	CPU-Timer Period Registers The PRD register holds the low 16 bits of the 32-bit period. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers, at the start of the next timer input clock cycle (the output of the prescaler). The PRDH:PRD contents are also loaded into the TIMH:TIM when you set the timer reload bit (TRB) in the Timer Control Register (TCR). Reset type: SYSRSn

### 3.16.2.3 TCR Register (Offset = 4h) [Reset = 0001h]

TCR is shown in [Figure 3-23](#) and described in [Table 3-31](#).

Return to the [Summary Table](#).

CPU-Timer, Control Register

**Figure 3-23. TCR Register**

15		14		13		12		11		10		9		8	
TIF		TIE		RESERVED				FREE		SOFT		RESERVED			
R/W1C-0h		R/W-0h		R-0h				R/W-0h		R/W-0h		R-0h			
7		6		5		4		3		2		1		0	
RESERVED				TRB		TSS		RESERVED							
R-0h				R/W-0h		R/W-0h		R-1h							

**Table 3-31. TCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	TIF	R/W1C	0h	CPU-Timer Overflow Flag. TIF indicates whether a timer overflow has happened since TIF was last cleared. TIF is not cleared automatically and does not need to be cleared to enable the next timer interrupt. Reset type: SYSRSn 0h (R/W) = The CPU-Timer has not decremented to zero. Writes of 0 are ignored. 1h (R/W) = This flag gets set when the CPU-timer decrements to zero. Writing a 1 to this bit clears the flag.
14	TIE	R/W	0h	CPU-Timer Interrupt Enable. Reset type: SYSRSn 0h (R/W) = The CPU-Timer interrupt is disabled. 1h (R/W) = The CPU-Timer interrupt is enabled. If the timer decrements to zero, and TIE is set, the timer asserts its interrupt request.
13-12	RESERVED	R	0h	Reserved
11	FREE	R/W	0h	If the FREE bit is set to 1, then, upon a software breakpoint, the timer continues to run. If FREE is 0, then the SOFT bit controls the emulation behavior. Reset type: SYSRSn 0h (R/W) = Stop after the next decrement of the TIMH:TIM (hard stop) (SOFT bit controls the emulation behavior) 1h (R/W) = Free Run (SOFT bit is don't care, counter is free running)
10	SOFT	R/W	0h	If the FREE bit is set to 1, then, upon a software breakpoint, the timer continues to run (that is, free runs). In this case, SOFT is a don't care. But if FREE is 0, then SOFT takes effect. Reset type: SYSRSn 0h (R/W) = Stop after the next decrement of the TIMH:TIM (hard stop). (ONLY if FREE=0, if FREE=1 this bit is don't care) 1h (R/W) = Stop after the TIMH:TIM decrements to 0 (soft stop) In the SOFT STOP mode, the timer generates an interrupt before shutting down (since reaching 0 is the interrupt causing condition). (ONLY if FREE=0, if FREE=1 this bit is don't care)
9-6	RESERVED	R	0h	Reserved

**Table 3-31. TCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	TRB	R/W	0h	<p>Timer reload</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The TRB bit is always read as zero. Writes of 0 are ignored.</p> <p>1h (R/W) = When you write a 1 to TRB, the TIMH:TIM is loaded with the value in the PRDH:PRD, and the prescaler counter (PSCH:PSC) is loaded with the value in the timer dividedown register (TDDR:H:TDDR).</p>
4	TSS	R/W	0h	<p>CPU-Timer stop status bit.</p> <p>TSS is a 1-bit flag that stops or starts the CPU-timer.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Reads of 0 indicate the CPU-timer is running. To start or restart the CPU-timer, set TSS to 0. At reset, TSS is cleared to 0 and the CPU-timer immediately starts.</p> <p>1h (R/W) = Reads of 1 indicate that the CPU-timer is stopped. To stop the CPU-timer, set TSS to 1.</p>
3-0	RESERVED	R	1h	Reserved

### 3.16.2.4 TPR Register (Offset = 6h) [Reset = 0000h]

TPR is shown in [Figure 3-24](#) and described in [Table 3-32](#).

Return to the [Summary Table](#).

CPU-Timer, Prescale Register

**Figure 3-24. TPR Register**

15	14	13	12	11	10	9	8
PSC							
R-0h							
7	6	5	4	3	2	1	0
TDDR							
R/W-0h							

**Table 3-32. TPR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	PSC	R	0h	<p>CPU-Timer Prescale Counter.</p> <p>These bits hold the current prescale count for the timer. For every timer clock source cycle that the PSCH:PSC value is greater than 0, the PSCH:PSC decrements by one. One timer clock (output of the timer prescaler) cycle after the PSCH:PSC reaches 0, the PSCH:PSC is loaded with the contents of the TDDRH:TDDR, and the timer counter register (TIMH:TIM) decrements by one. The PSCH:PSC is also reloaded whenever the timer reload bit (TRB) is set by software. The PSCH:PSC can be checked by reading the register, but it cannot be set directly. It must get its value from the timer divide-down register (TDDRH:TDDR). At reset, the PSCH:PSC is set to 0.</p> <p>Reset type: SYSRSn</p>
7-0	TDDR	R/W	0h	<p>CPU-Timer Divide-Down.</p> <p>Every (TDDRH:TDDR + 1) timer clock source cycles, the timer counter register (TIMH:TIM) decrements by one. At reset, the TDDRH:TDDR bits are cleared to 0. To increase the overall timer count by an integer factor, write this factor minus one to the TDDRH:TDDR bits. When the prescaler counter (PSCH:PSC) value is 0, one timer clock source cycle later, the contents of the TDDRH:TDDR reload the PSCH:PSC, and the TIMH:TIM decrements by one. TDDRH:TDDR also reloads the PSCH:PSC whenever the timer reload bit (TRB) is set by software.</p> <p>Reset type: SYSRSn</p>



### 3.16.2.5 TPRH Register (Offset = 7h) [Reset = 0000h]

TPRH is shown in [Figure 3-25](#) and described in [Table 3-33](#).

Return to the [Summary Table](#).

CPU-Timer, Prescale Register High

**Figure 3-25. TPRH Register**

15	14	13	12	11	10	9	8
PSCH							
R-0h							
7	6	5	4	3	2	1	0
TDDRH							
R/W-0h							

**Table 3-33. TPRH Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	PSCH	R	0h	See description of TIMERxTPR. Reset type: SYSRSn
7-0	TDDRH	R/W	0h	See description of TIMERxTPR. Reset type: SYSRSn

### 3.16.3 PIE\_CTRL\_REGS Registers

Table 3-34 lists the memory-mapped registers for the PIE\_CTRL\_REGS registers. All register offset addresses not listed in Table 3-34 should be considered as reserved locations and the register contents should not be modified.

**Table 3-34. PIE\_CTRL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	PIECTRL	ePIE Control Register		<a href="#">Go</a>
1h	PIEACK	Interrupt Acknowledge Register		<a href="#">Go</a>
2h	PIEIER1	Interrupt Group 1 Enable Register		<a href="#">Go</a>
3h	PIEIFR1	Interrupt Group 1 Flag Register		<a href="#">Go</a>
4h	PIEIER2	Interrupt Group 2 Enable Register		<a href="#">Go</a>
5h	PIEIFR2	Interrupt Group 2 Flag Register		<a href="#">Go</a>
6h	PIEIER3	Interrupt Group 3 Enable Register		<a href="#">Go</a>
7h	PIEIFR3	Interrupt Group 3 Flag Register		<a href="#">Go</a>
8h	PIEIER4	Interrupt Group 4 Enable Register		<a href="#">Go</a>
9h	PIEIFR4	Interrupt Group 4 Flag Register		<a href="#">Go</a>
Ah	PIEIER5	Interrupt Group 5 Enable Register		<a href="#">Go</a>
Bh	PIEIFR5	Interrupt Group 5 Flag Register		<a href="#">Go</a>
Ch	PIEIER6	Interrupt Group 6 Enable Register		<a href="#">Go</a>
Dh	PIEIFR6	Interrupt Group 6 Flag Register		<a href="#">Go</a>
Eh	PIEIER7	Interrupt Group 7 Enable Register		<a href="#">Go</a>
Fh	PIEIFR7	Interrupt Group 7 Flag Register		<a href="#">Go</a>
10h	PIEIER8	Interrupt Group 8 Enable Register		<a href="#">Go</a>
11h	PIEIFR8	Interrupt Group 8 Flag Register		<a href="#">Go</a>
12h	PIEIER9	Interrupt Group 9 Enable Register		<a href="#">Go</a>
13h	PIEIFR9	Interrupt Group 9 Flag Register		<a href="#">Go</a>
14h	PIEIER10	Interrupt Group 10 Enable Register		<a href="#">Go</a>
15h	PIEIFR10	Interrupt Group 10 Flag Register		<a href="#">Go</a>
16h	PIEIER11	Interrupt Group 11 Enable Register		<a href="#">Go</a>
17h	PIEIFR11	Interrupt Group 11 Flag Register		<a href="#">Go</a>
18h	PIEIER12	Interrupt Group 12 Enable Register		<a href="#">Go</a>
19h	PIEIFR12	Interrupt Group 12 Flag Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-35 shows the codes that are used for access types in this section.

**Table 3-35. PIE\_CTRL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		

**Table 3-35. PIE\_CTRL\_REGS Access Type Codes  
(continued)**

Access Type	Code	Description
-n		Value after reset or the default value

### 3.16.3.1 PIECTRL Register (Offset = 0h) [Reset = 0000h]

PIECTRL is shown in [Figure 3-26](#) and described in [Table 3-36](#).

Return to the [Summary Table](#).

ePIE Control Register

**Figure 3-26. PIECTRL Register**

15	14	13	12	11	10	9	8
PIEVECT							
R-0h							
7	6	5	4	3	2	1	0
PIEVECT							ENPIE
R-0h							R/W-0h

**Table 3-36. PIECTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	PIEVECT	R	0h	These bits indicate the vector address of the vector fetched from the ePIE vector table. The least significant bit of the address is ignored and only bits 1 to 15 of the address are shown. The vector value can be read by the user to determine which interrupt generated the vector fetch. Note: When a NMI is serviced, the PIEVECT bit-field does not reflect the vector as it does for other interrupts. Reset type: SYSRSn
0	ENPIE	R/W	0h	Enable vector fetching from ePIE block. This bit must be set to 1 for peripheral interrupts to work. All ePIE registers (PIEACK, PIEIFR, PIEIER) can be accessed even when the ePIE block is disabled. Reset type: SYSRSn

### 3.16.3.2 PIEACK Register (Offset = 1h) [Reset = 0000h]

PIEACK is shown in [Figure 3-27](#) and described in [Table 3-37](#).

Return to the [Summary Table](#).

#### Acknowledge Register

When an interrupt propagates from the ePIE to a CPU interrupt line, the interrupt group's PIEACK bit is set. This prevents other interrupts in that group from propagating to the CPU while the first interrupt is handled. Writing a 1 to a PIEACK bit clears it and allows another interrupt from the corresponding group to propagate. ISRs for PIE interrupts should clear the group's PIEACK bit before returning from the interrupt.

Writes of 0 are ignored.

**Figure 3-27. PIEACK Register**

15	14	13	12	11	10	9	8
RESERVED				ACK12	ACK11	ACK10	ACK9
R-0-0h				R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h
7	6	5	4	3	2	1	0
ACK8	ACK7	ACK6	ACK5	ACK4	ACK3	ACK2	ACK1
R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h

**Table 3-37. PIEACK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11	ACK12	R/W1S	0h	Acknowledge PIE Interrupt Group 12 Reset type: SYSRSn
10	ACK11	R/W1S	0h	Acknowledge PIE Interrupt Group 11 Reset type: SYSRSn
9	ACK10	R/W1S	0h	Acknowledge PIE Interrupt Group 10 Reset type: SYSRSn
8	ACK9	R/W1S	0h	Acknowledge PIE Interrupt Group 9 Reset type: SYSRSn
7	ACK8	R/W1S	0h	Acknowledge PIE Interrupt Group 8 Reset type: SYSRSn
6	ACK7	R/W1S	0h	Acknowledge PIE Interrupt Group 7 Reset type: SYSRSn
5	ACK6	R/W1S	0h	Acknowledge PIE Interrupt Group 6 Reset type: SYSRSn
4	ACK5	R/W1S	0h	Acknowledge PIE Interrupt Group 5 Reset type: SYSRSn
3	ACK4	R/W1S	0h	Acknowledge PIE Interrupt Group 4 Reset type: SYSRSn
2	ACK3	R/W1S	0h	Acknowledge PIE Interrupt Group 3 Reset type: SYSRSn
1	ACK2	R/W1S	0h	Acknowledge PIE Interrupt Group 2 Reset type: SYSRSn
0	ACK1	R/W1S	0h	Acknowledge PIE Interrupt Group 1 Reset type: SYSRSn

### 3.16.3.3 PIEIER1 Register (Offset = 2h) [Reset = 0000h]

PIEIER1 is shown in [Figure 3-28](#) and described in [Table 3-38](#).

Return to the [Summary Table](#).

#### Interrupt Group 1 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-28. PIEIER1 Register**

15		14		13		12		11		10		9		8	
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								
7		6		5		4		3		2		1		0	
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								

**Table 3-38. PIEIER1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 1.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 1.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 1.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 1.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 1.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 1.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 1.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 1.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 1.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 1.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 1.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 1.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 1.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 1.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 1.2 Reset type: SYSRSn

**Table 3-38. PIEIER1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 1.1 Reset type: SYSRSn

### 3.16.3.4 PIEIFR1 Register (Offset = 3h) [Reset = 0000h]

PIEIFR1 is shown in [Figure 3-29](#) and described in [Table 3-39](#).

Return to the [Summary Table](#).

#### Interrupt Group 1 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-29. PIEIFR1 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-39. PIEIFR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 1.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 1.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 1.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 1.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 1.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 1.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 1.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 1.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 1.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 1.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 1.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 1.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 1.4 Reset type: SYSRSn



**Table 3-39. PIEIFR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 1.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 1.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 1.1 Reset type: SYSRSn

### 3.16.3.5 PIEIER2 Register (Offset = 4h) [Reset = 0000h]

PIEIER2 is shown in [Figure 3-30](#) and described in [Table 3-40](#).

Return to the [Summary Table](#).

#### Interrupt Group 2 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-30. PIEIER2 Register**

15		14		13		12		11		10		9		8	
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								
7		6		5		4		3		2		1		0	
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								

**Table 3-40. PIEIER2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 2.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 2.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 2.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 2.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 2.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 2.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 2.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 2.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 2.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 2.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 2.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 2.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 2.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 2.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 2.2 Reset type: SYSRSn

**Table 3-40. PIEIER2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 2.1 Reset type: SYSRSn

### 3.16.3.6 PIEIFR2 Register (Offset = 5h) [Reset = 0000h]

PIEIFR2 is shown in [Figure 3-31](#) and described in [Table 3-41](#).

Return to the [Summary Table](#).

#### Interrupt Group 2 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-31. PIEIFR2 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-41. PIEIFR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 2.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 2.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 2.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 2.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 2.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 2.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 2.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 2.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 2.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 2.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 2.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 2.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 2.4 Reset type: SYSRSn

**Table 3-41. PIEIFR2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 2.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 2.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 2.1 Reset type: SYSRSn

### 3.16.3.7 PIEIER3 Register (Offset = 6h) [Reset = 0000h]

PIEIER3 is shown in [Figure 3-32](#) and described in [Table 3-42](#).

Return to the [Summary Table](#).

#### Interrupt Group 3 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-32. PIEIER3 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-42. PIEIER3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 3.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 3.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 3.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 3.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 3.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 3.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 3.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 3.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 3.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 3.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 3.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 3.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 3.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 3.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 3.2 Reset type: SYSRSn

**Table 3-42. PIEIER3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 3.1 Reset type: SYSRSn

### 3.16.3.8 PIEIFR3 Register (Offset = 7h) [Reset = 0000h]

PIEIFR3 is shown in [Figure 3-33](#) and described in [Table 3-43](#).

Return to the [Summary Table](#).

#### Interrupt Group 3 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-33. PIEIFR3 Register**

15		14		13		12		11		10		9		8	
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								
7		6		5		4		3		2		1		0	
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								

**Table 3-43. PIEIFR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 3.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 3.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 3.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 3.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 3.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 3.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 3.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 3.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 3.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 3.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 3.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 3.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 3.4 Reset type: SYSRSn



**Table 3-43. PIEIFR3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 3.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 3.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 3.1 Reset type: SYSRSn

### 3.16.3.9 PIEIER4 Register (Offset = 8h) [Reset = 0000h]

PIEIER4 is shown in [Figure 3-34](#) and described in [Table 3-44](#).

Return to the [Summary Table](#).

#### Interrupt Group 4 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-34. PIEIER4 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-44. PIEIER4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 4.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 4.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 4.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 4.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 4.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 4.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 4.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 4.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 4.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 4.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 4.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 4.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 4.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 4.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 4.2 Reset type: SYSRSn

**Table 3-44. PIEIER4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 4.1 Reset type: SYSRSn

### 3.16.3.10 PIEIFR4 Register (Offset = 9h) [Reset = 0000h]

PIEIFR4 is shown in [Figure 3-35](#) and described in [Table 3-45](#).

Return to the [Summary Table](#).

#### Interrupt Group 4 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-35. PIEIFR4 Register**

15		14		13		12		11		10		9		8	
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								
7		6		5		4		3		2		1		0	
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								

**Table 3-45. PIEIFR4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 4.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 4.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 4.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 4.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 4.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 4.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 4.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 4.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 4.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 4.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 4.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 4.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 4.4 Reset type: SYSRSn

**Table 3-45. PIEIFR4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 4.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 4.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 4.1 Reset type: SYSRSn

### 3.16.3.11 PIEIER5 Register (Offset = Ah) [Reset = 0000h]

PIEIER5 is shown in [Figure 3-36](#) and described in [Table 3-46](#).

Return to the [Summary Table](#).

#### Interrupt Group 5 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-36. PIEIER5 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-46. PIEIER5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 5.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 5.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 5.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 5.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 5.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 5.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 5.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 5.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 5.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 5.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 5.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 5.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 5.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 5.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 5.2 Reset type: SYSRSn

**Table 3-46. PIEIER5 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 5.1 Reset type: SYSRSn

### 3.16.3.12 PIEIFR5 Register (Offset = Bh) [Reset = 0000h]

PIEIFR5 is shown in [Figure 3-37](#) and described in [Table 3-47](#).

Return to the [Summary Table](#).

#### Interrupt Group 5 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-37. PIEIFR5 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-47. PIEIFR5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 5.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 5.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 5.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 5.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 5.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 5.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 5.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 5.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 5.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 5.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 5.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 5.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 5.4 Reset type: SYSRSn



**Table 3-47. PIEIFR5 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 5.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 5.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 5.1 Reset type: SYSRSn

### 3.16.3.13 PIEIER6 Register (Offset = Ch) [Reset = 0000h]

PIEIER6 is shown in [Figure 3-38](#) and described in [Table 3-48](#).

Return to the [Summary Table](#).

#### Interrupt Group 6 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-38. PIEIER6 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-48. PIEIER6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 6.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 6.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 6.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 6.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 6.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 6.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 6.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 6.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 6.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 6.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 6.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 6.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 6.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 6.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 6.2 Reset type: SYSRSn

**Table 3-48. PIEIER6 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 6.1 Reset type: SYSRSn

### 3.16.3.14 PIEIFR6 Register (Offset = Dh) [Reset = 0000h]

PIEIFR6 is shown in [Figure 3-39](#) and described in [Table 3-49](#).

Return to the [Summary Table](#).

#### Interrupt Group 6 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-39. PIEIFR6 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-49. PIEIFR6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 6.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 6.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 6.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 6.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 6.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 6.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 6.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 6.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 6.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 6.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 6.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 6.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 6.4 Reset type: SYSRSn

**Table 3-49. PIEIFR6 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 6.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 6.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 6.1 Reset type: SYSRSn

### 3.16.3.15 PIEIER7 Register (Offset = Eh) [Reset = 0000h]

PIEIER7 is shown in [Figure 3-40](#) and described in [Table 3-50](#).

Return to the [Summary Table](#).

#### Interrupt Group 7 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-40. PIEIER7 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-50. PIEIER7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 7.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 7.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 7.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 7.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 7.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 7.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 7.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 7.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 7.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 7.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 7.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 7.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 7.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 7.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 7.2 Reset type: SYSRSn

**Table 3-50. PIEIER7 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 7.1 Reset type: SYSRSn

### 3.16.3.16 PIEIFR7 Register (Offset = Fh) [Reset = 0000h]

PIEIFR7 is shown in [Figure 3-41](#) and described in [Table 3-51](#).

Return to the [Summary Table](#).

#### Interrupt Group 7 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-41. PIEIFR7 Register**

15		14		13		12		11		10		9		8	
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								
7		6		5		4		3		2		1		0	
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								

**Table 3-51. PIEIFR7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 7.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 7.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 7.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 7.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 7.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 7.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 7.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 7.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 7.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 7.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 7.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 7.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 7.4 Reset type: SYSRSn



**Table 3-51. PIEIFR7 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 7.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 7.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 7.1 Reset type: SYSRSn

### 3.16.3.17 PIEIER8 Register (Offset = 10h) [Reset = 0000h]

PIEIER8 is shown in [Figure 3-42](#) and described in [Table 3-52](#).

Return to the [Summary Table](#).

#### Interrupt Group 8 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-42. PIEIER8 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-52. PIEIER8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 8.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 8.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 8.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 8.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 8.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 8.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 8.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 8.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 8.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 8.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 8.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 8.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 8.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 8.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 8.2 Reset type: SYSRSn

**Table 3-52. PIEIER8 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 8.1 Reset type: SYSRSn

### 3.16.3.18 PIEIFR8 Register (Offset = 11h) [Reset = 0000h]

PIEIFR8 is shown in [Figure 3-43](#) and described in [Table 3-53](#).

Return to the [Summary Table](#).

#### Interrupt Group 8 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-43. PIEIFR8 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-53. PIEIFR8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 8.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 8.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 8.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 8.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 8.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 8.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 8.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 8.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 8.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 8.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 8.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 8.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 8.4 Reset type: SYSRSn

**Table 3-53. PIEIFR8 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 8.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 8.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 8.1 Reset type: SYSRSn

### 3.16.3.19 PIEIER9 Register (Offset = 12h) [Reset = 0000h]

PIEIER9 is shown in [Figure 3-44](#) and described in [Table 3-54](#).

Return to the [Summary Table](#).

#### Interrupt Group 9 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-44. PIEIER9 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-54. PIEIER9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 9.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 9.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 9.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 9.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 9.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 9.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 9.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 9.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 9.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 9.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 9.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 9.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 9.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 9.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 9.2 Reset type: SYSRSn

**Table 3-54. PIEIER9 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 9.1 Reset type: SYSRSn

### 3.16.3.20 PIEIFR9 Register (Offset = 13h) [Reset = 0000h]

PIEIFR9 is shown in [Figure 3-45](#) and described in [Table 3-55](#).

Return to the [Summary Table](#).

#### Interrupt Group 9 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-45. PIEIFR9 Register**

15		14		13		12		11		10		9		8	
INTx16		INTx15		INTx14		INTx13		INTx12		INTx11		INTx10		INTx9	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7		6		5		4		3		2		1		0	
INTx8		INTx7		INTx6		INTx5		INTx4		INTx3		INTx2		INTx1	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-55. PIEIFR9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 9.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 9.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 9.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 9.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 9.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 9.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 9.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 9.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 9.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 9.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 9.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 9.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 9.4 Reset type: SYSRSn



**Table 3-55. PIEIFR9 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 9.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 9.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 9.1 Reset type: SYSRSn

### 3.16.3.21 PIEIER10 Register (Offset = 14h) [Reset = 0000h]

PIEIER10 is shown in [Figure 3-46](#) and described in [Table 3-56](#).

Return to the [Summary Table](#).

#### Interrupt Group 10 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-46. PIEIER10 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-56. PIEIER10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 10.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 10.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 10.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 10.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 10.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 10.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 10.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 10.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 10.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 10.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 10.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 10.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 10.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 10.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 10.2 Reset type: SYSRSn

**Table 3-56. PIEIER10 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 10.1 Reset type: SYSRSn

### 3.16.3.22 PIEIFR10 Register (Offset = 15h) [Reset = 0000h]

PIEIFR10 is shown in [Figure 3-47](#) and described in [Table 3-57](#).

Return to the [Summary Table](#).

#### Interrupt Group 10 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-47. PIEIFR10 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-57. PIEIFR10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 10.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 10.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 10.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 10.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 10.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 10.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 10.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 10.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 10.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 10.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 10.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 10.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 10.4 Reset type: SYSRSn

**Table 3-57. PIEIFR10 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 10.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 10.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 10.1 Reset type: SYSRSn

### 3.16.3.23 PIEIER11 Register (Offset = 16h) [Reset = 0000h]

PIEIER11 is shown in [Figure 3-48](#) and described in [Table 3-58](#).

Return to the [Summary Table](#).

#### Interrupt Group 11 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-48. PIEIER11 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-58. PIEIER11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 11.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 11.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 11.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 11.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 11.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 11.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 11.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 11.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 11.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 11.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 11.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 11.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 11.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 11.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 11.2 Reset type: SYSRSn

**Table 3-58. PIEIER11 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 11.1 Reset type: SYSRSn

### 3.16.3.24 PIEIFR11 Register (Offset = 17h) [Reset = 0000h]

PIEIFR11 is shown in [Figure 3-49](#) and described in [Table 3-59](#).

Return to the [Summary Table](#).

#### Interrupt Group 11 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-49. PIEIFR11 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-59. PIEIFR11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 11.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 11.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 11.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 11.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 11.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 11.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 11.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 11.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 11.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 11.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 11.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 11.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 11.4 Reset type: SYSRSn



**Table 3-59. PIEIFR11 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 11.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 11.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 11.1 Reset type: SYSRSn

### 3.16.3.25 PIEIER12 Register (Offset = 18h) [Reset = 0000h]

PIEIER12 is shown in [Figure 3-50](#) and described in [Table 3-60](#).

Return to the [Summary Table](#).

#### Interrupt Group 12 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-50. PIEIER12 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-60. PIEIER12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 12.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 12.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 12.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 12.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 12.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 12.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 12.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 12.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 12.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 12.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 12.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 12.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 12.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 12.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 12.2 Reset type: SYSRSn

**Table 3-60. PIEIER12 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 12.1 Reset type: SYSRSn

### 3.16.3.26 PIEIFR12 Register (Offset = 19h) [Reset = 0000h]

PIEIFR12 is shown in [Figure 3-51](#) and described in [Table 3-61](#).

Return to the [Summary Table](#).

#### Interrupt Group 12 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-51. PIEIFR12 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-61. PIEIFR12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 12.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 12.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 12.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 12.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 12.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 12.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 12.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 12.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 12.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 12.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 12.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 12.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 12.4 Reset type: SYSRSn

**Table 3-61. PIEIFR12 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 12.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 12.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 12.1 Reset type: SYSRSn

### 3.16.4 NMI\_INTRUPT\_REGS Registers

Table 3-62 lists the memory-mapped registers for the NMI\_INTRUPT\_REGS registers. All register offset addresses not listed in Table 3-62 should be considered as reserved locations and the register contents should not be modified.

**Table 3-62. NMI\_INTRUPT\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	NMICFG	NMI Configuration Register	EALLOW	<a href="#">Go</a>
1h	NMIFLG	NMI Flag Register (SYSRsn Clear)		<a href="#">Go</a>
2h	NMIFLGCLR	NMI Flag Clear Register	EALLOW	<a href="#">Go</a>
3h	NMIFLGFRC	NMI Flag Force Register	EALLOW	<a href="#">Go</a>
4h	NMIWDCNT	NMI Watchdog Counter Register		<a href="#">Go</a>
5h	NMIWDPD	NMI Watchdog Period Register	EALLOW	<a href="#">Go</a>
6h	NMISHDFLG	NMI Shadow Flag Register		<a href="#">Go</a>
7h	ERRORSTS	Error pin status		<a href="#">Go</a>
8h	ERRORSTSCLR	ERRORSTS clear register	EALLOW	<a href="#">Go</a>
9h	ERRORSTSFRC	ERRORSTS force register	EALLOW	<a href="#">Go</a>
Ah	ERRORCTL	Error pin control register	EALLOW	<a href="#">Go</a>
Bh	ERRORLOCK	Lock register to Error pin registers.	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-63 shows the codes that are used for access types in this section.

**Table 3-63. NMI\_INTRUPT\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
WOnce	WOnce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.16.4.1 NMICFG Register (Offset = 0h) [Reset = 0000h]

NMICFG is shown in [Figure 3-52](#) and described in [Table 3-64](#).

Return to the [Summary Table](#).

NMI Configuration Register

**Figure 3-52. NMICFG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							NMIE
R-0-0h							R/W1S-0h

**Table 3-64. NMICFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R-0	0h	Reserved
0	NMIE	R/W1S	0h	When set to 1 any condition will generate an NMI interrupt to the C28 CPU and kick off the NMI watchdog counter. As part of boot sequence this bit should be set after the device security related initialization is complete. 0 NMI disabled 1 NMI enabled Reset type: SYSRSn

### 3.16.4.2 NMIFLG Register (Offset = 1h) [Reset = 0000h]

NMIFLG is shown in [Figure 3-53](#) and described in [Table 3-65](#).

Return to the [Summary Table](#).

NMI Flag Register (SYSRSn Clear)

**Figure 3-53. NMIFLG Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	SWERR	RESERVED	RESERVED	RESERVED	RESERVED	CLBNMI
R-0-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
SYSDBGNMI	RESERVED	RESERVED	RESERVED	RESERVED	UNCERR	CLOCKFAIL	NMIINT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-65. NMIFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14	RESERVED	R	0h	Reserved
13	SWERR	R	0h	SW Error Force NMI Flag: This bit indicates if an NMI was forced through the NMIFLGFRC register. This bit can only be cleared by the user writing to the respective bit in the NMIFLGCLR register or by an SYSRSn reset: 0 No SW Error force Generated 1 SW Error NMI is forced by SW. No further NMI pulses are generated until this flag is cleared by the user. Reset type: SYSRSn
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	CLBNMI	R	0h	Reconfigurable Logic NMI Flag: This bit indicates if an NMI was generated by the Reconfigurable Logic. This bit can only be cleared by the user writing to the corresponding clear bit in the NMIFLGCLR register or by SYSRSn reset: 0, No Reconfigurable Logic NMI pending 1, Reconfigurable Logic NMI generated Reset type: SYSRSn
7	SYSDBGNMI	R	0h	System Debug Module NMI Flag: This bit indicates if an NMI was generated by the System Debug Module. This bit can only be cleared by the user writing to the corresponding clear bit in the NMIFLGCLR register or by SYSRSn reset: 0, No System Debug NMI pending 1, System Debug NMI generated Reset type: SYSRSn
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved



**Table 3-65. NMIFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	UNCERR	R	0h	Flash/RAM/ROM Uncorrectable Error NMI Flag: This bit indicates if an uncorrectable error occurred on a memory access (by any master) and that condition is latched. This bit can only be cleared by the user writing to the corresponding clear bit in the NMIFLGCLR register or by SYSRSn reset: 0, No uncorrectable error condition pending 1, uncorrectable error condition generated Reset type: SYSRSn
1	CLOCKFAIL	R	0h	Clock Fail Interrupt Flag: These bits indicates if the CLOCKFAIL condition is latched. These bits can only be cleared by the user writing to the respective bit in the NMIFLGCLR register or by SYSRSn reset: 0, No CLOCKFAIL Condition Pending 1, CLOCKFAIL Condition Generated Reset type: SYSRSn
0	NMIINT	R	0h	NMI Interrupt Flag: This bit indicates if an NMI interrupt was generated. This bit can only be cleared by the user writing to the respective bit in the NMIFLGCLR register or by SYSRSn reset: 0 No NMI Interrupt Generated 1 NMI Interrupt Generated No further NMI interrupts pulses are generated until this flag is cleared by the user. Reset type: SYSRSn

### 3.16.4.3 NMIFLGCLR Register (Offset = 2h) [Reset = 0000h]

NMIFLGCLR is shown in [Figure 3-54](#) and described in [Table 3-66](#).

Return to the [Summary Table](#).

NMI Flag Clear Register

**Figure 3-54. NMIFLGCLR Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	SWERR	RESERVED	RESERVED	RESERVED	RESERVED	CLBNMI
R-0-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
SYSDBGNMI	RESERVED	RESERVED	RESERVED	RESERVED	UNCERR	CLOCKFAIL	NMIINT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-66. NMIFLGCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	SWERR	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
12	RESERVED	R-0/W1S	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	RESERVED	R-0/W1S	0h	Reserved
9	RESERVED	R-0/W1S	0h	Reserved
8	CLBNMI	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
7	SYSDBGNMI	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
6	RESERVED	R-0/W1S	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	RESERVED	R-0/W1S	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved

**Table 3-66. NMIFLGCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	UNCERR	R-0/W1S	0h	<p>Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0.</p> <p>Notes:</p> <p>[1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority.</p> <p>[2] Users should clear the pending FAIL flag first and then clear the NMIINT flag.</p> <p>Reset type: SYSRSn</p>
1	CLOCKFAIL	R-0/W1S	0h	<p>Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0.</p> <p>Notes:</p> <p>[1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority.</p> <p>[2] Users should clear the pending FAIL flag first and then clear the NMIINT flag.</p> <p>Reset type: SYSRSn</p>
0	NMIINT	R-0/W1S	0h	<p>Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0.</p> <p>Notes:</p> <p>[1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority.</p> <p>[2] Users should clear the pending FAIL flag first and then clear the NMIINT flag.</p> <p>Reset type: SYSRSn</p>

### 3.16.4.4 NMIFLGFR Register (Offset = 3h) [Reset = 0000h]

NMIFLGFR is shown in [Figure 3-55](#) and described in [Table 3-67](#).

Return to the [Summary Table](#).

NMI Flag Force Register

**Figure 3-55. NMIFLGFR Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	SWERR	RESERVED	RESERVED	RESERVED	RESERVED	CLBNMI
R-0-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
SYSDBGNMI	RESERVED	RESERVED	RESERVED	RESERVED	UNCERR	CLOCKFAIL	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0-0h

**Table 3-67. NMIFLGFR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	SWERR	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
12	RESERVED	R-0/W1S	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	RESERVED	R-0/W1S	0h	Reserved
9	RESERVED	R-0/W1S	0h	Reserved
8	CLBNMI	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
7	SYSDBGNMI	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
6	RESERVED	R-0/W1S	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	RESERVED	R-0/W1S	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	UNCERR	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
1	CLOCKFAIL	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
0	RESERVED	R-0	0h	Reserved

### 3.16.4.5 NMIWDCNT Register (Offset = 4h) [Reset = 0000h]

NMIWDCNT is shown in [Figure 3-56](#) and described in [Table 3-68](#).

Return to the [Summary Table](#).

NMI Watchdog Counter Register

**Figure 3-56. NMIWDCNT Register**

15	14	13	12	11	10	9	8
NMIWDCNT							
R-0h							
7	6	5	4	3	2	1	0
NMIWDCNT							
R-0h							

**Table 3-68. NMIWDCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	NMIWDCNT	R	0h	<p>NMI Watchdog Counter: This 16-bit incremental counter will start incrementing whenever any one of the enabled FAIL flags are set. If the counter reaches the period value, an NMIRSn signal is fired which will then resets the system. The counter will reset to zero when it reaches the period value and will then restart counting if any of the enabled FAIL flags are set.</p> <p>If no enabled FAIL flag is set, then the counter will reset to zero and remain at zero until an enabled FAIL flag is set.</p> <p>Normally, the software would respond to the NMI interrupt generated and clear the offending FLAG(s) before the NMI watchdog triggers a reset. In some situations, the software may decide to allow the watchdog to reset the device anyway.</p> <p>The counter is clocked at the SYSCLKOUT rate.</p> <p>Reset type: SYSRStn</p>

### 3.16.4.6 NMIWDPRD Register (Offset = 5h) [Reset = FFFFh]

NMIWDPRD is shown in [Figure 3-57](#) and described in [Table 3-69](#).

Return to the [Summary Table](#).

NMI Watchdog Period Register

**Figure 3-57. NMIWDPRD Register**

15	14	13	12	11	10	9	8
NMIWDPRD							
R/W-FFFFh							
7	6	5	4	3	2	1	0
NMIWDPRD							
R/W-FFFFh							

**Table 3-69. NMIWDPRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	NMIWDPRD	R/W	FFFFh	NMI Watchdog Period: This 16-bit value contains the period value at which a reset is generated when the watchdog counter matches. At reset this value is set at the maximum. The software can decrease the period value at initialization time. Writing a PERIOD value that is smaller than the current counter value will automatically force an NMIRSn and hence reset the watchdog counter. Reset type: SYSRSn

### 3.16.4.7 NMISHDFLG Register (Offset = 6h) [Reset = 0000h]

NMISHDFLG is shown in [Figure 3-58](#) and described in [Table 3-70](#).

Return to the [Summary Table](#).

NMI Shadow Flag Register

**Figure 3-58. NMISHDFLG Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	SWERR	RESERVED	RESERVED	RESERVED	RESERVED	CLBNMI
R-0-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
SYSDBGNMI	RESERVED	RESERVED	RESERVED	RESERVED	UNCERR	CLOCKFAIL	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0-0h

**Table 3-70. NMISHDFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14	RESERVED	R	0h	Reserved
13	SWERR	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	CLBNMI	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
7	SYSDBGNMI	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved

**Table 3-70. NMISHDFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	UNCERR	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
1	CLOCKFAIL	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
0	RESERVED	R-0	0h	Reserved



### 3.16.4.8 ERRORSTS Register (Offset = 7h) [Reset = 0000h]

ERRORSTS is shown in [Figure 3-59](#) and described in [Table 3-71](#).

Return to the [Summary Table](#).

Error pin status

**Figure 3-59. ERRORSTS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						PINSTS	ERROR
R-0-0h						R-0h	R-0h

**Table 3-71. ERRORSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R-0	0h	Reserved
1	PINSTS	R	0h	0, Error Pin is 0 1, Error Pin is 1 Reset type: PORESETn
0	ERROR	R	0h	0, None of the error sources were triggered. 1, One or more of the error sources triggered, or ERRORSTS.ERROR was set by a write of 1 to ERRORSTSFRC.ERROR bit. Once set, the ERROR flag can be cleared by writing 1 to ERRORSTSCLR.ERROR bit. Following are the events/triggers which can set this bit: 1. nmi interrupt on C28x 2. Watchdog reset 3. Error on a Pie vector fetch 4. Efuse error On a read of this bit, the pin Error pin state will be returned. Reset type: PORESETn

### 3.16.4.9 ERRORSTSCLR Register (Offset = 8h) [Reset = 0000h]

ERRORSTSCLR is shown in [Figure 3-60](#) and described in [Table 3-72](#).

Return to the [Summary Table](#).

ERRORSTS clear register

**Figure 3-60. ERRORSTSCLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ERROR
R-0-0h							R-0/W1S-0h

**Table 3-72. ERRORSTSCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R-0	0h	Reserved
0	ERROR	R-0/W1S	0h	0, No effect 1, ERRORSTS.ERROR is cleared to 0 Reset type: PORESETn

### 3.16.4.10 ERRORSTSFRC Register (Offset = 9h) [Reset = 0000h]

ERRORSTSFRC is shown in [Figure 3-61](#) and described in [Table 3-73](#).

Return to the [Summary Table](#).

ERRORSTS force register

**Figure 3-61. ERRORSTSFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ERROR
R-0-0h							R-0/W1S-0h

**Table 3-73. ERRORSTSFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R-0	0h	Reserved
0	ERROR	R-0/W1S	0h	0, No effect 1, ERRORSTS.ERROR is set to 1 Reset type: PORESETn

### 3.16.4.11 ERRORCTL Register (Offset = Ah) [Reset = 0000h]

ERRORCTL is shown in [Figure 3-62](#) and described in [Table 3-74](#).

Return to the [Summary Table](#).

Error pin control register

**Figure 3-62. ERRORCTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ERRORPOLSEL
R-0-0h							R/W-0h

**Table 3-74. ERRORCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R-0	0h	Reserved
0	ERRORPOLSEL	R/W	0h	0, If ERRORSTS.ERROR is 1, Error pin will be driven with a value of 0, else 1. 1, If ERRORSTS.ERROR is 1, Error pin will be driven with a value of 1, else 0. Reset type: PORESETn

### 3.16.4.12 ERRORLOCK Register (Offset = Bh) [Reset = 0000h]

ERRORLOCK is shown in [Figure 3-63](#) and described in [Table 3-75](#).

Return to the [Summary Table](#).

Lock register to Error pin registers.

**Figure 3-63. ERRORLOCK Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ERRORCTL
R-0-0h							R/WOnce-0h

**Table 3-75. ERRORLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R-0	0h	Reserved
0	ERRORCTL	R/WOnce	0h	0, Writes to ERRORCTL register allowed. 1, Writes to ERRORCTL register is blocked. Writes of 0 to this bit has no effect. Write of 1 will set this bit, cleared only on a SYSRSn. Reset type: SYSRSn

### 3.16.5 XINT\_REGS Registers

Table 3-76 lists the memory-mapped registers for the XINT\_REGS registers. All register offset addresses not listed in Table 3-76 should be considered as reserved locations and the register contents should not be modified.

**Table 3-76. XINT\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	XINT1CR	XINT1 configuration register		<a href="#">Go</a>
1h	XINT2CR	XINT2 configuration register		<a href="#">Go</a>
2h	XINT3CR	XINT3 configuration register		<a href="#">Go</a>
3h	XINT4CR	XINT4 configuration register		<a href="#">Go</a>
4h	XINT5CR	XINT5 configuration register		<a href="#">Go</a>
8h	XINT1CTR	XINT1 counter register		<a href="#">Go</a>
9h	XINT2CTR	XINT2 counter register		<a href="#">Go</a>
Ah	XINT3CTR	XINT3 counter register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-77 shows the codes that are used for access types in this section.

**Table 3-77. XINT\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.16.5.1 XINT1CR Register (Offset = 0h) [Reset = 0000h]

XINT1CR is shown in [Figure 3-64](#) and described in [Table 3-78](#).

Return to the [Summary Table](#).

XINT1 configuration register

**Figure 3-64. XINT1CR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				POLARITY		RESERVED	ENABLE
R-0-0h				R/W-0h		R-0-0h	R/W-0h

**Table 3-78. XINT1CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3-2	POLARITY	R/W	0h	00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	ENABLE	R/W	0h	0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn

### 3.16.5.2 XINT2CR Register (Offset = 1h) [Reset = 0000h]

XINT2CR is shown in [Figure 3-65](#) and described in [Table 3-79](#).

Return to the [Summary Table](#).

XINT2 configuration register

**Figure 3-65. XINT2CR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				POLARITY		RESERVED	ENABLE
R-0-0h				R/W-0h		R-0-0h	R/W-0h

**Table 3-79. XINT2CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3-2	POLARITY	R/W	0h	00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	ENABLE	R/W	0h	0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn



### 3.16.5.3 XINT3CR Register (Offset = 2h) [Reset = 0000h]

XINT3CR is shown in [Figure 3-66](#) and described in [Table 3-80](#).

Return to the [Summary Table](#).

XINT3 configuration register

**Figure 3-66. XINT3CR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				POLARITY		RESERVED	ENABLE
R-0-0h				R/W-0h		R-0-0h	R/W-0h

**Table 3-80. XINT3CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3-2	POLARITY	R/W	0h	00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	ENABLE	R/W	0h	0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn

### 3.16.5.4 XINT4CR Register (Offset = 3h) [Reset = 0000h]

XINT4CR is shown in [Figure 3-67](#) and described in [Table 3-81](#).

Return to the [Summary Table](#).

XINT4 configuration register

**Figure 3-67. XINT4CR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				POLARITY		RESERVED	ENABLE
R-0-0h				R/W-0h		R-0-0h	R/W-0h

**Table 3-81. XINT4CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3-2	POLARITY	R/W	0h	00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	ENABLE	R/W	0h	0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn

### 3.16.5.5 XINT5CR Register (Offset = 4h) [Reset = 0000h]

XINT5CR is shown in [Figure 3-68](#) and described in [Table 3-82](#).

Return to the [Summary Table](#).

XINT5 configuration register

**Figure 3-68. XINT5CR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				POLARITY		RESERVED	ENABLE
R-0-0h				R/W-0h		R-0-0h	R/W-0h

**Table 3-82. XINT5CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3-2	POLARITY	R/W	0h	00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	ENABLE	R/W	0h	0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn

### 3.16.5.6 XINT1CTR Register (Offset = 8h) [Reset = 0000h]

XINT1CTR is shown in [Figure 3-69](#) and described in [Table 3-83](#).

Return to the [Summary Table](#).

XINT1 counter register

**Figure 3-69. XINT1CTR Register**

15	14	13	12	11	10	9	8
INTCTR							
R-0h							
7	6	5	4	3	2	1	0
INTCTR							
R-0h							

**Table 3-83. XINT1CTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	INTCTR	R	0h	This is a free running 16-bit up-counter that is clocked at the SYSCLKOUT rate. The counter value is reset to 0x0000 when a valid interrupt edge is detected and then continues counting until the next valid interrupt edge is detected. The counter must only be reset by the selected POLARITY edge as selected in the respective interrupt control register. When the interrupt is disabled, the counter will stop. The counter is a free-running counter and will wrap around to zero when the max value is reached. The counter is a read only register and can only be reset to zero by a valid interrupt edge or by reset. Reset type: SYSRSn

### 3.16.5.7 XINT2CTR Register (Offset = 9h) [Reset = 0000h]

XINT2CTR is shown in [Figure 3-70](#) and described in [Table 3-84](#).

Return to the [Summary Table](#).

XINT2 counter register

**Figure 3-70. XINT2CTR Register**

15	14	13	12	11	10	9	8
INTCTR							
R-0h							
7	6	5	4	3	2	1	0
INTCTR							
R-0h							

**Table 3-84. XINT2CTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	INTCTR	R	0h	This is a free running 16-bit up-counter that is clocked at the SYSCLKOUT rate. The counter value is reset to 0x0000 when a valid interrupt edge is detected and then continues counting until the next valid interrupt edge is detected. The counter must only be reset by the selected POLARITY edge as selected in the respective interrupt control register. When the interrupt is disabled, the counter will stop. The counter is a free-running counter and will wrap around to zero when the max value is reached. The counter is a read only register and can only be reset to zero by a valid interrupt edge or by reset. Reset type: SYSRSn

### 3.16.5.8 XINT3CTR Register (Offset = Ah) [Reset = 0000h]

XINT3CTR is shown in [Figure 3-71](#) and described in [Table 3-85](#).

Return to the [Summary Table](#).

XINT3 counter register

**Figure 3-71. XINT3CTR Register**

15	14	13	12	11	10	9	8
INTCTR							
R-0h							
7	6	5	4	3	2	1	0
INTCTR							
R-0h							

**Table 3-85. XINT3CTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	INTCTR	R	0h	This is a free running 16-bit up-counter that is clocked at the SYSCLKOUT rate. The counter value is reset to 0x0000 when a valid interrupt edge is detected and then continues counting until the next valid interrupt edge is detected. The counter must only be reset by the selected POLARITY edge as selected in the respective interrupt control register. When the interrupt is disabled, the counter will stop. The counter is a free-running counter and will wrap around to zero when the max value is reached. The counter is a read only register and can only be reset to zero by a valid interrupt edge or by reset. Reset type: SYSRSn

### 3.16.6 SYNC\_SOC\_REGS Registers

Table 3-86 lists the memory-mapped registers for the SYNC\_SOC\_REGS registers. All register offset addresses not listed in Table 3-86 should be considered as reserved locations and the register contents should not be modified.

**Table 3-86. SYNC\_SOC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	SYNCSELECT	Sync Input and Output Select Register	EALLOW	<a href="#">Go</a>
2h	ADCSOCOUTSELECT	External ADCSOC Select Register	EALLOW	<a href="#">Go</a>
4h	SYNCSOCLOCK	SYNCSEL and EXTADCSOC Select Lock register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-87 shows the codes that are used for access types in this section.

**Table 3-87. SYNC\_SOC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.16.6.1 SYNCSELECT Register (Offset = 0h) [Reset = E003FFFFh]

SYNCSELECT is shown in [Figure 3-72](#) and described in [Table 3-88](#).

Return to the [Summary Table](#).

Sync Input and Output Select Register

**Figure 3-72. SYNCSELECT Register**

31	30	29	28	27	26	25	24
RESERVED				SYNCOUT			
R/W-7h				R/W-0h			
23	22	21	20	19	18	17	16
RESERVED						RESERVED	
R-0-0h						R/W-7h	
15	14	13	12	11	10	9	8
RESERVED	RESERVED			RESERVED			RESERVED
R/W-7h		R/W-7h		R/W-7h			R/W-7h
7	6	5	4	3	2	1	0
RESERVED		RESERVED			RESERVED		
R/W-7h		R/W-7h			R/W-7h		

**Table 3-88. SYNCSELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-29	RESERVED	R/W	7h	Reserved



**Table 3-88. SYNCSELECT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
28-24	SYNCOUT	R/W	0h	Select Syncout Source: 00000: EPWM1SYNCOUT selected to drive the SYNCOUT pin. 00001: EPWM2SYNCOUT selected to drive the SYNCOUT pin. 00010: EPWM3SYNCOUT selected to drive the SYNCOUT pin. 00011: EPWM4SYNCOUT selected to drive the SYNCOUT pin. 00100: EPWM5SYNCOUT selected to drive the SYNCOUT pin. 00101: EPWM6SYNCOUT selected to drive the SYNCOUT pin. 00110: EPWM7SYNCOUT selected to drive the SYNCOUT pin. 00111: EPWM8SYNCOUT selected to drive the SYNCOUT pin. 01000: EPWM9SYNCOUT selected to drive the SYNCOUT pin. 01001: EPWM10SYNCOUT selected to drive the SYNCOUT pin. 01010: EPWM11SYNCOUT selected to drive the SYNCOUT pin. 01011: EPWM12SYNCOUT selected to drive the SYNCOUT pin. 01100: Reserved 01101: Reserved 01110: Reserved 01111: Reserved 10000: Reserved 10001: Reserved 10010: Reserved 10011: Reserved 10100: Reserved 10101: Reserved 10110: Reserved 10111: Reserved 11000: ECAP1SYNCOUT selected to drive the SYNCOUT pin. 11001: ECAP2SYNCOUT selected to drive the SYNCOUT pin. 11010: Reserved 11011: Reserved 11100: Reserved 11101: Reserved 11110: Reserved 11111: Reserved Notes: [1] Reserved position defaults to 00 selection Reset type: SYSRSn
23-18	RESERVED	R-0	0h	Reserved
17-15	RESERVED	R/W	7h	Reserved
14-12	RESERVED	R/W	7h	Reserved
11-9	RESERVED	R/W	7h	Reserved
8-6	RESERVED	R/W	7h	Reserved
5-3	RESERVED	R/W	7h	Reserved
2-0	RESERVED	R/W	7h	Reserved

### 3.16.6.2 ADCSOCOUTSELECT Register (Offset = 2h) [Reset = 0000000h]

ADCSOCOUTSELECT is shown in [Figure 3-73](#) and described in [Table 3-89](#).

Return to the [Summary Table](#).

External ADCSOC Select Register

**Figure 3-73. ADCSOCOUTSELECT Register**

31	30	29	28	27	26	25	24
RESERVED				PWM12SOBAE N	PWM11SOBAE N	PWM10SOBAE N	PWM9SOCBEN
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
PWM8SOCBEN	PWM7SOCBEN	PWM6SOCBEN	PWM5SOCBEN	PWM4SOCBEN	PWM3SOCBEN	PWM2SOCBEN	PWM1SOCBEN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED				PWM12SOCAE N	PWM11SOCAE N	PWM10SOCAE N	PWM9SOCAEN
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
PWM8SOCAEN	PWM7SOCAEN	PWM6SOCAEN	PWM5SOCAEN	PWM4SOCAEN	PWM3SOCAEN	PWM2SOCAEN	PWM1SOCAEN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-89. ADCSOCOUTSELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R-0	0h	Reserved
27	PWM12SOBAEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn
26	PWM11SOBAEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn
25	PWM10SOBAEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn
24	PWM9SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn
23	PWM8SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn
22	PWM7SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn
21	PWM6SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn

**Table 3-89. ADCSOCOUTSELECT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	PWM5SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn
19	PWM4SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn
18	PWM3SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn
17	PWM2SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn
16	PWM1SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn
15-12	RESERVED	R-0	0h	Reserved
11	PWM12SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn
10	PWM11SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn
9	PWM10SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn
8	PWM9SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn
7	PWM8SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn
6	PWM7SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn
5	PWM6SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn
4	PWM5SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn

**Table 3-89. ADCSOCOUTSELECT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	PWM4SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn
2	PWM3SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn
1	PWM2SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn
0	PWM1SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn

### 3.16.6.3 SYNCLOCK Register (Offset = 4h) [Reset = 0000000h]

SYNCLOCK is shown in [Figure 3-74](#) and described in [Table 3-90](#).

Return to the [Summary Table](#).

SYNCSEL and EXTADCSOC Select Lock register

**Figure 3-74. SYNCLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						ADCSOCOUTS ELECT	SYNCSELECT
R-0-0h						R/WOnce-0h	R/WOnce-0h

**Table 3-90. SYNCLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	ADCSOCOUTSELECT	R/WOnce	0h	ADCSOCOUTSELECT Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any bit in this register, once set can only be created through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn
0	SYNCSELECT	R/WOnce	0h	SYNCSELECT Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any bit in this register, once set can only be created through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn

### 3.16.7 DMA\_CLA\_SRC\_SEL\_REGS Registers

Table 3-91 lists the memory-mapped registers for the DMA\_CLA\_SRC\_SEL\_REGS registers. All register offset addresses not listed in Table 3-91 should be considered as reserved locations and the register contents should not be modified.

**Table 3-91. DMA\_CLA\_SRC\_SEL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CLA1TASKSRCSELLOCK	CLA1 Task Trigger Source Select Lock Register	EALLOW	<a href="#">Go</a>
4h	DMACHSRCSELLOCK	DMA Channel Trigger Source Select Lock Register	EALLOW	<a href="#">Go</a>
6h	CLA1TASKSRCSEL1	CLA1 Task Trigger Source Select Register-1	EALLOW	<a href="#">Go</a>
8h	CLA1TASKSRCSEL2	CLA1 Task Trigger Source Select Register-2	EALLOW	<a href="#">Go</a>
16h	DMACHSRCSEL1	DMA Channel Trigger Source Select Register-1	EALLOW	<a href="#">Go</a>
18h	DMACHSRCSEL2	DMA Channel Trigger Source Select Register-2	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-92 shows the codes that are used for access types in this section.

**Table 3-92. DMA\_CLA\_SRC\_SEL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
WOnce	WOnce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.16.7.1 CLA1TASKSRCSELLOCK Register (Offset = 0h) [Reset = 0000000h]

CLA1TASKSRCSELLOCK is shown in [Figure 3-75](#) and described in [Table 3-93](#).

Return to the [Summary Table](#).

CLA1 Task Trigger Source Select Lock Register

**Figure 3-75. CLA1TASKSRCSELLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						CLA1TASKSRC SEL2	CLA1TASKSRC SEL1
R-0-0h						R/WOnce-0h	R/WOnce-0h

**Table 3-93. CLA1TASKSRCSELLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	CLA1TASKSRCSEL2	R/WOnce	0h	CLA1TASKSRCSEL2 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn
0	CLA1TASKSRCSEL1	R/WOnce	0h	CLA1TASKSRCSEL1 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn

### 3.16.7.2 DMACHSRCSELLOCK Register (Offset = 4h) [Reset = 0000000h]

DMACHSRCSELLOCK is shown in [Figure 3-76](#) and described in [Table 3-94](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Lock Register

**Figure 3-76. DMACHSRCSELLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						DMACHSRCSE L2	DMACHSRCSE L1
R-0-0h						R/WOnce-0h	R/WOnce-0h

**Table 3-94. DMACHSRCSELLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	DMACHSRCSEL2	R/WOnce	0h	DMACHSRCSEL2 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn
0	DMACHSRCSEL1	R/WOnce	0h	DMACHSRCSEL1 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn



### 3.16.7.3 CLA1TASKSRCSEL1 Register (Offset = 6h) [Reset = 0000000h]

CLA1TASKSRCSEL1 is shown in [Figure 3-77](#) and described in [Table 3-95](#).

Return to the [Summary Table](#).

CLA1 Task Trigger Source Select Register-1

**Figure 3-77. CLA1TASKSRCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TASK4								TASK3								TASK2								TASK1							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 3-95. CLA1TASKSRCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	TASK4	R/W	0h	Selects the Trigger Source for TASK4 of CLA1 Reset type: SYSRSn
23-16	TASK3	R/W	0h	Selects the Trigger Source for TASK3 of CLA1 Reset type: SYSRSn
15-8	TASK2	R/W	0h	Selects the Trigger Source for TASK2 of CLA1 Reset type: SYSRSn
7-0	TASK1	R/W	0h	Selects the Trigger Source for TASK1 of CLA1 Reset type: SYSRSn

### 3.16.7.4 CLA1TASKSRCSEL2 Register (Offset = 8h) [Reset = 0000000h]

CLA1TASKSRCSEL2 is shown in [Figure 3-78](#) and described in [Table 3-96](#).

Return to the [Summary Table](#).

CLA1 Task Trigger Source Select Register-2

**Figure 3-78. CLA1TASKSRCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TASK8								TASK7								TASK6								TASK5							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 3-96. CLA1TASKSRCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	TASK8	R/W	0h	Selects the Trigger Source for TASK8 of CLA1 Reset type: SYSRSn
23-16	TASK7	R/W	0h	Selects the Trigger Source for TASK7 of CLA1 Reset type: SYSRSn
15-8	TASK6	R/W	0h	Selects the Trigger Source for TASK6 of CLA1 Reset type: SYSRSn
7-0	TASK5	R/W	0h	Selects the Trigger Source for TASK5 of CLA1 Reset type: SYSRSn

### 3.16.7.5 DMACHSRCSEL1 Register (Offset = 16h) [Reset = 0000000h]

DMACHSRCSEL1 is shown in [Figure 3-79](#) and described in [Table 3-97](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Register-1

**Figure 3-79. DMACHSRCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH4								CH3								CH2								CH1							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 3-97. DMACHSRCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	CH4	R/W	0h	Selects the Trigger and Sync Source CH4 of DMA Reset type: SYSRSn
23-16	CH3	R/W	0h	Selects the Trigger and Sync Source CH3 of DMA Reset type: SYSRSn
15-8	CH2	R/W	0h	Selects the Trigger and Sync Source CH2 of DMA Reset type: SYSRSn
7-0	CH1	R/W	0h	Selects the Trigger and Sync Source CH1 of DMA Reset type: SYSRSn

### 3.16.7.6 DMACHSRCSEL2 Register (Offset = 18h) [Reset = 0000000h]

DMACHSRCSEL2 is shown in [Figure 3-80](#) and described in [Table 3-98](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Register-2

**Figure 3-80. DMACHSRCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CH6						CH5									
R-0-0h																R/W-0h						R/W-0h									

**Table 3-98. DMACHSRCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	CH6	R/W	0h	Selects the Trigger and Sync Source CH6 of DMA Reset type: SYSRSn
7-0	CH5	R/W	0h	Selects the Trigger and Sync Source CH5 of DMA Reset type: SYSRSn

### 3.16.8 LFU\_REGS Registers

Table 3-99 lists the memory-mapped registers for the LFU\_REGS registers. All register offset addresses not listed in Table 3-99 should be considered as reserved locations and the register contents should not be modified.

**Table 3-99. LFU\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	LFUConfig	LFU configuration Register	EALLOW	<a href="#">Go</a>
2h	LFUStatus	LFU Configuration Status Register		<a href="#">Go</a>
1Ch	LFU_LOCK	LFU Lock Configuration		<a href="#">Go</a>
1Eh	LFU_COMMIT	LFU Commit Configuration		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-100 shows the codes that are used for access types in this section.

**Table 3-100. LFU\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.16.8.1 LFUConfig Register (Offset = 0h) [Reset = 0000000h]

LFUConfig is shown in [Figure 3-81](#) and described in [Table 3-101](#).

Return to the [Summary Table](#).

LFU configuration Register

**Figure 3-81. LFUConfig Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0/W-0h							
23	22	21	20	19	18	17	16
RESERVED			LS01Swap	RESERVED			
R/W-0h			R/W-0h	R/W-0h			
15	14	13	12	11	10	9	8
RESERVED			PieVectorSwap	RESERVED			RESERVED
R/W-0h			R/W-0h	R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
RESERVED			LFU_CLA1	RESERVED			LFU_CPU
R/W-0h			R/W-0h	R/W-0h			R/W-0h

**Table 3-101. LFUConfig Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R-0/W	0h	Reserved
23-21	RESERVED	R/W	0h	Reserved
20	LS01Swap	R/W	0h	0: LS0 and LS1 mapped to the original location 1: Location of LS0 and LS1 is swapped. Reset type: SYSRSn
19-13	RESERVED	R/W	0h	Reserved
12	PieVectorSwap	R/W	0h	0: PIE vector table is mapped to the original location 1: PIE Vector Table is swapped to alternate location Reset type: SYSRSn
11-9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7-5	RESERVED	R/W	0h	Reserved
4	LFU_CLA1	R/W	0h	0: No pending LFU Requests 1: LFU Request in progress This bit is used by compiler/application code for implementing CLA1 LFU Reset type: SYSRSn
3-1	RESERVED	R/W	0h	Reserved
0	LFU_CPU	R/W	0h	0: No pending LFU Requests 1: LFU Request in progress This bit is used by compiler/application code for implementing CPU LFU Reset type: SYSRSn

### 3.16.8.2 LFUStatus Register (Offset = 2h) [Reset = 0000000h]

LFUStatus is shown in [Figure 3-82](#) and described in [Table 3-102](#).

Return to the [Summary Table](#).

LFU Configuration Status Register

**Figure 3-82. LFUStatus Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED			LS01Swap	RESERVED			
R-0-0h			R/W-0h	R-0-0h			
15	14	13	12	11	10	9	8
RESERVED			PieVectorSwap	RESERVED			
R-0-0h			R/W-0h	R-0-0h			
7	6	5	4	3	2	1	0
RESERVED							
R-0-0h							

**Table 3-102. LFUStatus Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-21	RESERVED	R-0	0h	Reserved
20	LS01Swap	R/W	0h	0: LS0 and LS1 mapped to the original location 1: Location of LS0 and LS1 is swapped. Note: An initiated LSx swap will become uncessful if the LS0 and LS1 memories have different security configurations Reset type: SYSRSn
19-13	RESERVED	R-0	0h	Reserved
12	PieVectorSwap	R/W	0h	0: PIE vector table is mapped to the original location 1: PIE Vector Table is swapped to alternate location Reset type: SYSRSn
11-0	RESERVED	R-0	0h	Reserved

### 3.16.8.3 LFU\_LOCK Register (Offset = 1Ch) [Reset = 0000000h]

LFU\_LOCK is shown in [Figure 3-83](#) and described in [Table 3-103](#).

Return to the [Summary Table](#).

LFU Lock Configuration

**Figure 3-83. LFU\_LOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED		SWConfig2_PO RESETEn	SWConfig1_PO RESETEn	SWConfig2_XR Sn	SWConfig1_XR Sn	SWConfig2_SY SRSn	SWConfig1_SY SRSn
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED							LFUConfig
R-0-0h							R/W-0h

**Table 3-103. LFU\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R-0	0h	Reserved
13	SWConfig2_PO RESETEn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
12	SWConfig1_PO RESETEn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
11	SWConfig2_XR Sn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
10	SWConfig1_XR Sn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
9	SWConfig2_SY SRSn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
8	SWConfig1_SY SRSn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
7-1	RESERVED	R-0	0h	Reserved
0	LFUConfig	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn



### 3.16.8.4 LFU\_COMMIT Register (Offset = 1Eh) [Reset = 0000000h]

LFU\_COMMIT is shown in [Figure 3-84](#) and described in [Table 3-104](#).

Return to the [Summary Table](#).

LFU Commit Configuration

**Figure 3-84. LFU\_COMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED		SWConfig2_PO RESETEn	SWConfig1_PO RESETEn	SWConfig2_XR Sn	SWConfig1_XR Sn	SWConfig2_SY SRSn	SWConfig1_SY SRSn
R-0-0h		R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
RESERVED							LFUConfig
R-0-0h							R/WOnce-0h

**Table 3-104. LFU\_COMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R-0	0h	Reserved
13	SWConfig2_PO RESETEn	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn
12	SWConfig1_PO RESETEn	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn
11	SWConfig2_XR Sn	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn
10	SWConfig1_XR Sn	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn
9	SWConfig2_SY SRSn	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn
8	SWConfig1_SY SRSn	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn

**Table 3-104. LFU\_COMMIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-1	RESERVED	R-0	0h	Reserved
0	LFUConfig	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn

### 3.16.9 DEV\_CFG\_REGS Registers

Table 3-105 lists the memory-mapped registers for the DEV\_CFG\_REGS registers. All register offset addresses not listed in Table 3-105 should be considered as reserved locations and the register contents should not be modified.

**Table 3-105. DEV\_CFG\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
8h	PARTIDL	Lower 32-bit of Device PART Identification Number		<a href="#">Go</a>
Ah	PARTIDH	Upper 32-bit of Device PART Identification Number		<a href="#">Go</a>
Ch	REVID	Device Revision Number		<a href="#">Go</a>
74h	TRIMERRSTS	TRIM Error Status register		<a href="#">Go</a>
82h	SOFTPRES0	Processing Block Software Reset register	EALLOW	<a href="#">Go</a>
86h	SOFTPRES2	EPWM Software Reset register	EALLOW	<a href="#">Go</a>
88h	SOFTPRES3	ECAP Software Reset register	EALLOW	<a href="#">Go</a>
8Ah	SOFTPRES4	EQEP Software Reset register	EALLOW	<a href="#">Go</a>
90h	SOFTPRES7	SCI Software Reset register	EALLOW	<a href="#">Go</a>
92h	SOFTPRES8	SPI Software Reset register	EALLOW	<a href="#">Go</a>
94h	SOFTPRES9	I2C Software Reset register	EALLOW	<a href="#">Go</a>
96h	SOFTPRES10	CAN Software Reset register	EALLOW	<a href="#">Go</a>
98h	SOFTPRES11	McBSP/USB Software Reset register	EALLOW	<a href="#">Go</a>
9Ch	SOFTPRES13	ADC Software Reset register	EALLOW	<a href="#">Go</a>
9Eh	SOFTPRES14	CMPSS Software Reset register	EALLOW	<a href="#">Go</a>
A0h	SOFTPRES15	PGA Software Reset register	EALLOW	<a href="#">Go</a>
A2h	SOFTPRES16	DAC Software Reset register	EALLOW	<a href="#">Go</a>
A4h	SOFTPRES17	CLB Software Reset register	EALLOW	<a href="#">Go</a>
A6h	SOFTPRES18	FSI Software Reset register	EALLOW	<a href="#">Go</a>
A8h	SOFTPRES19	LIN Software Reset register	EALLOW	<a href="#">Go</a>
AAh	SOFTPRES20	PMBUS Software Reset register	EALLOW	<a href="#">Go</a>
ACh	SOFTPRES21	DCC Software Reset register	EALLOW	<a href="#">Go</a>
B6h	SOFTPRES26	AES Software Reset register	EALLOW	<a href="#">Go</a>
B8h	SOFTPRES27	EPG Software Reset register	EALLOW	<a href="#">Go</a>
BAh	SOFTPRES28	Flash Software Reset register	EALLOW	<a href="#">Go</a>
BEh	SOFTPRES30	NPU Software reset register	EALLOW	<a href="#">Go</a>
D2h	SOFTPRES40	Peripheral Software Reset register	EALLOW	<a href="#">Go</a>
130h	TAP_STATUS	Status of JTAG State machine & Debugger Connect		<a href="#">Go</a>
132h	TAP_CONTROL	Disable TAP control		<a href="#">Go</a>
19Ah	USBTYP	Configures USB Type for the device	EALLOW	<a href="#">Go</a>
19Bh	ECAPTYP	Configures ECAP Type for the device	EALLOW	<a href="#">Go</a>
1A6h	MCUCNF3	MCU Configuration: ETPWM		<a href="#">Go</a>
1B0h	MCUCNF8	MCU Configuration: SCI		<a href="#">Go</a>
1B6h	MCUCNF11	MCU Configuration: CAN		<a href="#">Go</a>
1B8h	MCUCNF12	MCU Configuration: McBSP_USB		<a href="#">Go</a>
1BCh	MCUCNF14	MCU Configuration: ADC		<a href="#">Go</a>
1C0h	MCUCNF16	MCU Configuration: PGA		<a href="#">Go</a>
1C4h	MCUCNF18	MCU Configuration: Lx.1 SRAM Customization		<a href="#">Go</a>



### 3.16.9.1 PARTIDL Register (Offset = 8h) [Reset = 00XXXX0h]

PARTIDL is shown in [Figure 3-85](#) and described in [Table 3-107](#).

Return to the [Summary Table](#).

Lower 32-bit of Device PART Identification Number

**Figure 3-85. PARTIDL Register**

31	30	29	28	27	26	25	24
RESERVED				RESERVED			
R-0h				R-0h			
23	22	21	20	19	18	17	16
FLASH_SIZE							
R-XXh							
15	14	13	12	11	10	9	8
RESERVED	INSTASPIN		RESERVED	RESERVED	PIN_COUNT		
R-0h	R-Xh		R-0h	R-Xh	R-Xh		
7	6	5	4	3	2	1	0
QUAL		RESERVED	RESERVED		RESERVED		
R-Xh		R-0h	R-0h		R-0h		

**Table 3-107. PARTIDL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R	0h	Reserved
27-24	RESERVED	R	0h	Reserved
23-16	FLASH_SIZE	R	XXh	0x8 - 1088KB 0x7 - 1024KB 0x6 - 576KB 0x5 - 512KB 0x4 - 256KB 0x3 - 128KB 0x0-0x2 - Reserved Reset type: PORESETn
15	RESERVED	R	0h	Reserved
14-13	INSTASPIN	R	Xh	1 = InstaSPIN-FOC 2 = NONE 3 = NONE Reset type: PORESETn
12	RESERVED	R	0h	Reserved
11	RESERVED	R	Xh	Reserved
10-8	PIN_COUNT	R	Xh	0 = 56 pin QFN 1 = 64 pin QFP 2 = 80 pin QFP 3 = 100 pin QFP 4 = 128 pin QFP 5 = Reserved 6 = Reserved 7 = Reserved Reset type: PORESETn
7-6	QUAL	R	Xh	0 = Engineering sample (TMX) 1 = Pilot production (TMP) 2 = Fully qualified (TMS) Reset type: PORESETn
5	RESERVED	R	0h	Reserved

**Table 3-107. PARTIDL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	RESERVED	R	0h	Reserved
2-0	RESERVED	R	0h	Reserved

### 3.16.9.2 PARTIDH Register (Offset = Ah) [Reset = 09XX0500h]

PARTIDH is shown in [Figure 3-86](#) and described in [Table 3-108](#).

Return to the [Summary Table](#).

Upper 32-bit of Device PART Identification Number

**Figure 3-86. PARTIDH Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DEVICE_CLASS_ID								PARTNO							
R-9h								R-XXh							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FAMILY								RESERVED				RESERVED			
R-5h								R-0h				R-0h			

**Table 3-108. PARTIDH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	DEVICE_CLASS_ID	R	9h	Device class ID Reset type: PORESETn
23-16	PARTNO	R	XXh	Refer to Datasheet for Device Part Number Reset type: PORESETn
15-8	FAMILY	R	5h	Device Family Reset type: PORESETn
7-4	RESERVED	R	0h	Reserved
3-0	RESERVED	R	0h	Reserved

### 3.16.9.3 REVID Register (Offset = Ch) [Reset = 0000000h]

REVID is shown in [Figure 3-87](#) and described in [Table 3-109](#).

Return to the [Summary Table](#).

Device Revision Number

**Figure 3-87. REVID Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
REVID_EXT								REVID							
R-0h								R/WOnce-0h							

**Table 3-109. REVID Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	REVID_EXT	R	0h	Device Revision ID extension. Reset type: XRSn
7-0	REVID	R/WOnce	0h	Device Revision ID. Loaded from flash trim sector by boot rom. Reset value is die-specific. Reset type: XRSn



### 3.16.9.4 TRIMERRSTS Register (Offset = 74h) [Reset = 0000000h]

TRIMERRSTS is shown in [Figure 3-88](#) and described in [Table 3-110](#).

Return to the [Summary Table](#).

TRIM Error Status register

**Figure 3-88. TRIMERRSTS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																LERR															
R-0-0h																R/WOnce-0h															

**Table 3-110. TRIMERRSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-0	LERR	R/WOnce	0h	TRIM information load error status. This will include error during SRAM repair also. 00000: No error during load Other: Non zero value indicates error during load Note: [1] This bit is updated by software. Details will be filled in once the Boot ROM related requirements are complete. It should have bits to indicate (i) Double bit error during trim load (ii) Single bit error during trim load (iii) Double bit error during SRAM repair load (iv) Single bit error error during SRAM repair load (v) SRAM repair error load (chain is broken) (vi) PWRUPSTS.TRIMOVER signal is not asserted even after the full wait time Reset type: XRSn

### 3.16.9.5 SOFTPRES0 Register (Offset = 82h) [Reset = 0000000h]

SOFTPRES0 is shown in [Figure 3-89](#) and described in [Table 3-111](#).

Return to the [Summary Table](#).

Processing Block Software Reset register

When bits in this register are set, the respective module is in reset. All design data is lost and the module registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-89. SOFTPRES0 Register**

31	30	29	28	27	26	25	24
RESERVED							CPU1_ERAD
R-0-0h							R/W-0h
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED				
R-0-0h	R/W-0h	R/W-0h	R-0-0h				
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	CPU1_CLA1
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-111. SOFTPRES0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-25	RESERVED	R-0	0h	Reserved
24	CPU1_ERAD	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
23-16	RESERVED	R-0	0h	Reserved
15	RESERVED	R-0	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	CPU1_CLA1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.6 SOFTPRES2 Register (Offset = 86h) [Reset = 0000000h]

SOFTPRES2 is shown in [Figure 3-90](#) and described in [Table 3-112](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-90. SOFTPRES2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPWM12	EPWM11	EPWM10	EPWM9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
EPWM8	EPWM7	EPWM6	EPWM5	EPWM4	EPWM3	EPWM2	EPWM1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-112. SOFTPRES2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	EPWM12	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
10	EPWM11	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
9	EPWM10	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
8	EPWM9	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
7	EPWM8	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
6	EPWM7	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
5	EPWM6	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

**Table 3-112. SOFTPRES2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	EPWM5	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
3	EPWM4	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
2	EPWM3	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
1	EPWM2	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
0	EPWM1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.7 SOFTPRES3 Register (Offset = 88h) [Reset = 0000000h]

SOFTPRES3 is shown in [Figure 3-91](#) and described in [Table 3-113](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-91. SOFTPRES3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	ECAP2	ECAP1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-113. SOFTPRES3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	ECAP2	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
0	ECAP1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.8 SOFTPRES4 Register (Offset = 8Ah) [Reset = 0000000h]

SOFTPRES4 is shown in [Figure 3-92](#) and described in [Table 3-114](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-92. SOFTPRES4 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	EQEP3	EQEP2	EQEP1
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-114. SOFTPRES4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	EQEP3	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
1	EQEP2	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Note: This bit is applicable only for Topoauto Reset type: SYSRSn
0	EQEP1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.9 SOFTPRES7 Register (Offset = 90h) [Reset = 0000000h]

SOFTPRES7 is shown in [Figure 3-93](#) and described in [Table 3-115](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-93. SOFTPRES7 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	SCI_C	SCI_B	SCI_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-115. SOFTPRES7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	SCI_C	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
1	SCI_B	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
0	SCI_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.10 SOFTPRES8 Register (Offset = 92h) [Reset = 0000000h]

SOFTPRES8 is shown in [Figure 3-94](#) and described in [Table 3-116](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-94. SOFTPRES8 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	SPI_B	SPI_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-116. SOFTPRES8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	SPI_B	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
0	SPI_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn



### 3.16.9.11 SOFTPRES9 Register (Offset = 94h) [Reset = 0000000h]

SOFTPRES9 is shown in [Figure 3-95](#) and described in [Table 3-117](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-95. SOFTPRES9 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						I2C_B	I2C_A
R-0-0h						R/W-0h	R/W-0h

**Table 3-117. SOFTPRES9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	I2C_B	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
0	I2C_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.12 SOFTPRES10 Register (Offset = 96h) [Reset = 00000X0h]

SOFTPRES10 is shown in [Figure 3-96](#) and described in [Table 3-118](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-96. SOFTPRES10 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	MCAN_B	MCAN_A	RESERVED	RESERVED	RESERVED	RESERVED
R-Xh	R-Xh	R-Xh	R-Xh	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-118. SOFTPRES10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R	Xh	Reserved
6	RESERVED	R	Xh	Reserved
5	MCAN_B	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
4	MCAN_A	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Note: This bit is applicable only for Topoauto Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.16.9.13 SOFTPRES11 Register (Offset = 98h) [Reset = 0000000h]

SOFTPRES11 is shown in [Figure 3-97](#) and described in [Table 3-119](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-97. SOFTPRES11 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	USB_A
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h

**Table 3-119. SOFTPRES11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	USB_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.16.9.14 SOFTPRES13 Register (Offset = 9Ch) [Reset = 0000000h]

SOFTPRES13 is shown in [Figure 3-98](#) and described in [Table 3-120](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-98. SOFTPRES13 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED			ADC_E	ADC_D	ADC_C	ADC_B	ADC_A
R-0-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-120. SOFTPRES13 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R-0	0h	Reserved
4	ADC_E	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
3	ADC_D	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
2	ADC_C	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
1	ADC_B	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
0	ADC_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.15 SOFTPRES14 Register (Offset = 9Eh) [Reset = 0000000h]

SOFTPRES14 is shown in [Figure 3-99](#) and described in [Table 3-121](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-99. SOFTPRES14 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	CMPSS4	CMPSS3	CMPSS2	CMPSS1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-121. SOFTPRES14 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	CMPSS4	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
2	CMPSS3	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
1	CMPSS2	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
0	CMPSS1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.16 SOFTPRES15 Register (Offset = A0h) [Reset = 0000000h]

SOFTPRES15 is shown in [Figure 3-100](#) and described in [Table 3-122](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-100. SOFTPRES15 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PGA3	PGA2	PGA1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-122. SOFTPRES15 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	PGA3	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
1	PGA2	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
0	PGA1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.17 SOFTPRES16 Register (Offset = A2h) [Reset = 0000000h]

SOFTPRES16 is shown in [Figure 3-101](#) and described in [Table 3-123](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-101. SOFTPRES16 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED				RESERVED	RESERVED	RESERVED	DAC_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-123. SOFTPRES16 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R-0	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	DAC_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.16.9.18 SOFTPRES17 Register (Offset = A4h) [Reset = 000000Xh]

SOFTPRES17 is shown in [Figure 3-102](#) and described in [Table 3-124](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-102. SOFTPRES17 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	CLB2	CLB1
R-0h				R/W-0h	R/W-0h	R-Xh	R-Xh

**Table 3-124. SOFTPRES17 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	CLB2	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
0	CLB1	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn



### 3.16.9.19 SOFTPRES18 Register (Offset = A6h) [Reset = 000000Xh]

SOFTPRES18 is shown in [Figure 3-103](#) and described in [Table 3-125](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-103. SOFTPRES18 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	FSIRX_A	FSITX_A
R-0h				R/W-0h	R/W-0h	R-Xh	R-Xh

**Table 3-125. SOFTPRES18 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	FSIRX_A	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
0	FSITX_A	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.20 SOFTPRES19 Register (Offset = A8h) [Reset = 0000000h]

SOFTPRES19 is shown in [Figure 3-104](#) and described in [Table 3-126](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-104. SOFTPRES19 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	LIN_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-126. SOFTPRES19 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	LIN_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Note: This bit is applicable only for Topoauto Reset type: SYSRSn

### 3.16.9.21 SOFTPRES20 Register (Offset = AAh) [Reset = X000000h]

SOFTPRES20 is shown in [Figure 3-105](#) and described in [Table 3-127](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-105. SOFTPRES20 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-Xh							
23	22	21	20	19	18	17	16
RESERVED							
R-Xh							
15	14	13	12	11	10	9	8
RESERVED							
R-Xh							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	PMBUS_A
R-Xh						R-Xh	R-Xh

**Table 3-127. SOFTPRES20 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	Xh	Reserved
1	RESERVED	R	Xh	Reserved
0	PMBUS_A	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.22 SOFTPRES21 Register (Offset = ACh) [Reset = 0000000h]

SOFTPRES21 is shown in [Figure 3-106](#) and described in [Table 3-128](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-106. SOFTPRES21 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						DCC1	DCC0
R-0-0h						R/W-0h	R/W-0h

**Table 3-128. SOFTPRES21 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	DCC1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn
0	DCC0	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.23 SOFTPRES26 Register (Offset = B6h) [Reset = 0000000h]

SOFTPRES26 is shown in [Figure 3-107](#) and described in [Table 3-129](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-107. SOFTPRES26 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							AESA
R-0-0h							R/W-0h

**Table 3-129. SOFTPRES26 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	AESA	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.24 SOFTPRES27 Register (Offset = B8h) [Reset = 0000000h]

SOFTPRES27 is shown in [Figure 3-108](#) and described in [Table 3-130](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-108. SOFTPRES27 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							EPG1
R-0-0h							R/W-0h

**Table 3-130. SOFTPRES27 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	EPG1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn

### 3.16.9.25 SOFTPRES28 Register (Offset = BAh) [Reset = 0000000h]

SOFTPRES28 is shown in [Figure 3-109](#) and described in [Table 3-131](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-109. SOFTPRES28 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							FLASHA
R-0-0h							R/W-0h

**Table 3-131. SOFTPRES28 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	FLASHA	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Note: Whenever the reset to flash is asserted, it will be internally stretched to ~15us Reset type: SYSRSn

### 3.16.9.26 SOFTPRES30 Register (Offset = BEh) [Reset = 0000000h]

SOFTPRES30 is shown in [Figure 3-110](#) and described in [Table 3-132](#).

Return to the [Summary Table](#).

NPU Software reset register

**Figure 3-110. SOFTPRES30 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															NPU
R-0-0h															R/W-0h

**Table 3-132. SOFTPRES30 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	NPU	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn



### 3.16.9.27 SOFTPRES40 Register (Offset = D2h) [Reset = 0000000h]

SOFTPRES40 is shown in [Figure 3-111](#) and described in [Table 3-133](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

The Reset bit in this register needs to be set along with valid Key to ensure that JTAG nTRST is asserted. This is auto clear register.

**Figure 3-111. SOFTPRES40 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
JTAG_nTRST_Key															
R-0/W-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												JTAG_nTRST			
R-0-0h												R/W-0h			

**Table 3-133. SOFTPRES40 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	JTAG_nTRST_Key	R-0/W	0h	0xdcaf : Writing this Key value along with 0xA in JTAG_nTRST field causes a JTAG nTRST pulse generated to the JTAG state machine. Any other write does not have impact on the JTAG state machine, bits are self clear when Reset is asserted to JTAG state machine. Reset type: SYSRSn, TRSTn
15-4	RESERVED	R-0	0h	Reserved
3-0	JTAG_nTRST	R/W	0h	1010: Writing '1010' along with valid key in JTAG_nTRST_Key takes JTAG TAP to TLR state. Writing any other value or mismatched key does not have any effect on the JTAG TAP reset behavior. Once Reset to JTAG domain is asserted then this field is reset back to 0. Reset type: SYSRSn, TRSTn

### 3.16.9.28 TAP\_STATUS Register (Offset = 130h) [Reset = 0000000h]

TAP\_STATUS is shown in [Figure 3-112](#) and described in [Table 3-134](#).

Return to the [Summary Table](#).

Status of JTAG State machine & Debugger Connect

**Figure 3-112. TAP\_STATUS Register**

31	30	29	28	27	26	25	24
DCON		RESERVED					
R-0h		R-0-0h					
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
TAP_STATE							
R-0h							
7	6	5	4	3	2	1	0
TAP_STATE							
R-0h							

**Table 3-134. TAP\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DCON	R	0h	DebugConnect indication from IcePick. Reset type: PORESETn
30-16	RESERVED	R-0	0h	Reserved
15-0	TAP_STATE	R	0h	TAP State Vector. With bits representing, Connect coresponding POTAP* output to the 0x0001:TLR, 0x0002:IDLE, 0x0004:SELECTDR, 0x0008:CAPDR, 0x0010:SHIFTDR, 0x0020:EXIT1DR, 0x0040:PAUSEDR, 0x0080:EXIT2DR, 0x0100:UPDTR, 0x0200:SLECTIR, 0x0400:CAPIR, 0x0800:SHIFTIR, 0x1000:EXIT1IR, 0x2000:PAUSEIR, 0x4000:EXIT2IR, 0x8000:UPDTIR Reset type: PORESETn

### 3.16.9.29 TAP\_CONTROL Register (Offset = 132h) [Reset = 0000000h]

TAP\_CONTROL is shown in [Figure 3-113](#) and described in [Table 3-135](#).

Return to the [Summary Table](#).

Disable TAP control

**Figure 3-113. TAP\_CONTROL Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							BSCAN_DIS
R-0-0h							R/W-0h

**Table 3-135. TAP\_CONTROL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write to this register succeeds only if this field is written with a value of 0xa5a5 Note: [1] Due to this KEY, only 32-bit writes will succeed (provided the KEY matches). 16-bit writes to the upper or lower half of this register will be ignored Reset type: PORESETn
15-1	RESERVED	R-0	0h	Reserved
0	BSCAN_DIS	R/W	0h	Disables BSCAN TAP control : 0: BSCAN TAP control enabled 1: BSCAN TAP control disabled Reset type: PORESETn

### 3.16.9.30 USBTYPE Register (Offset = 19Ah) [Reset = 0000h]

USBTYPE is shown in [Figure 3-114](#) and described in [Table 3-136](#).

Return to the [Summary Table](#).

Based on the configuration enables/disables features associated with the USB type.

**Figure 3-114. USBTYPE Register**

15	14	13	12	11	10	9	8
LOCK		RESERVED					
R/WOnce-0h		R-0-0h					
7	6	5	4	3	2	1	0
RESERVED						TYPE	
R-0-0h						R/W-0h	

**Table 3-136. USBTYPE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	LOCK	R/WOnce	0h	1: Write to this register is not allowed. 0: Write to this register is allowed. Reset type: CPU1.SYSRSn
14-2	RESERVED	R-0	0h	Reserved
1-0	TYPE	R/W	0h	'00,10,11' : 1. Global interrupt feature is not enabled, interrupts fired unconditionally. '01' : 1. Global interrupt feature is enabled, refer to the spec doc for more details about global interrupt feature. Reset type: CPU1.SYSRSn

### 3.16.9.31 ECAPTYPE Register (Offset = 19Bh) [Reset = 0000h]

ECAPTYPE is shown in [Figure 3-115](#) and described in [Table 3-137](#).

Return to the [Summary Table](#).

Based on the configuration enables/disables features associated with the ECAP type.

**Figure 3-115. ECAPTYPE Register**

15	14	13	12	11	10	9	8
LOCK		RESERVED					
R/WOnce-0h		R-0-0h					
7	6	5	4	3	2	1	0
RESERVED						TYPE	
R-0-0h						R/W-0h	

**Table 3-137. ECAPTYPE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	LOCK	R/WOnce	0h	1: Write to this register is not allowed. 0: Write to this register is allowed. Reset type: SYSRSn
14-2	RESERVED	R-0	0h	Reserved
1-0	TYPE	R/W	0h	'00,10,11': 1. No EALLOW protection to ECAP registers. '01': 1. ECAP registers are EALLOW protected. Reset type: SYSRSn

### 3.16.9.32 MCUCNF3 Register (Offset = 1A6h) [Reset = 0000XXXh]

MCUCNF3 is shown in [Figure 3-116](#) and described in [Table 3-138](#).

Return to the [Summary Table](#).

MCU Configuration: ETPWM

**Figure 3-116. MCUCNF3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPWM12	EPWM11	EPWM10	EPWM9
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh
7	6	5	4	3	2	1	0
EPWM8	EPWM7	EPWM6	EPWM5	EPWM4	EPWM3	EPWM2	EPWM1
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-138. MCUCNF3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	RESERVED	R	Xh	Reserved
14	RESERVED	R	Xh	Reserved
13	RESERVED	R	Xh	Reserved
12	RESERVED	R	Xh	Reserved
11	EPWM12	R	Xh	EPWM12 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
10	EPWM11	R	Xh	EPWM11 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
9	EPWM10	R	Xh	EPWM10 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
8	EPWM9	R	Xh	EPWM9 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
7	EPWM8	R	Xh	EPWM8 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
6	EPWM7	R	Xh	EPWM7 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn

**Table 3-138. MCUCNF3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	EPWM6	R	Xh	EPWM6 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
4	EPWM5	R	Xh	EPWM5 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
3	EPWM4	R	Xh	EPWM4 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
2	EPWM3	R	Xh	EPWM3 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
1	EPWM2	R	Xh	EPWM2 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
0	EPWM1	R	Xh	EPWM1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn

### 3.16.9.33 MCUCNF8 Register (Offset = 1B0h) [Reset = 000000Xh]

MCUCNF8 is shown in [Figure 3-117](#) and described in [Table 3-139](#).

Return to the [Summary Table](#).

MCU Configuration: SCI

**Figure 3-117. MCUCNF8 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	SCI_C	SCI_B	SCI_A
R-0-0h				R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-139. MCUCNF8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R	Xh	Reserved
2	SCI_C	R	Xh	SCI_C : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
1	SCI_B	R	Xh	SCI_B : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
0	SCI_A	R	Xh	SCI_A : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn



### 3.16.9.34 MCUCNF11 Register (Offset = 1B6h) [Reset = 00000XXh]

MCUCNF11 is shown in [Figure 3-118](#) and described in [Table 3-140](#).

Return to the [Summary Table](#).

MCU Configuration: CAN

**Figure 3-118. MCUCNF11 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	MCAN_B	MCAN_A	RESERVED	RESERVED	RESERVED	RESERVED
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-140. MCUCNF11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R	Xh	Reserved
6	RESERVED	R	Xh	Reserved
5	MCAN_B	R	Xh	MCAN_B : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
4	MCAN_A	R	Xh	MCAN_A : 0: Feature not present on the device 1: Feature present on the device Note: This bit is applicable only for Topoauto Reset type: PORESETn
3	RESERVED	R	Xh	Reserved
2	RESERVED	R	Xh	Reserved
1	RESERVED	R	Xh	Reserved
0	RESERVED	R	Xh	Reserved

### 3.16.9.35 MCUCNF12 Register (Offset = 1B8h) [Reset = 000X000Xh]

MCUCNF12 is shown in [Figure 3-119](#) and described in [Table 3-141](#).

Return to the [Summary Table](#).

MCU Configuration: McBSP\_USB

**Figure 3-119. MCUCNF12 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED				RESERVED	RESERVED	USB_A	
R-0-0h				R-Xh	R-0-0h	R-Xh	
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					RESERVED	RESERVED	
R-0-0h					R-Xh	R-Xh	

**Table 3-141. MCUCNF12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	RESERVED	R-0	0h	Reserved
18	RESERVED	R	Xh	Reserved
17	RESERVED	R-0	0h	Reserved
16	USB_A	R	Xh	USB_A : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
15-2	RESERVED	R-0	0h	Reserved
1	RESERVED	R	Xh	Reserved
0	RESERVED	R	Xh	Reserved

### 3.16.9.36 MCUCNF14 Register (Offset = 1BCh) [Reset = 00000XXh]

MCUCNF14 is shown in [Figure 3-120](#) and described in [Table 3-142](#).

Return to the [Summary Table](#).

MCU Configuration: ADC

**Figure 3-120. MCUCNF14 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED			ADC_E	ADC_D	ADC_C	ADC_B	ADC_A
R-0-0h			R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-142. MCUCNF14 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-5	RESERVED	R-0	0h	Reserved
4	ADC_E	R	Xh	ADC_E : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
3	ADC_D	R	Xh	ADC_D : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
2	ADC_C	R	Xh	ADC_C : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
1	ADC_B	R	Xh	ADC_B : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
0	ADC_A	R	Xh	ADC_A : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn

### 3.16.9.37 MCUCNF16 Register (Offset = 1C0h) [Reset = 00000XXh]

MCUCNF16 is shown in [Figure 3-121](#) and described in [Table 3-143](#).

Return to the [Summary Table](#).

MCU Configuration: PGA

**Figure 3-121. MCUCNF16 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PGA3	PGA2	PGA1
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-143. MCUCNF16 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R	Xh	Reserved
6	RESERVED	R	Xh	Reserved
5	RESERVED	R	Xh	Reserved
4	RESERVED	R	Xh	Reserved
3	RESERVED	R	Xh	Reserved
2	PGA3	R	Xh	PGA3 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
1	PGA2	R	Xh	PGA2 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
0	PGA1	R	Xh	PGA1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn

### 3.16.9.38 MCUCNF18 Register (Offset = 1C4h) [Reset = 0000XXXh]

MCUCNF18 is shown in [Figure 3-122](#) and described in [Table 3-144](#).

Return to the [Summary Table](#).

MCU Configuration: Lx.1 SRAM Customization

**Figure 3-122. MCUCNF18 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED						LS9_1	LS8_1
R-0-0h						R-Xh	R-Xh
7	6	5	4	3	2	1	0
LS7_1	LS6_1	LS5_1	LS4_1	LS3_1	LS2_1	LS1_1	LS0_1
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-144. MCUCNF18 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R-0	0h	Reserved
9	LS9_1	R	Xh	LS9_1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
8	LS8_1	R	Xh	LS8_1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
7	LS7_1	R	Xh	LS7_1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
6	LS6_1	R	Xh	LS6_1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
5	LS5_1	R	Xh	LS5_1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
4	LS4_1	R	Xh	LS4_1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
3	LS3_1	R	Xh	LS3_1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn

**Table 3-144. MCUCNF18 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	LS2_1	R	Xh	LS2_1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
1	LS1_1	R	Xh	LS1_1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
0	LS0_1	R	Xh	LS0_1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn

### 3.16.9.39 MCUCNF20 Register (Offset = 1C8h) [Reset = 0000XXXh]

MCUCNF20 is shown in [Figure 3-123](#) and described in [Table 3-145](#).

Return to the [Summary Table](#).

MCU Configuration: GSx SRAM Customization

**Figure 3-123. MCUCNF20 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	GS3	GS2	GS1	GS0
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-145. MCUCNF20 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	RESERVED	R	Xh	Reserved
14	RESERVED	R	Xh	Reserved
13	RESERVED	R	Xh	Reserved
12	RESERVED	R	Xh	Reserved
11	RESERVED	R	Xh	Reserved
10	RESERVED	R	Xh	Reserved
9	RESERVED	R	Xh	Reserved
8	RESERVED	R	Xh	Reserved
7	RESERVED	R	Xh	Reserved
6	RESERVED	R	Xh	Reserved
5	RESERVED	R	Xh	Reserved
4	RESERVED	R	Xh	Reserved
3	GS3	R	Xh	GS3 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
2	GS2	R	Xh	GS2 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
1	GS1	R	Xh	GS1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn

**Table 3-145. MCUCNF20 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	GS0	R	Xh	GS0 : 0: Feature not present on the device 1: Feature present on the device Note: This applies to upper 8KB of GS0 only. Lower 8KB is always available and not affected by this bit value. Reset type: PORESETn



### 3.16.9.40 MCUCNF21 Register (Offset = 1CAh) [Reset = X0000000h]

MCUCNF21 is shown in [Figure 3-124](#) and described in [Table 3-146](#).

Return to the [Summary Table](#).

MCU Configuration: CLB

**Figure 3-124. MCUCNF21 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	CLB2	CLB1
R-0h				R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-146. MCUCNF21 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	RESERVED	R	Xh	Reserved
2	RESERVED	R	Xh	Reserved
1	CLB2	R	Xh	CLB2 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn
0	CLB1	R	Xh	CLB1 : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn

### 3.16.9.41 MCUCNF23 Register (Offset = 1CEh) [Reset = X000000h]

MCUCNF23 is shown in [Figure 3-125](#) and described in [Table 3-147](#).

Return to the [Summary Table](#).

MCU Configuration: LIN

**Figure 3-125. MCUCNF23 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	LIN_A
R-0h				R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-147. MCUCNF23 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	RESERVED	R	Xh	Reserved
2	RESERVED	R	Xh	Reserved
1	RESERVED	R	Xh	Reserved
0	LIN_A	R	Xh	LIN_A : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn

### 3.16.9.42 MCUCNF31 Register (Offset = 1DEh) [Reset = 00000XXh]

MCUCNF31 is shown in [Figure 3-126](#) and described in [Table 3-148](#).

Return to the [Summary Table](#).

MCU Configuration: Flash Bank0

**Figure 3-126. MCUCNF31 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
SECT127_112	SECT111_96	SECT95_80	SECT79_64	SECT63_48	SECT47_32	SECT31_16	SECT15_0
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-148. MCUCNF31 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	SECT127_112	R	Xh	Flash Bank-0: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
6	SECT111_96	R	Xh	Flash Bank-0: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
5	SECT95_80	R	Xh	Flash Bank-0: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
4	SECT79_64	R	Xh	Flash Bank-0: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
3	SECT63_48	R	Xh	Flash Bank-0: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
2	SECT47_32	R	Xh	Flash Bank-0: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
1	SECT31_16	R	Xh	Flash Bank-0: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

**Table 3-148. MCUCNF31 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	SECT15_0	R	Xh	Flash Bank-0: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

### 3.16.9.43 MCUCNF32 Register (Offset = 1E0h) [Reset = 00000XXh]

MCUCNF32 is shown in [Figure 3-127](#) and described in [Table 3-149](#).

Return to the [Summary Table](#).

MCU Configuration: Flash Bank1

**Figure 3-127. MCUCNF32 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
SECT127_112	SECT111_96	SECT95_80	SECT79_64	SECT63_48	SECT47_32	SECT31_16	SECT15_0
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-149. MCUCNF32 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	SECT127_112	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
6	SECT111_96	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
5	SECT95_80	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
4	SECT79_64	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
3	SECT63_48	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
2	SECT47_32	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
1	SECT31_16	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

**Table 3-149. MCUCNF32 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	SECT15_0	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

### 3.16.9.44 MCUCNF33 Register (Offset = 1E2h) [Reset = 00000XXh]

MCUCNF33 is shown in [Figure 3-128](#) and described in [Table 3-150](#).

Return to the [Summary Table](#).

MCU Configuration: Flash Bank2

**Figure 3-128. MCUCNF33 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
SECT127_112	SECT111_96	SECT95_80	SECT79_64	SECT63_48	SECT47_32	SECT31_16	SECT15_0
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-150. MCUCNF33 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	SECT127_112	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
6	SECT111_96	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
5	SECT95_80	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
4	SECT79_64	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
3	SECT63_48	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
2	SECT47_32	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
1	SECT31_16	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

**Table 3-150. MCUCNF33 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	SECT15_0	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn



### 3.16.9.45 MCUCNF34 Register (Offset = 1E4h) [Reset = 00000XXh]

MCUCNF34 is shown in [Figure 3-129](#) and described in [Table 3-151](#).

Return to the [Summary Table](#).

MCU Configuration: Flash Bank3

**Figure 3-129. MCUCNF34 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
SECT127_112	SECT111_96	SECT95_80	SECT79_64	SECT63_48	SECT47_32	SECT31_16	SECT15_0
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-151. MCUCNF34 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	SECT127_112	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
6	SECT111_96	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
5	SECT95_80	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
4	SECT79_64	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
3	SECT63_48	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
2	SECT47_32	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
1	SECT31_16	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

**Table 3-151. MCUCNF34 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	SECT15_0	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

### 3.16.9.46 MCUCNF35 Register (Offset = 1E6h) [Reset = 00000XXh]

MCUCNF35 is shown in [Figure 3-130](#) and described in [Table 3-152](#).

Return to the [Summary Table](#).

MCU Configuration: Flash Bank4

**Figure 3-130. MCUCNF35 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	SECT31_16	SECT15_0
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-152. MCUCNF35 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R	Xh	Reserved
6	RESERVED	R	Xh	Reserved
5	RESERVED	R	Xh	Reserved
4	RESERVED	R	Xh	Reserved
3	RESERVED	R	Xh	Reserved
2	RESERVED	R	Xh	Reserved
1	SECT31_16	R	Xh	Flash Bank-4: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
0	SECT15_0	R	Xh	Flash Bank-4: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

### 3.16.9.47 MCUCNFLOCK Register (Offset = 1F8h) [Reset = 0000000h]

MCUCNFLOCK is shown in [Figure 3-131](#) and described in [Table 3-153](#).

Return to the [Summary Table](#).

Lock bit for MCUCNFx registers

The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

Note:

Any SOnce bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

**Figure 3-131. MCUCNFLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							MCUCNFLOCK
R-0-0h							R/WOnce-0h

**Table 3-153. MCUCNFLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	MCUCNFLOCK	R/WOnce	0h	Lock bit for all MCUCNF registers: 0: Registers are not locked 1: Register are locked Reset type: CPU1.SYSRSn

### 3.16.10 CLK\_CFG\_REGS Registers

Table 3-154 lists the memory-mapped registers for the CLK\_CFG\_REGS registers. All register offset addresses not listed in Table 3-154 should be considered as reserved locations and the register contents should not be modified.

**Table 3-154. CLK\_CFG\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
2h	CLKCFGLOCK1	Lock bit for CLKCFG registers	EALLOW	<a href="#">Go</a>
8h	CLKSRCCTL1	Clock Source Control register-1	EALLOW	<a href="#">Go</a>
Ah	CLKSRCCTL2	Clock Source Control register-2	EALLOW	<a href="#">Go</a>
Ch	CLKSRCCTL3	Clock Source Control register-3	EALLOW	<a href="#">Go</a>
Eh	SYSPLLCTL1	SYSPLL Control register-1	EALLOW	<a href="#">Go</a>
14h	SYSPLLMULT	SYSPLL Multiplier register	EALLOW	<a href="#">Go</a>
16h	SYSPLLSTS	SYSPLL Status register		<a href="#">Go</a>
22h	SYSCLKDIVSEL	System Clock Divider Select register	EALLOW	<a href="#">Go</a>
24h	AUXCLKDIVSEL	Auxillary Clock Divider Select register	EALLOW	<a href="#">Go</a>
26h	PERCLKDIVSEL	Peripheral Clock Divider Select register	EALLOW	<a href="#">Go</a>
28h	XCLKOUTDIVSEL	XCLKOUT Divider Select register	EALLOW	<a href="#">Go</a>
2Ah	CLBCLKCTL	CLB Clocking Control Register	EALLOW	<a href="#">Go</a>
2Ch	LOSPCP	Low Speed Clock Source Prescalar	EALLOW	<a href="#">Go</a>
2Eh	MDCDR	Missing Clock Detect Control Register	EALLOW	<a href="#">Go</a>
30h	X1CNT	10-bit Counter on X1 Clock		<a href="#">Go</a>
32h	XTALCR	XTAL Control Register	EALLOW	<a href="#">Go</a>
3Ah	XTALCR2	XTAL Control Register for pad init	EALLOW	<a href="#">Go</a>
3Ch	CLKFAILCFG	Clock Fail cause Configuration	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-155 shows the codes that are used for access types in this section.

**Table 3-155. CLK\_CFG\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W1C	Write 1 to clear
W1S	W1S	Write 1 to set
WSonce	WSonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		

**Table 3-155. CLK\_CFG\_REGS Access Type Codes (continued)**

Access Type	Code	Description
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.16.10.1 CLKCFGLOCK1 Register (Offset = 2h) [Reset = 0000000h]

CLKCFGLOCK1 is shown in [Figure 3-132](#) and described in [Table 3-156](#).

Return to the [Summary Table](#).

Lock bit for CLKCFG registers

Notes:

[1] Any bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

[2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

**Figure 3-132. CLKCFGLOCK1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						EXTRFLTDET	XTALCR
R-0-0h						R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
LOSPCP	CLBCLKCTL	PERCLKDIVSEL	AUXCLKDIVSEL	SYSCLKDIVSEL	RESERVED	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R-0-0h	R-0-0h
7	6	5	4	3	2	1	0
RESERVED	SYSPLLMULT	RESERVED	RESERVED	SYSPLLCTL1	CLKSRCCTL3	CLKSRCCTL2	CLKSRCCTL1
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-156. CLKCFGLOCK1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	EXTRFLTDET	R/WOnce	0h	Lock bit for EXTRFLTDET register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
16	XTALCR	R/WOnce	0h	Common Lock bit for XTALCR & XTAL CR2 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
15	LOSPCP	R/WOnce	0h	Lock bit for LOSPCP register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
14	CLBCLKCTL	R/WOnce	0h	Lock bit for CLBCLKCTL register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
13	PERCLKDIVSEL	R/WOnce	0h	Lock bit for PERCLKDIVSEL register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
12	AUXCLKDIVSEL	R/WOnce	0h	Lock bit for AUXCLKDIVSEL register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn

**Table 3-156. CLKCFGLOCK1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	SYCLKDIVSEL	R/WOnce	0h	Lock bit for SYCLKDIVSEL register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
10	RESERVED	R/WOnce	0h	Reserved
9	RESERVED	R-0	0h	Reserved
8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/WOnce	0h	Reserved
6	SYSPLLMULT	R/WOnce	0h	Lock bit for SYSPLLMULT register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
5	RESERVED	R/WOnce	0h	Reserved
4	RESERVED	R/WOnce	0h	Reserved
3	SYSPLLCTL1	R/WOnce	0h	Lock bit for SYSPLLCTL1 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
2	CLKSRCCTL3	R/WOnce	0h	Lock bit for CLKSRCCTL3 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
1	CLKSRCCTL2	R/WOnce	0h	Lock bit for CLKSRCCTL2 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
0	CLKSRCCTL1	R/WOnce	0h	Lock bit for CLKSRCCTL1 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn



### 3.16.10.2 CLKSRCCTL1 Register (Offset = 8h) [Reset = 0000000h]

CLKSRCCTL1 is shown in [Figure 3-133](#) and described in [Table 3-157](#).

Return to the [Summary Table](#).

Clock Source Control register-1

**Figure 3-133. CLKSRCCTL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							RESERVED
R-0-0h							R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	WDHALTI	RESERVED	RESERVED	RESERVED	OSCCLKSRCSEL	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0-0h	R/W-0h	

**Table 3-157. CLKSRCCTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-9	RESERVED	R-0	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	WDHALTI	R/W	0h	Watchdog HALT Mode Ignore Bit: This bit determines if WD is functional in the HALT mode or not. 0 = WD is not functional in the HALT mode. Clock to WD is gated when system enters HALT mode. 1 = WD is functional in the HALT mode. Clock to WD is not gated Reset type: XRSn
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R-0	0h	Reserved

**Table 3-157. CLKSRCCTL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	OSCCLKSRCSEL	R/W	0h	<p>Oscillator Clock Source Select Bit: This bit selects the source for OSCCLK.</p> <p>00 = INTOSC2 (default on reset)                      01 = External Oscillator (XTAL)                      10 = INTOSC1                      11 = reserved (default to INTOSC1)</p> <p>At power-up or after an XRSn, INTOSC2 is selected by default. Whenever the user changes the clock source using these bits, the SYSPLLMULT[13:0] register will be forced to zero and the PLL will be bypassed and powered down. This prevents potential PLL overshoot. The user will then have to write to the SYSPLLMULT register to configure the appropriate multiplier.</p> <p>The user must wait 10 OSCCLK cycles before writing to SYSPLLMULT or disabling the previous clock source to allow the change to complete..</p> <p>Notes:                      [1] INTOSC1 is recommended to be used only after missing clock detection. If user wants to re-lock the PLL with INTOSC1 (the back-up clock source) after missing clock is detected, he can do a MCLKCLR and lock the PLL.</p> <p>Reset type: XRSn</p>

### 3.16.10.3 CLKSRCCTL2 Register (Offset = Ah) [Reset = 0000000h]

CLKSRCCTL2 is shown in [Figure 3-134](#) and described in [Table 3-158](#).

Return to the [Summary Table](#).

Clock Source Control register-2

**Figure 3-134. CLKSRCCTL2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	
R-0-0h						R/W-0h	
15	14	13	12	11	10	9	8
RESERVED		MCANBBCLKSEL		MCANABCLKSEL		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-158. CLKSRCCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	MCANBBCLKSEL	R/W	0h	MCAN Bit Clock Source Select Bit: 00 = CPU1SYSCLK 01 = AUXPLLCLK (Reserved) 10 = AUXCLKIN 11 = PLLRAWCLK Missing clock detect circuit doesnt have any impact on these bits. Note: This bit is applicable only for Topoauto Reset type: XRSn
11-10	MCANABCLKSEL	R/W	0h	MCAN Bit Clock Source Select Bit: 00 = CPU1SYSCLK 01 = AUXPLLCLK (Reserved) 10 = AUXCLKIN 11 = PLLRAWCLK Missing clock detect circuit doesnt have any impact on these bits. Reset type: XRSn
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	RESERVED	R/W	0h	Reserved
3-2	RESERVED	R/W	0h	Reserved
1-0	RESERVED	R/W	0h	Reserved

### 3.16.10.4 CLKSRCCTL3 Register (Offset = Ch) [Reset = 0000000h]

CLKSRCCTL3 is shown in [Figure 3-135](#) and described in [Table 3-159](#).

Return to the [Summary Table](#).

Clock Source Control register-3

**Figure 3-135. CLKSRCCTL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												XCLKOUTSEL			
R-0-0h												R/W-0h			

**Table 3-159. CLKSRCCTL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3-0	XCLKOUTSEL	R/W	0h	XCLKOUT Source Select Bit: This bit selects the source for XCLKOUT: 0000 = PLLSYSCLK (default on reset) 0001 = PLLCLK 0010 = SYSCLK 0101 = INTOSC1 0110 = INTOSC2 0111 = XTAL OSC o/p clock 1001 = PUMPOSC (from no-wrapper) 1010 = SYSAPLL.CLK_AUX 1100 = SYSPLL.CLKOUT Rest = Reserved Reset type: SYSRSn

### 3.16.10.5 SYSPLLCTL1 Register (Offset = Eh) [Reset = 0000000h]

SYSPLLCTL1 is shown in [Figure 3-136](#) and described in [Table 3-160](#).

Return to the [Summary Table](#).

SYSPLL Control register-1

**Figure 3-136. SYSPLLCTL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	PLLCLKEN	PLLEN
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-160. SYSPLLCTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	PLLCLKEN	R/W	0h	SYSPLL bypassed or included in the PLLSYSCLK path: This bit decides if the SYSPLL is bypassed when PLLSYSCLK is generated 1 = PLLSYSCLK is fed from the SYSPLL clock output. Users need to make sure that the PLL is locked before enabling this clock to the system. 0 = SYSPLL is bypassed. Clock to system is direct feed from OSCCLK Reset type: XRSn
0	PLLEN	R/W	0h	SYSPLL enabled or disabled: This bit decides if the SYSPLL is enabled or not 1 = SYSPLL is enabled 0 = SYSPLL is powered off. Clock to system is direct feed from OSCCLK Reset type: XRSn

### 3.16.10.6 SYSPLLMULT Register (Offset = 14h) [Reset = 0000000h]

SYSPLLMULT is shown in [Figure 3-137](#) and described in [Table 3-161](#).

Return to the [Summary Table](#).

SYSPLL Multiplier register

NOTE: FMULT and IMULT fields must be written at the same time for correct PLL operation.

**Figure 3-137. SYSPLLMULT Register**

31	30	29	28	27	26	25	24
RESERVED				REFDIV			
R-0-0h				R/W-0h			
23	22	21	20	19	18	17	16
RESERVED				ODIV			
R-0-0h				R/W-0h			
15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED		RESERVED	
R-0-0h		R/W-0h		R-0-0h		R/W-0h	
7	6	5	4	3	2	1	0
IMULT							
R/W-0h							

**Table 3-161. SYSPLLMULT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-29	RESERVED	R-0	0h	Reserved
28-24	REFDIV	R/W	0h	SYSPLL Reference Clock Divider PLL Reference Divider = REFDIV + 1 Reset type: XRSn
23-21	RESERVED	R-0	0h	Reserved
20-16	ODIV	R/W	0h	SYSPLL Output Clock Divider PLL Output Divider = ODIV + 1 Reset type: XRSn
15-14	RESERVED	R-0	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R-0	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-0	IMULT	R/W	0h	SYSPLL Integer Multiplier: For 0000000 Fout = Fref (PLLBYPASS) Integer Multiplier = 1 0000001 Integer Multiplier = 1 0000010 Integer Multiplier = 2 0000011 Integer Multiplier = 3 ..... 1111111 Integer Multiplier = 127 Note for APLL Multiplier values from 0-3 are invalid, internally those will be treated to 4. Reset type: XRSn

### 3.16.10.7 SYSPLLSTS Register (Offset = 16h) [Reset = 0000030h]

SYSPLLSTS is shown in [Figure 3-138](#) and described in [Table 3-162](#).

Return to the [Summary Table](#).

SYSPLL Status register

**Figure 3-138. SYSPLLSTS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	REF_LOSTS	RESERVED	SLIPS_NOTSU PPORTED	LOCKS
R-0-0h		R-1h	R-1h	W1C-0h	R-0h	R-0h	R-0h

**Table 3-162. SYSPLLSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	RESERVED	R	1h	Reserved
4	RESERVED	R	1h	Reserved
3	REF_LOSTS	W1C	0h	SYSPLL 'Reference Lost' Status Bit: This bit indicates whether the SYSPLL is out of lock range 0 = 'Reference Lost' event has not occurred. 1 = 'Reference Lost' event has occurred. Reset type: XRSn
2	RESERVED	R	0h	Reserved
1	SLIPS_NOTSUPPORTED	R	0h	RESERVED: This bit is reserved and the value read should be ignored. TI recommends using DCC to evaluate SYSPLL Slip status. Refer to InitSysPll() or SysCtl_setClock() functions inside the latest example software from C2000Ware for checking SYSPLL Slip status using DCC. Reset type: XRSn
0	LOCKS	R	0h	SYSPLL Lock Status Bit: This bit indicates whether the SYSPLL is locked or not 0 = SYSPLL is not yet locked 1 = SYSPLL is locked Reset type: XRSn

### 3.16.10.8 SYSCCLKDIVSEL Register (Offset = 22h) [Reset = 0000000h]

SYSCCLKDIVSEL is shown in [Figure 3-139](#) and described in [Table 3-163](#).

Return to the [Summary Table](#).

System Clock Divider Select register

**Figure 3-139. SYSCCLKDIVSEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							PLLSYSCCLKDIV_LSB
R-0-0h							R/W-0h
7	6	5	4	3	2	1	0
RESERVED			PLLSYSCCLKDIV				
R-0-0h			R/W-0h				

**Table 3-163. SYSCCLKDIVSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-9	RESERVED	R-0	0h	Reserved
8	PLLSYSCCLKDIV_LSB	R/W	0h	This bit is LSB of the Divider that when set allows the ODD divisions such that the divider value is {PLLSYSCCLKDIV,PLLSYSCCLKDIV_LSB}. E.g. if PLLSYSCCLKDIV=0x1, and PLLSYSCCLKDIV_LSB=0 then divider of 2 is used else in case PLLSYSCCLKDIV_LSB=1 then divider value is 3. Reset type: XRSn
7-6	RESERVED	R-0	0h	Reserved
5-0	PLLSYSCCLKDIV	R/W	0h	PLLSYSCCLK Divide Select: This bit selects the divider setting for the PLLSYSCCLK. 000000 = /1 000001 = /2 000010 = /4 000011 = /6 000100 = /8 ..... 111111 = /126 The minimum value of this divider is 2 when PLL is enabled. Reset type: XRSn



### 3.16.10.9 AUXCLKDIVSEL Register (Offset = 24h) [Reset = 00027301h]

AUXCLKDIVSEL is shown in [Figure 3-140](#) and described in [Table 3-164](#).

Return to the [Summary Table](#).

Auxillary Clock Divider Select register

**Figure 3-140. AUXCLKDIVSEL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED													MCANBCLKDIV		
R-0-0h													R/W-13h		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MCANBCLKDIV			MCANACLKDIV				RESERVED				RESERVED				
R/W-13h			R/W-13h				R-0-0h				R/W-1h				

**Table 3-164. AUXCLKDIVSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17-13	MCANBCLKDIV	R/W	13h	00000 = /1 00001 = /2 ... 10010 = /19 10011 = /20 101xx = Rsvd 11xxx = Rsvd Reset type: XRSn
12-8	MCANACLKDIV	R/W	13h	00000 = /1 00001 = /2 ... 10010 = /19 10011 = /20 101xx = Rsvd 11xxx = Rsvd Reset type: XRSn
7-3	RESERVED	R-0	0h	Reserved
2-0	RESERVED	R/W	1h	Reserved

### 3.16.10.10 PERCLKDIVSEL Register (Offset = 26h) [Reset = 000104D0h]

PERCLKDIVSEL is shown in [Figure 3-141](#) and described in [Table 3-165](#).

Return to the [Summary Table](#).

Peripheral Clock Divider Select register

**Figure 3-141. PERCLKDIVSEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							NPUCLKDIV
R-0-0h							R/W-1h
15	14	13	12	11	10	9	8
LINACLKDIV						USBCLKDIV	
R/W-1h						R/W-1h	
7	6	5	4	3	2	1	0
USBCLKDIV	RESERVED	RESERVED	RESERVED	RESERVED		RESERVED	
R/W-1h	R/W-1h	R-0-0h	R/W-1h	R/W-0h		R/W-0h	

**Table 3-165. PERCLKDIVSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	RESERVED	R-0	0h	Reserved
16	NPUCLKDIV	R/W	1h	NPU Clock Divide Select: This bit selects whether the NPU module run with a /1 or /2 clock. 0: /1 of SYSCLK is selected 1: /2 of SYSCLK is selected Reset type: SYSRSn
15-10	LINACLKDIV	R/W	1h	LINA Clock Divide Select: This bit selects whether the LINA module run with a /1, /2, or /4 clock. 00: /1 of SYSCLK is selected 01: /2 of SYSCLK is selected 10: /4 of SYSCLK is selected 11: Reserved Reset type: SYSRSn
9-7	USBCLKDIV	R/W	1h	USB Clock Divide select. 000: /1 001: /2 010: /3 011: /4 100: /5 101: /6 110: /7 111: /8 Reset type: SYSRSn
6	RESERVED	R/W	1h	Reserved
5	RESERVED	R-0	0h	Reserved
4	RESERVED	R/W	1h	Reserved
3-2	RESERVED	R/W	0h	Reserved
1-0	RESERVED	R/W	0h	Reserved

### 3.16.10.11 XCLKOUTDIVSEL Register (Offset = 28h) [Reset = 0000003h]

XCLKOUTDIVSEL is shown in [Figure 3-142](#) and described in [Table 3-166](#).

Return to the [Summary Table](#).

XCLKOUT Divider Select register

**Figure 3-142. XCLKOUTDIVSEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						XCLKOUTDIV	
R-0-0h						R/W-3h	

**Table 3-166. XCLKOUTDIVSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1-0	XCLKOUTDIV	R/W	3h	XCLKOUT Divide Select: This bit selects the divider setting for the XCLKOUT. 00 = /1 01 = /2 10 = /4 11 = /8 (default on reset) Reset type: SYSRSn

### 3.16.10.12 CLBCLKCTL Register (Offset = 2Ah) [Reset = 0000007h]

CLBCLKCTL is shown in [Figure 3-143](#) and described in [Table 3-167](#).

Return to the [Summary Table](#).

CLB Clocking Control Register

**Figure 3-143. CLBCLKCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	CLKMODECLB 2	CLKMODECLB 1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED			TILECLKDIV	RESERVED	CLBCLKDIV		
R-0-0h			R/W-0h	R-0-0h	R/W-7h		

**Table 3-167. CLBCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R-0	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	CLKMODECLB2	R/W	0h	0 : CLB2 is synchronous to SYSCLK 1 : CLB2 runs of asynchronous clock Reset type: SYSRSn
16	CLKMODECLB1	R/W	0h	0 : CLB1 is synchronous to SYSCLK 1 : CLB1 runs of asynchronous clock Reset type: SYSRSn
15-5	RESERVED	R-0	0h	Reserved
4	TILECLKDIV	R/W	0h	0: /1 1: /2 Reset type: SYSRSn
3	RESERVED	R-0	0h	Reserved
2-0	CLBCLKDIV	R/W	7h	000: /1 001: /2 010: /3 011: /4 100: /5 101: /6 110: /7 111: /8 Reset type: SYSRSn

### 3.16.10.13 LOSPCP Register (Offset = 2Ch) [Reset = 0000002h]

LOSPCP is shown in [Figure 3-144](#) and described in [Table 3-168](#).

Return to the [Summary Table](#).

Low Speed Clock Source Prescaler

**Figure 3-144. LOSPCP Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													LSPCLKDIV		
R-0-0h													R/W-2h		

**Table 3-168. LOSPCP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2-0	LSPCLKDIV	R/W	2h	These bits configure the low-speed peripheral clock (LSPCLK) rate 000,LSPCLK = / 1 001,LSPCLK = / 2 010,LSPCLK = / 4 (default on reset) 011,LSPCLK = / 6 100,LSPCLK = / 8 101,LSPCLK = / 10 110,LSPCLK = / 12 111,LSPCLK = / 14 Note: [1] This clock is used as strobe for the SCI and SPI modules. Reset type: SYSRSn

### 3.16.10.14 MCDCCR Register (Offset = 2Eh) [Reset = 00006000h]

MCDCCR is shown in [Figure 3-145](#) and described in [Table 3-169](#).

Return to the [Summary Table](#).

Missing Clock Detect Control Register

**Figure 3-145. MCDCCR Register**

31								30								29								28								27								26								25								24							
RESERVED																																																															
R-0-0h																																																															
23								22								21								20								19								18								17								16							
RESERVED																																																															
R-0-0h																																																															
15								14								13								12								11								10								9								8							
RESERVED								RESERVED								RESERVED								RESERVED								RESERVED								RESERVED								RESERVED															
R-0-0h								R/W-1h								R/W-1h								R/W-0h								R-0/W1S-0h								R-0h								R/W-0h								R-0/W1S-0h							
7								6								5								4								3								2								1								0							
RESERVED								SYSREF_LOST_MCD_EN								SYSREF_LOST_SCLR								SYSREF_LOSTS								OSCOFF								MCLKOFF								MCLKCLR								MCLKSTS							
R-0h								R/W-0h								R-0/W1S-0h								R-0h								R/W-0h								R/W-0h								R-0/W1S-0h								R-0h							

**Table 3-169. MCDCCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R-0	0h	Reserved
14	RESERVED	R/W	1h	Reserved
13	RESERVED	R/W	1h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R	0h	Reserved
6	SYSREF_LOST_MCD_EN	R/W	0h	Control to add 'PLL reference clock lost' as cause for MCD 0 = 'PLL reference clock Lost' does not affect MCD. 1 = Upon 'PLL reference clock Lost' MCD is asserted. Reset type: XRSn
5	SYSREF_LOSTSCLR	R-0/W1S	0h	Clears the REF_LOST_STS from PLLSTS which is root for MCD trigger. 0 = No effect on present state of the REF_LOST_STS 1 = Clears the REF_LOST_STS bit to '0'. Bit clears itself after clear pulse to REF_LOST_STS. Read always gives '0'. Reset type: XRSn
4	SYSREF_LOSTS	R	0h	SYSPLL 'Reference Lost' Status Bit: This bit indicates whether the SYSPLL is out of lock range 0 = 'Reference Lost' event has not occurred. 1 = 'Reference Lost' event has occurred. Reset type: XRSn
3	OSCOFF	R/W	0h	Oscillator Clock Disconnect from MCD Bit: 0 = OSCCLK Connected to OSCCLK Counter in MCD module 1 = OSCCLK Disconnected to OSCCLK Counter in MCD module Reset type: XRSn

**Table 3-169. MCDCCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	MCLKOFF	R/W	0h	Missing Clock Detect Off Bit: 0 = Missing Clock Detect Circuit Enabled 1 = Missing Clock Detect Circuit Disabled Reset type: XRSn
1	MCLKCLR	R-0/W1S	0h	Missing Clock Clear Bit: Write 1' to this bit to clear MCLKSTS bit and reset the missing clock detect circuit.' Reset type: XRSn
0	MCLKSTS	R	0h	Missing Clock Status Bit: 0 = OSCCLK Is OK 1 = OSCCLK Detected Missing, CLOCKFAILn Generated Reset type: XRSn

### 3.16.10.15 X1CNT Register (Offset = 30h) [Reset = 0000000h]

X1CNT is shown in [Figure 3-146](#) and described in [Table 3-170](#).

Return to the [Summary Table](#).

10-bit Counter on X1 Clock

**Figure 3-146. X1CNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															CLR
R-0-0h															R-0/ W1C-0 h
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED					X1CNT										
R-0-0h					R-0h										

**Table 3-170. X1CNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	RESERVED	R-0	0h	Reserved
16	CLR	R-0/W1C	0h	X1 Counter clear: A write of '1' to this bit field clears the X1CNT and makes it count from 0x0 again (provided X1 clock is ticking). Writes of '0' are ignore to this bit field Reset type: XRSn
15-11	RESERVED	R-0	0h	Reserved
10-0	X1CNT	R	0h	X1 Counter: - This counter increments on every X1 CLOCKS positive-edge. - Once it reaches the values of 0x7ff, it freezes - Before switching from INTOSC2 to X1, application must check this counter and make sure that it has saturated. This will ensure that the Crystal connected to X1/X2 is oscillating. Reset type: XRSn



### 3.16.10.16 XTALCR Register (Offset = 32h) [Reset = 0000005h]

XTALCR is shown in [Figure 3-147](#) and described in [Table 3-171](#).

Return to the [Summary Table](#).

XTAL Control Register

**Figure 3-147. XTALCR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED		SE	OSCOFF
R-0-0h				R/W-1h		R/W-0h	R/W-1h

**Table 3-171. XTALCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	RESERVED	R/W	1h	Reserved
1	SE	R/W	0h	Configures XTAL oscillator in single-ended or Crystal mode when XTAL oscillator is powered up(i.e. OSCOFF = 0) 0 XTAL oscillator in Crystal mode 1 XTAL oscillator in single-ended mode (through X1) Reset type: XRSn
0	OSCOFF	R/W	1h	This bit if '1', powers-down the XTAL oscillator macro and hence doesn't let X2 to be driven by the XTAL oscillator. If a crystal is connected to X1/X2, user needs to first clear this bit, wait for the oscillator to power up (using X1CNT) and then only switch the clock source to X1/X2 Reset type: XRSn

### 3.16.10.17 XTALCR2 Register (Offset = 3Ah) [Reset = 0000003h]

XTALCR2 is shown in [Figure 3-148](#) and described in [Table 3-172](#).

Return to the [Summary Table](#).

XTAL Control Register for pad init

**Figure 3-148. XTALCR2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R/W-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													FEN	XOF	XIF
R-0-0h													R/W-0h R/W-1h R/W-1h		

**Table 3-172. XTALCR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R/W	0h	Reserved
15-3	RESERVED	R-0	0h	Reserved
2	FEN	R/W	0h	Configures XTAL oscillator pad initialisation. 0 : XOSC pads are not driven through GPIO connection. 1 : XOSC pads are driven through connected GPIO as per XIF & XOF values. This register has effect only when XOSC is OFF (no SE , no XTAL mode). If this register is set during XOSC off state (XOSCOFF=1 & SE=0) then upon change of these controls this bit gets reset and rearmed. Reset type: XRSn
1	XOF	R/W	1h	Polarity selection to initialise XO /X2 pad of the XOSC before start-up This value shall be deposited on the pad before XOSC started (XOSCOFF=1) If FEN=0 or XOSC is in XTAL or SE mode then this value will not be applied to the pad. Reset type: XRSn
0	XIF	R/W	1h	Polarity selection to initialise XI /X1 pad of the XOSC before start-up This value shall be deposited on the pad before XOSC started (XOSCOFF=1) If FEN=0 or XOSC is in XTAL or SE mode then this value will not be applied to the pad. Reset type: XRSn

### 3.16.10.18 CLKFAILCFG Register (Offset = 3Ch) [Reset = 0000000h]

CLKFAILCFG is shown in [Figure 3-149](#) and described in [Table 3-173](#).

Return to the [Summary Table](#).

Clock Fail cause Configuration

**Figure 3-149. CLKFAILCFG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						DCC1_ERROR_EN	DCC0_ERROR_EN
R-0-0h						R/W-0h	R/W-0h

**Table 3-173. CLKFAILCFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	DCC1_ERROR_EN	R/W	0h	This field enables DCC1 Error to cause the clock-fail NMI to get asserted. 0 : DCC1 Error does not affect Clock fail NMI 1: Occurrence of DCC1 Error triggers Clock fail NMI assertion and ERROR pin assertion. Reset type: XRSn
0	DCC0_ERROR_EN	R/W	0h	This field enables DCC0 Error to cause the clock-fail NMI to get asserted. 0 : DCC0 Error does not affect Clock fail NMI 1: Occurrence of DCC0 Error triggers Clock fail NMI assertion and ERROR pin assertion. Reset type: XRSn

### 3.16.11 CPU\_SYS\_REGS Registers

Table 3-174 lists the memory-mapped registers for the CPU\_SYS\_REGS registers. All register offset addresses not listed in Table 3-174 should be considered as reserved locations and the register contents should not be modified.

**Table 3-174. CPU\_SYS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CPUSYSLOCK1	Lock bit for CPUSYS registers	EALLOW	<a href="#">Go</a>
2h	CPUSYSLOCK2	Lock bit for CPUSYS registers	EALLOW	<a href="#">Go</a>
Ah	PIEVERRADDR	PIE Vector Fetch Error Address register	EALLOW	<a href="#">Go</a>
22h	PCLKCR0	Peripheral Clock Gating Registers	EALLOW	<a href="#">Go</a>
26h	PCLKCR2	Peripheral Clock Gating Register - ETPWM	EALLOW	<a href="#">Go</a>
28h	PCLKCR3	Peripheral Clock Gating Register - ECAP	EALLOW	<a href="#">Go</a>
2Ah	PCLKCR4	Peripheral Clock Gating Register - EQEP	EALLOW	<a href="#">Go</a>
30h	PCLKCR7	Peripheral Clock Gating Register - SCI	EALLOW	<a href="#">Go</a>
32h	PCLKCR8	Peripheral Clock Gating Register - SPI	EALLOW	<a href="#">Go</a>
34h	PCLKCR9	Peripheral Clock Gating Register - I2C	EALLOW	<a href="#">Go</a>
36h	PCLKCR10	Peripheral Clock Gating Register - CAN	EALLOW	<a href="#">Go</a>
38h	PCLKCR11	Peripheral Clock Gating Register - McBSP_USB	EALLOW	<a href="#">Go</a>
3Ah	PCLKCR12	Peripheral Clock Gating Register - Upp	EALLOW	<a href="#">Go</a>
3Ch	PCLKCR13	Peripheral Clock Gating Register - ADC	EALLOW	<a href="#">Go</a>
3Eh	PCLKCR14	Peripheral Clock Gating Register - CMPSS	EALLOW	<a href="#">Go</a>
40h	PCLKCR15	Peripheral Clock Gating Register - PGA	EALLOW	<a href="#">Go</a>
42h	PCLKCR16	Peripheral Clock Gating Register Buf_DAC	EALLOW	<a href="#">Go</a>
44h	PCLKCR17	Peripheral Clock Gating Register - CLB	EALLOW	<a href="#">Go</a>
46h	PCLKCR18	Peripheral Clock Gating Register - FSI	EALLOW	<a href="#">Go</a>
48h	PCLKCR19	Peripheral Clock Gating Register - LIN	EALLOW	<a href="#">Go</a>
4Ah	PCLKCR20	Peripheral Clock Gating Register - PMBUS	EALLOW	<a href="#">Go</a>
4Ch	PCLKCR21	Peripheral Clock Gating Register - DCC	EALLOW	<a href="#">Go</a>
56h	PCLKCR26	Peripheral Clock Gating Register - AES	EALLOW	<a href="#">Go</a>
58h	PCLKCR27	Peripheral Clock Gating Register - EPG	EALLOW	<a href="#">Go</a>
70h	SIMRESET	Simulated Reset Register		<a href="#">Go</a>
76h	LPMCR	LPM Control Register	EALLOW	<a href="#">Go</a>
78h	GPIO_LPMSEL0	GPIO LPM Wakeup select registers	EALLOW	<a href="#">Go</a>
7Ah	GPIO_LPMSEL1	GPIO LPM Wakeup select registers	EALLOW	<a href="#">Go</a>
7Ch	TMR2CLKCTL	Timer2 Clock Measurement functionality control register	EALLOW	<a href="#">Go</a>
7Eh	RESCCLR	Reset Cause Clear Register		<a href="#">Go</a>
80h	RESC	Reset Cause register		<a href="#">Go</a>
84h	CMPSSLPMSEL	CMPSS LPM Wakeup select registers	EALLOW	<a href="#">Go</a>
90h	MCANRAMACC	MCAN RAM access control Register	EALLOW	<a href="#">Go</a>
98h	MCANWAKESTATUS	MCAN Wake Status Register		<a href="#">Go</a>
9Ah	MCANWAKESTATUSCLR	MCAN Wake Status Clear Register		<a href="#">Go</a>
9Ch	CLKSTOPREQ	Peripheral Clock Stop Request Register		<a href="#">Go</a>
9Eh	CLKSTOPACK	Peripheral Clock Stop Acknowledge Register		<a href="#">Go</a>
A0h	USER_REG1_SYRSn	Software Configurable registers reset by SYRSn		<a href="#">Go</a>
A2h	USER_REG2_SYRSn	Software Configurable registers reset by SYRSn		<a href="#">Go</a>
A4h	USER_REG1_XRSn	Software Configurable registers reset by XRSn		<a href="#">Go</a>

**Table 3-174. CPU\_SYS\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
A6h	USER_REG2_XRSn	Software Configurable registers reset by XRSn		<a href="#">Go</a>
A8h	USER_REG1_PORESETn	Software Configurable registers reset by PORESETn		<a href="#">Go</a>
AAh	USER_REG2_PORESETn	Software Configurable registers reset by PORESETn		<a href="#">Go</a>
ACh	USER_REG3_PORESETn	Software Configurable registers reset by PORESETn		<a href="#">Go</a>
A Eh	USER_REG4_PORESETn	Software Configurable registers reset by PORESETn		<a href="#">Go</a>
B0h	JTAG_MMR_REG	Readback of JTAG registers for test purpose		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 3-175](#) shows the codes that are used for access types in this section.

**Table 3-175. CPU\_SYS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W1C	Write 1 to clear
W1S	W1S	Write 1 to set
WSonce	WSonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.16.11.1 CPUSYSLOCK1 Register (Offset = 0h) [Reset = 0000000h]

CPUSYSLOCK1 is shown in [Figure 3-150](#) and described in [Table 3-176](#).

Return to the [Summary Table](#).

Lock bit for CPUSYS registers

Notes:

[1] Any bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

[2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

**Figure 3-150. CPUSYSLOCK1 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	PCLKCR22	PCLKCR21	PCLKCR20	PCLKCR19	PCLKCR18	PCLKCR17
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
GPIOLPMSEL1	GPIOLPMSEL0	LPMCR	RESERVED	PCLKCR16	PCLKCR15	PCLKCR14	PCLKCR13
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
PCLKCR12	PCLKCR11	PCLKCR10	PCLKCR9	PCLKCR8	PCLKCR7	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
PCLKCR4	PCLKCR3	PCLKCR2	RESERVED	PCLKCR0	PIEVERRADDR	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-176. CPUSYSLOCK1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/WOnce	0h	Reserved
30	RESERVED	R/WOnce	0h	Reserved
29	PCLKCR22	R/WOnce	0h	Lock bit for PCLKCR22 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
28	PCLKCR21	R/WOnce	0h	Lock bit for PCLKCR21 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
27	PCLKCR20	R/WOnce	0h	Lock bit for PCLKCR20 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
26	PCLKCR19	R/WOnce	0h	Lock bit for PCLKCR19 Register: 0: Respective register is not locked 1: Respective register is locked. Note: This bit is applicable only for Topoauto Reset type: SYSRSn
25	PCLKCR18	R/WOnce	0h	Lock bit for PCLKCR18 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn

**Table 3-176. CPUSYSLOCK1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24	PCLKCR17	R/WOnce	0h	Lock bit for PCLKCR17 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
23	GPIOLPMSEL1	R/WOnce	0h	Lock bit for GPIOLPMSEL1 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
22	GPIOLPMSEL0	R/WOnce	0h	Lock bit for GPIOLPMSEL0 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
21	LPMCR	R/WOnce	0h	Lock bit for LPMCR Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
20	RESERVED	R/WOnce	0h	Reserved
19	PCLKCR16	R/WOnce	0h	Lock bit for PCLKCR16 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
18	PCLKCR15	R/WOnce	0h	Lock bit for PCLKCR15 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
17	PCLKCR14	R/WOnce	0h	Lock bit for PCLKCR14 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
16	PCLKCR13	R/WOnce	0h	Lock bit for PCLKCR13 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
15	PCLKCR12	R/WOnce	0h	Lock bit for PCLKCR12 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
14	PCLKCR11	R/WOnce	0h	Lock bit for PCLKCR11 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
13	PCLKCR10	R/WOnce	0h	Lock bit for PCLKCR10 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
12	PCLKCR9	R/WOnce	0h	Lock bit for PCLKCR9 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
11	PCLKCR8	R/WOnce	0h	Lock bit for PCLKCR8 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn

**Table 3-176. CPUSYSLOCK1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	PCLKCR7	R/WOnce	0h	Lock bit for PCLKCR7 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
9	RESERVED	R/WOnce	0h	Reserved
8	RESERVED	R/WOnce	0h	Reserved
7	PCLKCR4	R/WOnce	0h	Lock bit for PCLKCR4 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
6	PCLKCR3	R/WOnce	0h	Lock bit for PCLKCR3 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
5	PCLKCR2	R/WOnce	0h	Lock bit for PCLKCR2 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
4	RESERVED	R/WOnce	0h	Reserved
3	PCLKCR0	R/WOnce	0h	Lock bit for PCLKCR0 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
2	PIEVERRADDR	R/WOnce	0h	Lock bit for PIEVERRADDR Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
1	RESERVED	R/WOnce	0h	Reserved
0	RESERVED	R/WOnce	0h	Reserved



### 3.16.11.2 CPUSYSLOCK2 Register (Offset = 2h) [Reset = 0000000h]

CPUSYSLOCK2 is shown in [Figure 3-151](#) and described in [Table 3-177](#).

Return to the [Summary Table](#).

Lock bit for CPUSYS registers

Notes:

[1] Any bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

[2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

**Figure 3-151. CPUSYSLOCK2 Register**

31	30	29	28	27	26	25	24
USER_REG4_PORESETn	USER_REG3_PORESETn	USER_REG2_PORESETn	USER_REG1_PORESETn	USER_REG2_XRSn	USER_REG1_XRSn	USER_REG2_SYRSn	USER_REG1_SYRSn
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED						
R/WOnce-0h	R-0-0h						
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	CMPSSLPMSEL	LSEN	PCLKCR27	PCLKCR26	RESERVED	RESERVED	RESERVED
R-0-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-177. CPUSYSLOCK2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	USER_REG4_PORESETn	R/WOnce	0h	Lock bit for USER_REG4_PORESETn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
30	USER_REG3_PORESETn	R/WOnce	0h	Lock bit for USER_REG3_PORESETn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
29	USER_REG2_PORESETn	R/WOnce	0h	Lock bit for USER_REG2_PORESETn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
28	USER_REG1_PORESETn	R/WOnce	0h	Lock bit for USER_REG1_PORESETn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
27	USER_REG2_XRSn	R/WOnce	0h	Lock bit for USER_REG2_XRSn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
26	USER_REG1_XRSn	R/WOnce	0h	Lock bit for USER_REG1_XRSn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn

**Table 3-177. CPUSYSLOCK2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	USER_REG2_SYSRSn	R/WOnce	0h	Lock bit for USER_REG2_SYSRSn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
24	USER_REG1_SYSRSn	R/WOnce	0h	Lock bit for USER_REG1_SYSRSn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
23	RESERVED	R/WOnce	0h	Reserved
22-6	RESERVED	R-0	0h	Reserved
5	CMPSSLPMSEL	R/WOnce	0h	Lock bit for CMPSSLPMSEL Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
4	LSEN	R/WOnce	0h	Lock bit for LSEN Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
3	PCLKCR27	R/WOnce	0h	Lock bit for PCLKCR27 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
2	PCLKCR26	R/WOnce	0h	Lock bit for PCLKCR26 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
1	RESERVED	R/WOnce	0h	Reserved
0	RESERVED	R/WOnce	0h	Reserved

### 3.16.11.3 PIEVERRADDR Register (Offset = Ah) [Reset = 003FFFFh]

PIEVERRADDR is shown in [Figure 3-152](#) and described in [Table 3-178](#).

Return to the [Summary Table](#).

PIE Vector Fetch Error Address register

**Figure 3-152. PIEVERRADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED										ADDR																					
R-0-0h										R/W-003FFFFh																					

**Table 3-178. PIEVERRADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R-0	0h	Reserved
21-0	ADDR	R/W	003FFFFh	This register defines the address of the PIE Vector Fetch Error handler routine. Its the responsibility of user to initialize this register. If this register is not initialized, a default error handler at address 0x3ffbe will get executed. Refer to the Boot ROM section for more details on this register. Reset type: XRSn

### 3.16.11.4 PCLKCR0 Register (Offset = 22h) [Reset = 0000038h]

PCLKCR0 is shown in [Figure 3-153](#) and described in [Table 3-179](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Registers

**Figure 3-153. PCLKCR0 Register**

31	30	29	28	27	26	25	24
RESERVED							ERAD
R-0-0h							R/W-0h
23	22	21	20	19	18	17	16
RESERVED				RESERVED	TBCLKSYNC	RESERVED	HRCAL
R-0-0h				R/W-0h	R/W-0h	R-0-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED				
R-0-0h	R/W-0h	R/W-0h	R-0-0h				
7	6	5	4	3	2	1	0
RESERVED		CPUTIMER2	CPUTIMER1	CPUTIMER0	DMA	RESERVED	CLA1
R-0-0h		R/W-1h	R/W-1h	R/W-1h	R/W-0h	R/W-0h	R/W-0h

**Table 3-179. PCLKCR0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-25	RESERVED	R-0	0h	Reserved
24	ERAD	R/W	0h	ERAD Clock Enable Bit: When set, this enables the clock to the ERAD module 1: ERAD clock is enabled 0: ERAD clock is disabled Reset type: SYSRSn
23-20	RESERVED	R-0	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	TBCLKSYNC	R/W	0h	EPWM Time Base Clock sync: When set PWM time bases of all the PWM modules belonging to the same CPU-Subsystem (as partitioned using their CPUSEL bits) start counting Reset type: SYSRSn
17	RESERVED	R-0	0h	Reserved
16	HRCAL	R/W	0h	HRCAL Clock Enable Bit: When set, this enables the clock to the HRCAL module 1: HRCAL clock is enabled 0: HRCAL clock is disabled Reset type: SYSRSn
15	RESERVED	R-0	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12-6	RESERVED	R-0	0h	Reserved
5	CPUTIMER2	R/W	1h	CPUTIMER2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	CPUTIMER1	R/W	1h	CPUTIMER1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

**Table 3-179. PCLKCR0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	CPUTIMER0	R/W	1h	CPUTIMER0 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	DMA	R/W	0h	DMA Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	RESERVED	R/W	0h	Reserved
0	CLA1	R/W	0h	CLA1 Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.5 PCLKCR2 Register (Offset = 26h) [Reset = 0000000h]

PCLKCR2 is shown in [Figure 3-154](#) and described in [Table 3-180](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ETPWM

**Figure 3-154. PCLKCR2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPWM12	EPWM11	EPWM10	EPWM9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
EPWM8	EPWM7	EPWM6	EPWM5	EPWM4	EPWM3	EPWM2	EPWM1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-180. PCLKCR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	EPWM12	R/W	0h	EPWM12 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
10	EPWM11	R/W	0h	EPWM11 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
9	EPWM10	R/W	0h	EPWM10 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
8	EPWM9	R/W	0h	EPWM9 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
7	EPWM8	R/W	0h	EPWM8 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
6	EPWM7	R/W	0h	EPWM7 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

**Table 3-180. PCLKCR2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	EPWM6	R/W	0h	EPWM6 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	EPWM5	R/W	0h	EPWM5 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	EPWM4	R/W	0h	EPWM4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	EPWM3	R/W	0h	EPWM3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	EPWM2	R/W	0h	EPWM2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	EPWM1	R/W	0h	EPWM1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.6 PCLKCR3 Register (Offset = 28h) [Reset = 0000000h]

PCLKCR3 is shown in [Figure 3-155](#) and described in [Table 3-181](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ECAP

**Figure 3-155. PCLKCR3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	ECAP2	ECAP1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-181. PCLKCR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	ECAP2	R/W	0h	ECAP2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	ECAP1	R/W	0h	ECAP1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn



### 3.16.11.7 PCLKCR4 Register (Offset = 2Ah) [Reset = 0000000h]

PCLKCR4 is shown in [Figure 3-156](#) and described in [Table 3-182](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - EQEP

**Figure 3-156. PCLKCR4 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	EQEP3	EQEP2	EQEP1
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-182. PCLKCR4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	EQEP3	R/W	0h	EQEP3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	EQEP2	R/W	0h	EQEP2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Note: This bit is applicable only for Topoauto Reset type: SYSRSn
0	EQEP1	R/W	0h	EQEP1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.8 PCLKCR7 Register (Offset = 30h) [Reset = 0000000h]

PCLKCR7 is shown in [Figure 3-157](#) and described in [Table 3-183](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - SCI

**Figure 3-157. PCLKCR7 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	SCI_C	SCI_B	SCI_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-183. PCLKCR7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	SCI_C	R/W	0h	SCI_C Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	SCI_B	R/W	0h	SCI_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	SCI_A	R/W	0h	SCI_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.9 PCLKCR8 Register (Offset = 32h) [Reset = 0000000h]

PCLKCR8 is shown in [Figure 3-158](#) and described in [Table 3-184](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - SPI

**Figure 3-158. PCLKCR8 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	SPI_B	SPI_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-184. PCLKCR8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	SPI_B	R/W	0h	SPI_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	SPI_A	R/W	0h	SPI_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.10 PCLKCR9 Register (Offset = 34h) [Reset = 0000000h]

PCLKCR9 is shown in [Figure 3-159](#) and described in [Table 3-185](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - I2C

**Figure 3-159. PCLKCR9 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						I2C_B	I2C_A
R-0-0h						R/W-0h	R/W-0h

**Table 3-185. PCLKCR9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	I2C_B	R/W	0h	I2C_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	I2C_A	R/W	0h	I2C_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.11 PCLKCR10 Register (Offset = 36h) [Reset = 0000000h]

PCLKCR10 is shown in [Figure 3-160](#) and described in [Table 3-186](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - CAN

**Figure 3-160. PCLKCR10 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	MCAN_B	MCAN_A	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-186. PCLKCR10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	MCAN_B	R/W	0h	MCAN_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	MCAN_A	R/W	0h	MCAN_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Note: This bit is applicable only for Topoauto Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.16.11.12 PCLKCR11 Register (Offset = 38h) [Reset = 0000000h]

PCLKCR11 is shown in [Figure 3-161](#) and described in [Table 3-187](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - McBSP\_USB

**Figure 3-161. PCLKCR11 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	USB_A
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h

**Table 3-187. PCLKCR11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	USB_A	R/W	0h	USB_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.16.11.13 PCLKCR12 Register (Offset = 3Ah) [Reset = 0000000h]

PCLKCR12 is shown in [Figure 3-162](#) and described in [Table 3-188](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - Upp

**Figure 3-162. PCLKCR12 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															NPU
R-0-0h															R/W-0h

**Table 3-188. PCLKCR12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-1	RESERVED	R-0	0h	Reserved
0	NPU	R/W	0h	NPU Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.14 PCLKCR13 Register (Offset = 3Ch) [Reset = 0000000h]

PCLKCR13 is shown in [Figure 3-163](#) and described in [Table 3-189](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ADC

**Figure 3-163. PCLKCR13 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED			ADC_E	ADC_D	ADC_C	ADC_B	ADC_A
R-0-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-189. PCLKCR13 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R-0	0h	Reserved
4	ADC_E	R/W	0h	ADC_E Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	ADC_D	R/W	0h	ADC_D Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	ADC_C	R/W	0h	ADC_C Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	ADC_B	R/W	0h	ADC_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	ADC_A	R/W	0h	ADC_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn



### 3.16.11.15 PCLKCR14 Register (Offset = 3Eh) [Reset = 0000000h]

PCLKCR14 is shown in [Figure 3-164](#) and described in [Table 3-190](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - CMPSS

**Figure 3-164. PCLKCR14 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	CMPSS4	CMPSS3	CMPSS2	CMPSS1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-190. PCLKCR14 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	CMPSS4	R/W	0h	CMPSS4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	CMPSS3	R/W	0h	CMPSS3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	CMPSS2	R/W	0h	CMPSS2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	CMPSS1	R/W	0h	CMPSS1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.16 PCLKCR15 Register (Offset = 40h) [Reset = 0000000h]

PCLKCR15 is shown in [Figure 3-165](#) and described in [Table 3-191](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - PGA

**Figure 3-165. PCLKCR15 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PGA3	PGA2	PGA1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-191. PCLKCR15 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	PGA3	R/W	0h	PGA3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	PGA2	R/W	0h	PGA2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	PGA1	R/W	0h	PGA1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.17 PCLKCR16 Register (Offset = 42h) [Reset = 0000000h]

PCLKCR16 is shown in [Figure 3-166](#) and described in [Table 3-192](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register Buf\_DAC

**Figure 3-166. PCLKCR16 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED				RESERVED	RESERVED	RESERVED	DAC_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-192. PCLKCR16 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R-0	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	DAC_A	R/W	0h	Buffered_DAC_A Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.16.11.18 PCLKCR17 Register (Offset = 44h) [Reset = 0000000h]

PCLKCR17 is shown in [Figure 3-167](#) and described in [Table 3-193](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - CLB

**Figure 3-167. PCLKCR17 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	CLB2	CLB1
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-193. PCLKCR17 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	CLB2	R/W	0h	CLB2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	CLB1	R/W	0h	CLB1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.19 PCLKCR18 Register (Offset = 46h) [Reset = 0000000h]

PCLKCR18 is shown in [Figure 3-168](#) and described in [Table 3-194](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - FSI

**Figure 3-168. PCLKCR18 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	FSIRX_A	FSITX_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-194. PCLKCR18 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	FSIRX_A	R/W	0h	FSIRX_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	FSITX_A	R/W	0h	FSITX_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.20 PCLKCR19 Register (Offset = 48h) [Reset = 0000000h]

PCLKCR19 is shown in [Figure 3-169](#) and described in [Table 3-195](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - LIN

**Figure 3-169. PCLKCR19 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	LIN_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-195. PCLKCR19 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	LIN_A	R/W	0h	LIN_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Note: This bit is applicable only for Topoauto Reset type: SYSRSn

### 3.16.11.21 PCLKCR20 Register (Offset = 4Ah) [Reset = 0000000h]

PCLKCR20 is shown in [Figure 3-170](#) and described in [Table 3-196](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - PMBUS

**Figure 3-170. PCLKCR20 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	PMBUS_A
R-0-0h						R/W-0h	R/W-0h

**Table 3-196. PCLKCR20 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	PMBUS_A	R/W	0h	PMBUS_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.22 PCLKCR21 Register (Offset = 4Ch) [Reset = 0000000h]

PCLKCR21 is shown in [Figure 3-171](#) and described in [Table 3-197](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - DCC

**Figure 3-171. PCLKCR21 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						DCC1	DCC0
R-0-0h						R/W-0h	R/W-0h

**Table 3-197. PCLKCR21 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	DCC1	R/W	0h	DCC Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	DCC0	R/W	0h	DCC Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn



### 3.16.11.23 PCLKCR26 Register (Offset = 56h) [Reset = 0000000h]

PCLKCR26 is shown in [Figure 3-172](#) and described in [Table 3-198](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - AES

**Figure 3-172. PCLKCR26 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							AESA
R-0-0h							R/W-0h

**Table 3-198. PCLKCR26 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	AESA	R/W	0h	AESA Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.24 PCLKCR27 Register (Offset = 58h) [Reset = 0000000h]

PCLKCR27 is shown in [Figure 3-173](#) and described in [Table 3-199](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - EPG

**Figure 3-173. PCLKCR27 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							EPG1
R-0-0h							R/W-0h

**Table 3-199. PCLKCR27 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	EPG1	R/W	0h	EPG1 Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.16.11.25 SIMRESET Register (Offset = 70h) [Reset = 0000000h]

SIMRESET is shown in [Figure 3-174](#) and described in [Table 3-200](#).

Return to the [Summary Table](#).

Simulated Reset Register

Note: This register exists only on CPU1

**Figure 3-174. SIMRESET Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						XRSn	CPU1RSn
R-0-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 3-200. SIMRESET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write to this register succeeds only if this field is written with a value of 0xa5a5 Note: [1] Due to this KEY, only 32-bit writes will succeed (provided the KEY matches). 16-bit writes to the upper or lower half of this register will be ignored Reset type: XRSn
15-2	RESERVED	R-0	0h	Reserved
1	XRSn	R-0/W1S	0h	Writing a 1 to this field generates a XRSn like reset. Writing a 0 has no effect. Note: Writing to this pin will pull the XRSn pin low for 512 INTOSC1 clock cycles. Reset type: XRSn
0	CPU1RSn	R-0/W1S	0h	Writing a 1 to this field generates a reset to to CPU1. Writing a 0 has no effect. Reset type: XRSn

### 3.16.11.26 LPMCR Register (Offset = 76h) [Reset = 00000FCh]

LPMCR is shown in Figure 3-175 and described in Table 3-201.

Return to the [Summary Table](#).

LPM Control Register

**Figure 3-175. LPMCR Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED					
R/W1S-0h				R-0-0h			
23	22	21	20	19	18	17	16
RESERVED						RESERVED	
R-0-0h				R/W-0h			
15	14	13	12	11	10	9	8
WDINTE		RESERVED					
R/W-0h				R-0-0h			
7	6	5	4	3	2	1	0
QUALSTDBY						LPM	
R/W-3Fh						R/W-0h	

**Table 3-201. LPMCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W1S	0h	Reserved
30-18	RESERVED	R-0	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15	WDINTE	R/W	0h	When this bit is set to 1, it enables the watchdog interrupt signal to wake the device from STANDBY mode. Note: [1] To use this signal, the user must also enable the WDINTn signal using the WDENINT bit in the SCSR register. This signal will not wake the device from HALT mode because the clock to watchdog module is turned off Reset type: SYSRSn
14-8	RESERVED	R-0	0h	Reserved
7-2	QUALSTDBY	R/W	3Fh	Select number of OSCCLK clock cycles to qualify the selected inputs when waking the from STANDBY mode: 000000 = 2 OSCCLKs 000001 = 3 OSCCLKs ..... 111111 = 65 OSCCLKs Note: The LPMCR.QUALSTDBY register should be set to a value greater than the ratio of INTOSC1/PLLSYSCLK to ensure proper wake up. Reset type: SYSRSn
1-0	LPM	R/W	0h	These bits set the low power mode for the device. Takes effect when CPU executes the IDLE instruction (when IDLE instruction is out of EXE Phase of the Pipeline) 00: IDLE Mode 01: STANDBY Mode 1x: HALT Mode Reset type: SYSRSn

### 3.16.11.27 GPIO\_LPMSEL0 Register (Offset = 78h) [Reset = 0000000h]

GPIO\_LPMSEL0 is shown in [Figure 3-176](#) and described in [Table 3-202](#).

Return to the [Summary Table](#).

GPIO LPM Wakeup select registers

Connects the selected pin to the LPM circuit. Refer to LPM section of the TRM for the wakeup capabilities of the selected pin.

**Figure 3-176. GPIO\_LPMSEL0 Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-202. GPIO\_LPMSEL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
30	GPIO30	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
29	GPIO29	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
28	GPIO28	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
27	GPIO27	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
26	GPIO26	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
25	GPIO25	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
24	GPIO24	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
23	GPIO23	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

**Table 3-202. GPIO\_LPMSEL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	GPIO22	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
21	GPIO21	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
20	GPIO20	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
19	GPIO19	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
18	GPIO18	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
17	GPIO17	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
16	GPIO16	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
15	GPIO15	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
14	GPIO14	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
13	GPIO13	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
12	GPIO12	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
11	GPIO11	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
10	GPIO10	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
9	GPIO9	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
8	GPIO8	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
7	GPIO7	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
6	GPIO6	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

**Table 3-202. GPIOLPMSEL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	GPIO5	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
4	GPIO4	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
3	GPIO3	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
2	GPIO2	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
1	GPIO1	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
0	GPIO0	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

### 3.16.11.28 GPIO\_LPMSEL1 Register (Offset = 7Ah) [Reset = 0000000h]

GPIO\_LPMSEL1 is shown in [Figure 3-177](#) and described in [Table 3-203](#).

Return to the [Summary Table](#).

GPIO LPM Wakeup select registers

Connects the selected pin to the LPM circuit. Refer to LPM section of the TRM for the wakeup capabilities of the selected pin.

**Figure 3-177. GPIO\_LPMSEL1 Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO39	GPIO38	GPIO37	GPIO36	GPIO35	GPIO34	GPIO33	GPIO32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-203. GPIO\_LPMSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
30	GPIO62	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
29	GPIO61	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
28	GPIO60	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
27	GPIO59	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
26	GPIO58	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
25	GPIO57	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
24	GPIO56	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
23	GPIO55	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn



**Table 3-203. GPIO\_LPMSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	GPIO54	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
21	GPIO53	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
20	GPIO52	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
19	GPIO51	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
18	GPIO50	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
17	GPIO49	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
16	GPIO48	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
15	GPIO47	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
14	GPIO46	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
13	GPIO45	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
12	GPIO44	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
11	GPIO43	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
10	GPIO42	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
9	GPIO41	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
8	GPIO40	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
7	GPIO39	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
6	GPIO38	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

**Table 3-203. GPIOLPMSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	GPIO37	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
4	GPIO36	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
3	GPIO35	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
2	GPIO34	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
1	GPIO33	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
0	GPIO32	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

### 3.16.11.29 TMR2CLKCTL Register (Offset = 7Ch) [Reset = 0000000h]

TMR2CLKCTL is shown in [Figure 3-178](#) and described in [Table 3-204](#).

Return to the [Summary Table](#).

Timer2 Clock Measurement functionality control register

**Figure 3-178. TMR2CLKCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		TMR2CLKPRESCALE			TMR2CLKSRCSEL		
R-0-0h		R/W-0h			R/W-0h		

**Table 3-204. TMR2CLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5-3	TMR2CLKPRESCALE	R/W	0h	<p>CPU Timer 2 Clock Pre-Scale Value: These bits select the pre-scale value for the selected clock source for CPU Timer 2:</p> <p>0,0,0,/1 (default on reset)</p> <p>0,0,1,/2,</p> <p>0,1,0,/4</p> <p>0,1,1,/8</p> <p>1,0,0,/16</p> <p>1,0,1,spare (defaults to /16)</p> <p>1,1,0,spare (defaults to /16)</p> <p>1,1,1,spare (defaults to /16)</p> <p>Note:</p> <p>[1] The CPU Timer2s Clock sync logic detects an input clock edge when configured for any clock source other than SYSCLK and generates an appropriate clock pulse to the CPU timer2. If SYSCLK is approximately the same or less then the input clock source, then the user would need to configure the pre-scale value such that SYSCLK is at least twice as fast as the pre-scaled value.</p> <p>Reset type: SYSRSn</p>
2-0	TMR2CLKSRCSEL	R/W	0h	<p>CPU Timer 2 Clock Source Select Bit: This bit selects the source for CPU Timer 2:</p> <p>000 =SYSCLK Selected (default on reset, pre-scale is bypassed)</p> <p>001 = INTOSC1</p> <p>010 = INTOSC2</p> <p>011 = XTAL</p> <p>100 = PUMPOSC (from no-wrapper)</p> <p>101 = FOSCCLK (Reserved)</p> <p>110 = AUXPLLCLK (Reserved)</p> <p>111 = reserved</p> <p>Reset type: SYSRSn</p>

### 3.16.11.30 RESCCLR Register (Offset = 7Eh) [Reset = 0000000h]

RESCCLR is shown in [Figure 3-179](#) and described in [Table 3-205](#).

Return to the [Summary Table](#).

Reset Cause Clear Register

**Figure 3-179. RESCCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED				SIMRESET_XR Sn	SIMRESET_CP U1RSn	RESERVED	SCCRESETn
R-0-0h				W1C-0h	W1C-0h	R-0-0h	W1S-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	NMIWDRSn	WDRSn	XRSn	POR
R-0-0h	W1S-0h	W1S-0h	R-0-0h	W1S-0h	W1S-0h	W1S-0h	W1S-0h

**Table 3-205. RESCCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	RESERVED	R-0	0h	Reserved
11	SIMRESET_XRSn	W1C	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
10	SIMRESET_CPU1RSn	W1C	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
9	RESERVED	R-0	0h	Reserved
8	SCCRESETn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
7	RESERVED	R-0	0h	Reserved
6	RESERVED	W1S	0h	Reserved
5	RESERVED	W1S	0h	Reserved
4	RESERVED	R-0	0h	Reserved
3	NMIWDRSn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn

**Table 3-205. RESCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	WDRSn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
1	XRSn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
0	POR	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn

### 3.16.11.31 RESC Register (Offset = 80h) [Reset = X000003h]

RESC is shown in Figure 3-180 and described in Table 3-206.

Return to the [Summary Table](#).

Reset Cause register

**Figure 3-180. RESC Register**

31	30	29	28	27	26	25	24
DCON	XRSn_pin_status	RESERVED					
R-0h	R-Xh	R-0-0h					
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED				SIMRESET_XRSn	SIMRESET_CPU1RSn	RESERVED	SCCRESETn
R-0-0h				R-0h	R-0h	R-0-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	NMIWDRSn	WDRSn	XRSn	POR
R-0-0h	R-0h	R-0h	R-0-0h	R-0h	R-0h	R-1h	R-1h

**Table 3-206. RESC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DCON	R	0h	Reading this bit provides the status of debugger connection to the C28x CPU. 0 : Debugger is not connected to the C28x CPU 1 : Debugger is connected to the C28x CPU Notes: [1] This bit is connected to the DCON o/p signal of the C28x CPU Reset type: N/A
30	XRSn_pin_status	R	Xh	Reading this bit provides the current status of the XRSn pin. Reset value is reflective of the pin status. Reset type: N/A
29-16	RESERVED	R-0	0h	Reserved
15-12	RESERVED	R-0	0h	Reserved
11	SIMRESET_XRSn	R	0h	If this bit is set, indicates that the device was reset by SIMRESET_XRSn Reset type: PORESETn
10	SIMRESET_CPU1RSn	R	0h	If this bit is set, indicates that the device was reset by SIMRESET_CPU1RSn Reset type: PORESETn
9	RESERVED	R-0	0h	Reserved
8	SCCRESETn	R	0h	If this bit is set, indicates that the device was reset by SCCRESETn (fired by DCSM). Reset type: PORESETn
7	RESERVED	R-0	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R-0	0h	Reserved

**Table 3-206. RESC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	NMIWDRSn	R	0h	If this bit is set, indicates that the device was reset by NMIWDRSn. Note: To know the exact cause of NMI after the reset, software needs to read NMISHDFLG registers Reset type: PORESETn
2	WDRSn	R	0h	If this bit is set, indicates that the device was reset by WDRSn. Note: [1] A bit inside WD module also provides the same information. This bit is present to keep things consistent. This register is a one-stop shop for the software to know the reset cause for the C28x core. Reset type: PORESETn
1	XRSn	R	1h	If this bit is set, indicates that the device was reset by XRSn. Reset type: PORESETn
0	POR	R	1h	If this bit is set, indicates that the device was reset by PORn. Reset type: PORESETn

### 3.16.11.32 CMPSSLPMSEL Register (Offset = 84h) [Reset = 0000000h]

CMPSSLPMSEL is shown in [Figure 3-181](#) and described in [Table 3-207](#).

Return to the [Summary Table](#).

CMPSS LPM Wakeup select registers

Connects the selected pin to the LPM circuit. Refer to LPM section of the TRM for the wakeup capabilities of the selected pin.

**Figure 3-181. CMPSSLPMSEL Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CMPSS4L	CMPSS4H	CMPSS3L	CMPSS3H	CMPSS2L	CMPSS2H	CMPSS1L	CMPSS1H
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-207. CMPSSLPMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved



**Table 3-207. CMPSSLPMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	RESERVED	R/W	0h	Reserved
7	CMPSS4L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
6	CMPSS4H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
5	CMPSS3L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
4	CMPSS3H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
3	CMPSS2L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
2	CMPSS2H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
1	CMPSS1L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
0	CMPSS1H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

### 3.16.11.33 MCANRAMACC Register (Offset = 90h) [Reset = 0000000h]

MCANRAMACC is shown in [Figure 3-182](#) and described in [Table 3-208](#).

Return to the [Summary Table](#).

MCAN RAM access control Register

**Figure 3-182. MCANRAMACC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						MCAN_B_RAM ACC	MCAN_A_RAM ACC
R-0-0h						R/W-0h	R/W-0h

**Table 3-208. MCANRAMACC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	MCAN_B_RAMACC	R/W	0h	0 : Message RAM addresses are considered as x8 (default) 1 : Message RAM addresses are considered as x16 Reset type: PORESETn
0	MCAN_A_RAMACC	R/W	0h	0 : Message RAM addresses are considered as x8 (default) 1 : Message RAM addresses are considered as x16 Reset type: PORESETn

### 3.16.11.34 MCANWAKESTATUS Register (Offset = 98h) [Reset = 0000000h]

MCANWAKESTATUS is shown in [Figure 3-183](#) and described in [Table 3-209](#).

Return to the [Summary Table](#).

MCAN Wake Status Register

**Figure 3-183. MCANWAKESTATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						WAKE_MCANB	WAKE_MCANA
R-0h						R-0h	R-0h

**Table 3-209. MCANWAKESTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	WAKE_MCANB	R	0h	MCANB 0 : wakeup event has not occurred. 1 : wakeup event has occurred. Reset type: SYSRSn
0	WAKE_MCANA	R	0h	MCANA 0 : wakeup event has not occurred. 1 : wakeup event has occurred. Reset type: SYSRSn

### 3.16.11.35 MCANWAKESTATUSCLR Register (Offset = 9Ah) [Reset = 0000000h]

MCANWAKESTATUSCLR is shown in [Figure 3-184](#) and described in [Table 3-210](#).

Return to the [Summary Table](#).

MCAN Wake Status Clear Register

**Figure 3-184. MCANWAKESTATUSCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						WAKE_MCANB	WAKE_MCANA
R-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 3-210. MCANWAKESTATUSCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	WAKE_MCANB	R-0/W1S	0h	MCANB 0 : No effect. 1 : Clears WAKE_MCANB bit of MCANWAKESTATUS register Reset type: SYSRSn
0	WAKE_MCANA	R-0/W1S	0h	MCANA 0 : No effect. 1 : Clears WAKE_MCANA bit of MCANWAKESTATUS register Reset type: SYSRSn

### 3.16.11.36 CLKSTOPREQ Register (Offset = 9Ch) [Reset = 0000000h]

CLKSTOPREQ is shown in [Figure 3-185](#) and described in [Table 3-211](#).

Return to the [Summary Table](#).

Peripheral Clock Stop Request Register

Note: This register exists only on CPU1

**Figure 3-185. CLKSTOPREQ Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED		MCAN_B	MCAN_A
R-0-0h				R-0-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h		R/W-0h	R/W-0h	R-0-0h	R/W-0h	R-0-0h	R/W-0h

**Table 3-211. CLKSTOPREQ Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write to any of the bits in this register will succeed only if a value of 0x5634 is written to the KEY field. Reset type: SYSRSn
15-12	RESERVED	R-0	0h	Reserved
11-10	RESERVED	R-0	0h	Reserved
9	MCAN_B	R/W	0h	MCAN_B Clock Stop Request Bit 0: If clock to MCAN_B is turned off, it will be turned on, else no effect. 1: Clock stop request toMCAN_B Note: Once set, this bit is cleared when clock to MCAN_B is turned on as a result of a wakeup event in hardware Reset type: SYSRSn
8	MCAN_A	R/W	0h	MCAN_A Clock Stop Request Bit 0: If clock to MCAN_A is turned off, it will be turned on, else no effect. 1: Clock stop request toMCAN_A Note: Once set, this bit is cleared when clock to MCAN_A is turned on as a result of a wakeup event in hardware Note: This bit is applicable only for Topoauto Reset type: SYSRSn
7-6	RESERVED	R-0	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R-0	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R-0	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.16.11.37 CLKSTOPACK Register (Offset = 9Eh) [Reset = 0000000h]

CLKSTOPACK is shown in [Figure 3-186](#) and described in [Table 3-212](#).

Return to the [Summary Table](#).

Peripheral Clock Stop Acknowledge Register

Note: This register exists only on CPU1

**Figure 3-186. CLKSTOPACK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED						MCAN_B	MCAN_A
R-0-0h						R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h		R-0h	R-0h	R-0-0h	R-0h	R-0-0h	R-0h

**Table 3-212. CLKSTOPACK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R-0	0h	Reserved
9	MCAN_B	R	0h	MCAN_B Clock Stop Acknowledge Bit 0: Clock stop request not acknowledged 1: Clock stop acknowledged Reset type: SYSRSn
8	MCAN_A	R	0h	MCAN_A Clock Stop Acknowledge Bit 0: Clock stop request not acknowledged 1: Clock stop acknowledged Note: This bit is applicable only for Topoauto Reset type: SYSRSn
7-6	RESERVED	R-0	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R-0	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R-0	0h	Reserved
0	RESERVED	R	0h	Reserved

### 3.16.11.38 USER\_REG1\_SYSRSn Register (Offset = A0h) [Reset = 0000000h]

USER\_REG1\_SYSRSn is shown in [Figure 3-187](#) and described in [Table 3-213](#).

Return to the [Summary Table](#).

Software Configurable registers reset by SYSRSn

**Figure 3-187. USER\_REG1\_SYSRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-213. USER\_REG1\_SYSRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by SYSRSn to be used by the application software Reset type: SYSRSn

### 3.16.11.39 USER\_REG2\_SYSRSn Register (Offset = A2h) [Reset = 0000000h]

USER\_REG2\_SYSRSn is shown in [Figure 3-188](#) and described in [Table 3-214](#).

Return to the [Summary Table](#).

Software Configurable registers reset by SYSRSn

**Figure 3-188. USER\_REG2\_SYSRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-214. USER\_REG2\_SYSRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by SYSRSn to be used by the application software Reset type: SYSRSn



### 3.16.11.40 USER\_REG1\_XRSn Register (Offset = A4h) [Reset = 0000000h]

USER\_REG1\_XRSn is shown in [Figure 3-189](#) and described in [Table 3-215](#).

Return to the [Summary Table](#).

Software Configurable registers reset by XRSn

**Figure 3-189. USER\_REG1\_XRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-215. USER\_REG1\_XRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by XRSn to be used by the application software Reset type: XRSn

### 3.16.11.41 USER\_REG2\_XRSn Register (Offset = A6h) [Reset = 0000000h]

USER\_REG2\_XRSn is shown in [Figure 3-190](#) and described in [Table 3-216](#).

Return to the [Summary Table](#).

Software Configurable registers reset by XRSn

**Figure 3-190. USER\_REG2\_XRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-216. USER\_REG2\_XRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by XRSn to be used by the application software Reset type: XRSn

### 3.16.11.42 USER\_REG1\_PORESETn Register (Offset = A8h) [Reset = 0000000h]

USER\_REG1\_PORESETn is shown in [Figure 3-191](#) and described in [Table 3-217](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

**Figure 3-191. USER\_REG1\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-217. USER\_REG1\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.16.11.43 USER\_REG2\_PORESETn Register (Offset = AAh) [Reset = 0000000h]

USER\_REG2\_PORESETn is shown in [Figure 3-192](#) and described in [Table 3-218](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

**Figure 3-192. USER\_REG2\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-218. USER\_REG2\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.16.11.44 USER\_REG3\_PORESETn Register (Offset = ACh) [Reset = 0000000h]

USER\_REG3\_PORESETn is shown in [Figure 3-193](#) and described in [Table 3-219](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

**Figure 3-193. USER\_REG3\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-219. USER\_REG3\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.16.11.45 USER\_REG4\_PORESETn Register (Offset = AEh) [Reset = 0000000h]

USER\_REG4\_PORESETn is shown in [Figure 3-194](#) and described in [Table 3-220](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

**Figure 3-194. USER\_REG4\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-220. USER\_REG4\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.16.11.46 JTAG\_MMR\_REG Register (Offset = B0h) [Reset = 0000000h]

JTAG\_MMR\_REG is shown in [Figure 3-195](#) and described in [Table 3-221](#).

Return to the [Summary Table](#).

Readback of JTAG registers for test purpose

**Figure 3-195. JTAG\_MMR\_REG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																															
R-0h																															

**Table 3-221. JTAG\_MMR\_REG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RESERVED	R	0h	Reserved

### 3.16.12 SYS\_STATUS\_REGS Registers

Table 3-222 lists the memory-mapped registers for the SYS\_STATUS\_REGS registers. All register offset addresses not listed in Table 3-222 should be considered as reserved locations and the register contents should not be modified.

**Table 3-222. SYS\_STATUS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
10h	SYS_ERR_INT_FLG	Status of interrupts due to multiple different errors in the system.		<a href="#">Go</a>
12h	SYS_ERR_INT_CLR	SYS_ERR_INT_FLG clear register		<a href="#">Go</a>
14h	SYS_ERR_INT_SET	SYS_ERR_INT_FLG set register	EALLOW	<a href="#">Go</a>
16h	SYS_ERR_MASK	SYS_ERR_MASK register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-223 shows the codes that are used for access types in this section.

**Table 3-223. SYS\_STATUS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.



### 3.16.12.1 SYS\_ERR\_INT\_FLG Register (Offset = 10h) [Reset = 0000000h]

SYS\_ERR\_INT\_FLG is shown in [Figure 3-196](#) and described in [Table 3-224](#).

Return to the [Summary Table](#).

Status of interrupts due to multiple different errors in the system.

**Figure 3-196. SYS\_ERR\_INT\_FLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED				CLA_OFLOW	CLA_UFLOW	FPU_OFLOW	FPU_UFLOW
R-0h				R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPG1_INT	AES_BUS_ER ROR	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RAM_ACC_VIO L	RESERVED	CORRECTABL E_ERR	RESERVED	GINT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-224. SYS\_ERR\_INT\_FLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19	CLA_OFLOW	R	0h	0: CLA_OFLOW has not fired an interrupt. 1: CLA_OFLOW has fired an interrupt Reset type: SYSRSn
18	CLA_UFLOW	R	0h	0: CLA_UFLOW has not fired an interrupt. 1: CLA_UFLOW has fired an interrupt Reset type: SYSRSn
17	FPU_OFLOW	R	0h	0: FPU_OFLOW has not fired an interrupt. 1: FPU_OFLOW has fired an interrupt Reset type: SYSRSn
16	FPU_UFLOW	R	0h	0: FPU_UFLOW has not fired an interrupt. 1: FPU_UFLOW has fired an interrupt Reset type: SYSRSn
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	EPG1_INT	R	0h	0: EPG1_INT has not fired an interrupt. 1: EPG1_INT has fired an interrupt Reset type: SYSRSn
10	AES_BUS_ERROR	R	0h	0: AES_BUS_ERROR has not fired an interrupt. 1: AES_BUS_ERROR has fired an interrupt Reset type: SYSRSn
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved

**Table 3-224. SYS\_ERR\_INT\_FLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RAM_ACC_VIOL	R	0h	0: None of the Controllers have violated the set protection rules 1: At least one of the Controller accesses has violated one or more of the access protection rules Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	CORRECTABLE_ERR	R	0h	0: Number of correctable errors detected has not exceeded the set threshold for flash/RAM. 1: Number of correctable errors detected has exceeded the set threshold for flash/RAM. Reset type: SYSRSn
1	RESERVED	R	0h	Reserved
0	GINT	R	0h	Global Interrupt flag: 0: On any of the flags of SYS_ERR_INT_FLG register being set, SYS_ERR_INT is pulsed and GINT flag would be set 1: No further interrupts would be fired until GINT flag is cleared Reset type: SYSRSn

### 3.16.12.2 SYS\_ERR\_INT\_CLR Register (Offset = 12h) [Reset = 0000000h]

SYS\_ERR\_INT\_CLR is shown in [Figure 3-197](#) and described in [Table 3-225](#).

Return to the [Summary Table](#).

SYS\_ERR\_INT\_FLG clear register

**Figure 3-197. SYS\_ERR\_INT\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED				CLA_OFLOW	CLA_UFLOW	FPU_OFLOW	FPU_UFLOW
R-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPG1_INT	AES_BUS_ER ROR	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RAM_ACC_VIO L	RESERVED	CORRECTABL E_ERR	RESERVED	GINT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-225. SYS\_ERR\_INT\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19	CLA_OFLOW	R-0/W1S	0h	0: No effect 1: CLA_OFLOW flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
18	CLA_UFLOW	R-0/W1S	0h	0: No effect 1: CLA_UFLOW flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
17	FPU_OFLOW	R-0/W1S	0h	0: No effect 1: FPU_OFLOW flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
16	FPU_UFLOW	R-0/W1S	0h	0: No effect 1: FPU_UFLOW flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
15	RESERVED	R-0/W1S	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	RESERVED	R-0/W1S	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	EPG1_INT	R-0/W1S	0h	0: No effect 1: EPG1_INT flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
10	AES_BUS_ERROR	R-0/W1S	0h	0: No effect 1: AES_BUS_ERROR flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
9	RESERVED	R-0/W1S	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R-0/W1S	0h	Reserved

**Table 3-225. SYS\_ERR\_INT\_CLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	RESERVED	R-0/W1S	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	RAM_ACC_VIOL	R-0/W1S	0h	0: No effect 1: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG reister will be cleared. Reset type: SYSRSn
3	RESERVED	R-0/W1S	0h	Reserved
2	CORRECTABLE_ERR	R-0/W1S	0h	0: No effect 1: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG reister will be cleared. Reset type: SYSRSn
1	RESERVED	R-0/W1S	0h	Reserved
0	GINT	R-0/W1S	0h	0: No effect 1: GINT flag of SYS_ERR_INT_FLG reister will be cleared. Reset type: SYSRSn

### 3.16.12.3 SYS\_ERR\_INT\_SET Register (Offset = 14h) [Reset = 0000000h]

SYS\_ERR\_INT\_SET is shown in [Figure 3-198](#) and described in [Table 3-226](#).

Return to the [Summary Table](#).

SYS\_ERR\_INT\_FLG set register

**Figure 3-198. SYS\_ERR\_INT\_SET Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
RESERVED				CLA_OFLOW	CLA_UFLOW	FPU_OFLOW	FPU_UFLOW
R-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPG1_INT	AES_BUS_ER ROR	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RAM_ACC_VIO L	RESERVED	CORRECTABL E_ERR	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0h

**Table 3-226. SYS\_ERR\_INT\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	KEY	R-0/W	0h	A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: SYSRSn
23-20	RESERVED	R	0h	Reserved
19	CLA_OFLOW	R-0/W1S	0h	0: No effect 1: CLA_OFLOW flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
18	CLA_UFLOW	R-0/W1S	0h	0: No effect 1: CLA_UFLOW flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
17	FPU_OFLOW	R-0/W1S	0h	0: No effect 1: FPU_OFLOW flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
16	FPU_UFLOW	R-0/W1S	0h	0: No effect 1: FPU_UFLOW flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
15	RESERVED	R-0/W1S	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	RESERVED	R-0/W1S	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	EPG1_INT	R-0/W1S	0h	0: No effect 1: EPG1_INT flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn

**Table 3-226. SYS\_ERR\_INT\_SET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	AES_BUS_ERROR	R-0/W1S	0h	0: No effect 1: AES_BUS_ERROR flag of SYS_ERR_INT_FLG reister will be set. Reset type: SYSRSn
9	RESERVED	R-0/W1S	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R-0/W1S	0h	Reserved
6	RESERVED	R-0/W1S	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	RAM_ACC_VIOL	R-0/W1S	0h	0: No effect 1: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG reister will be set. Reset type: SYSRSn
3	RESERVED	R-0/W1S	0h	Reserved
2	CORRECTABLE_ERR	R-0/W1S	0h	0: No effect 1: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG reister will be set. Reset type: SYSRSn
1	RESERVED	R-0/W1S	0h	Reserved
0	RESERVED	R	0h	Reserved

### 3.16.12.4 SYS\_ERR\_MASK Register (Offset = 16h) [Reset = 0000000h]

SYS\_ERR\_MASK is shown in [Figure 3-199](#) and described in [Table 3-227](#).

Return to the [Summary Table](#).

SYS\_ERR\_MASK register

**Figure 3-199. SYS\_ERR\_MASK Register**

31	30	29	28	27	26	25	24
KEY							
R/W-0h							
23	22	21	20	19	18	17	16
RESERVED				CLA_OFLOW	CLA_UFLOW	FPU_OFLOW	FPU_UFLOW
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPG1_INT	AES_BUS_ER ROR	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RAM_ACC_VIO L	RESERVED	CORRECTABL E_ERR	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

**Table 3-227. SYS\_ERR\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	KEY	R/W	0h	A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: SYSRSn
23-20	RESERVED	R	0h	Reserved
19	CLA_OFLOW	R/W	0h	0: CLA_OFLOW flag of SYS_ERR_INT_FLG register will be set on a hardware event. 1: CLA_OFLOW flag of SYS_ERR_INT_FLG register will not be set on a hardware event. Reset type: SYSRSn
18	CLA_UFLOW	R/W	0h	0: CLA_UFLOW flag of SYS_ERR_INT_FLG register will be set on a hardware event. 1: CLA_UFLOW flag of SYS_ERR_INT_FLG register will not be set on a hardware event. Reset type: SYSRSn
17	FPU_OFLOW	R/W	0h	0: FPU_OFLOW flag of SYS_ERR_INT_FLG register will be set on a hardware event. 1: FPU_OFLOW flag of SYS_ERR_INT_FLG register will not be set on a hardware event. Reset type: SYSRSn
16	FPU_UFLOW	R/W	0h	0: FPU_UFLOW flag of SYS_ERR_INT_FLG register will be set on a hardware event. 1: FPU_UFLOW flag of SYS_ERR_INT_FLG register will not be set on a hardware event. Reset type: SYSRSn
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved

**Table 3-227. SYS\_ERR\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	EPG1_INT	R/W	0h	0: EPG1_INT flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: EPG1_INT flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
10	AES_BUS_ERROR	R/W	0h	0: AES_BUS_ERROR flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: AES_BUS_ERROR flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RAM_ACC_VIOL	R/W	0h	0: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2	CORRECTABLE_ERR	R/W	0h	0: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R	0h	Reserved



### 3.16.13 PERIPH\_AC\_REGS Registers

Table 3-228 lists the memory-mapped registers for the PERIPH\_AC\_REGS registers. All register offset addresses not listed in Table 3-228 should be considered as reserved locations and the register contents should not be modified.

**Table 3-228. PERIPH\_AC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	ADCA_AC	ADCA Controller Access Control Register	EALLOW	<a href="#">Go</a>
2h	ADCB_AC	ADCB Controller Access Control Register	EALLOW	<a href="#">Go</a>
4h	ADCC_AC	ADCC Controller Access Control Register	EALLOW	<a href="#">Go</a>
6h	ADCD_AC	ADCD Controller Access Control Register	EALLOW	<a href="#">Go</a>
8h	ADCE_AC	ADCE Controller Access Control Register	EALLOW	<a href="#">Go</a>
10h	CMPSS1_AC	CMPSS1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
12h	CMPSS2_AC	CMPSS2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
14h	CMPSS3_AC	CMPSS3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
16h	CMPSS4_AC	CMPSS4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
28h	DACA_AC	DACA Controller Access Control Register	EALLOW	<a href="#">Go</a>
38h	PGA1_AC	PGAA Controller Access Control Register	EALLOW	<a href="#">Go</a>
3Ah	PGA2_AC	PGAB Controller Access Control Register	EALLOW	<a href="#">Go</a>
3Ch	PGA3_AC	PGAC Controller Access Control Register	EALLOW	<a href="#">Go</a>
48h	EPWM1_AC	EPWM1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
4Ah	EPWM2_AC	EPWM2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
4Ch	EPWM3_AC	EPWM3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
4Eh	EPWM4_AC	EPWM4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
50h	EPWM5_AC	EPWM5 Controller Access Control Register	EALLOW	<a href="#">Go</a>
52h	EPWM6_AC	EPWM6 Controller Access Control Register	EALLOW	<a href="#">Go</a>
54h	EPWM7_AC	EPWM7 Controller Access Control Register	EALLOW	<a href="#">Go</a>
56h	EPWM8_AC	EPWM8 Controller Access Control Register	EALLOW	<a href="#">Go</a>
58h	EPWM9_AC	EPWM9 Controller Access Control Register	EALLOW	<a href="#">Go</a>
5Ah	EPWM10_AC	EPWM10 Controller Access Control Register	EALLOW	<a href="#">Go</a>
5Ch	EPWM11_AC	EPWM11 Controller Access Control Register	EALLOW	<a href="#">Go</a>
5Eh	EPWM12_AC	EPWM12 Controller Access Control Register	EALLOW	<a href="#">Go</a>
70h	EQEP1_AC	EQEP1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
72h	EQEP2_AC	EQEP2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
74h	EQEP3_AC	EQEP3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
80h	ECAP1_AC	ECAP1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
82h	ECAP2_AC	ECAP2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
B0h	CLB1_AC	CLB1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
B2h	CLB2_AC	CLB2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
100h	SCIA_AC	SCIA Controller Access Control Register	EALLOW	<a href="#">Go</a>
102h	SCIB_AC	SCIB Controller Access Control Register	EALLOW	<a href="#">Go</a>
104h	SCIC_AC	SCIC Controller Access Control Register	EALLOW	<a href="#">Go</a>
110h	SPIA_AC	SPIA Controller Access Control Register	EALLOW	<a href="#">Go</a>
112h	SPIB_AC	SPIB Controller Access Control Register	EALLOW	<a href="#">Go</a>
120h	I2CA_AC	I2CA Controller Access Control Register	EALLOW	<a href="#">Go</a>
122h	I2CB_AC	I2CB Controller Access Control Register	EALLOW	<a href="#">Go</a>
130h	PMBUS_A_AC	PMBUSA Controller Access Control Register	EALLOW	<a href="#">Go</a>

**Table 3-228. PERIPH\_AC\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
138h	LIN_A_AC	LINA Controller Access Control Register	EALLOW	<a href="#">Go</a>
148h	MCANA_AC	MCANA Controller Access Control Register	EALLOW	<a href="#">Go</a>
14Ah	MCANB_AC	MCANB Controller Access Control Register	EALLOW	<a href="#">Go</a>
158h	FSIATX_AC	FSIA Controller Access Control Register	EALLOW	<a href="#">Go</a>
15Ah	FSIARX_AC	FSIB Controller Access Control Register	EALLOW	<a href="#">Go</a>
182h	USBA_AC	USBA Controller Access Control Register	EALLOW	<a href="#">Go</a>
1AAh	HRPWM_A_AC	HRPWM Controller Access Control Register	EALLOW	<a href="#">Go</a>
1AEh	AESA_AC	AES Controller Access Control Register	EALLOW	<a href="#">Go</a>
1FEh	PERIPH_AC_LOCK	Lock Register to stop Write access to peripheral Access register.	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 3-229](#) shows the codes that are used for access types in this section.

**Table 3-229. PERIPH\_AC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.16.13.1 ADCA\_AC Register (Offset = 0h) [Reset = 00000FFh]

ADCA\_AC is shown in [Figure 3-200](#) and described in [Table 3-230](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-200. ADCA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-230. ADCA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.2 ADCB\_AC Register (Offset = 2h) [Reset = 00000FFh]

ADCB\_AC is shown in [Figure 3-201](#) and described in [Table 3-231](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-201. ADCB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-231. ADCB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.3 ADCC\_AC Register (Offset = 4h) [Reset = 00000FFh]

ADCC\_AC is shown in [Figure 3-202](#) and described in [Table 3-232](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-202. ADCC\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-232. ADCC\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.4 ADCD\_AC Register (Offset = 6h) [Reset = 00000FFh]

ADCD\_AC is shown in [Figure 3-203](#) and described in [Table 3-233](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-203. ADCD\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-233. ADCD\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.5 ADCE\_AC Register (Offset = 8h) [Reset = 00000FFh]

ADCE\_AC is shown in [Figure 3-204](#) and described in [Table 3-234](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-204. ADCE\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-234. ADCE\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.6 CMPSS1\_AC Register (Offset = 10h) [Reset = 00000FFh]

CMPSS1\_AC is shown in [Figure 3-205](#) and described in [Table 3-235](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-205. CMPSS1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-235. CMPSS1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.16.13.7 CMPSS2\_AC Register (Offset = 12h) [Reset = 00000FFh]

CMPSS2\_AC is shown in [Figure 3-206](#) and described in [Table 3-236](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-206. CMPSS2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-236. CMPSS2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.8 CMPSS3\_AC Register (Offset = 14h) [Reset = 00000FFh]

CMPSS3\_AC is shown in [Figure 3-207](#) and described in [Table 3-237](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-207. CMPSS3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-237. CMPSS3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.9 CMPSS4\_AC Register (Offset = 16h) [Reset = 00000FFh]

CMPSS4\_AC is shown in [Figure 3-208](#) and described in [Table 3-238](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-208. CMPSS4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-238. CMPSS4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.10 DACA\_AC Register (Offset = 28h) [Reset = 00000FFh]

DACA\_AC is shown in [Figure 3-209](#) and described in [Table 3-239](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-209. DACA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-239. DACA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.11 PGA1\_AC Register (Offset = 38h) [Reset = 00000FFh]

PGA1\_AC is shown in [Figure 3-210](#) and described in [Table 3-240](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-210. PGA1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-240. PGA1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.12 PGA2\_AC Register (Offset = 3Ah) [Reset = 00000FFh]

PGA2\_AC is shown in [Figure 3-211](#) and described in [Table 3-241](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-211. PGA2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-241. PGA2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.13 PGA3\_AC Register (Offset = 3Ch) [Reset = 00000FFh]

PGA3\_AC is shown in [Figure 3-212](#) and described in [Table 3-242](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-212. PGA3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-242. PGA3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.14 EPWM1\_AC Register (Offset = 48h) [Reset = 00000FFh]

EPWM1\_AC is shown in [Figure 3-213](#) and described in [Table 3-243](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-213. EPWM1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-243. EPWM1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.16.13.15 EPWM2\_AC Register (Offset = 4Ah) [Reset = 00000FFh]

EPWM2\_AC is shown in [Figure 3-214](#) and described in [Table 3-244](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-214. EPWM2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-244. EPWM2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.16 EPWM3\_AC Register (Offset = 4Ch) [Reset = 00000FFh]

EPWM3\_AC is shown in [Figure 3-215](#) and described in [Table 3-245](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-215. EPWM3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-245. EPWM3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.17 EPWM4\_AC Register (Offset = 4Eh) [Reset = 00000FFh]

EPWM4\_AC is shown in [Figure 3-216](#) and described in [Table 3-246](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-216. EPWM4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-246. EPWM4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.18 EPWM5\_AC Register (Offset = 50h) [Reset = 00000FFh]

EPWM5\_AC is shown in [Figure 3-217](#) and described in [Table 3-247](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-217. EPWM5\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-247. EPWM5\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.19 EPWM6\_AC Register (Offset = 52h) [Reset = 00000FFh]

EPWM6\_AC is shown in [Figure 3-218](#) and described in [Table 3-248](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-218. EPWM6\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-248. EPWM6\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.20 EPWM7\_AC Register (Offset = 54h) [Reset = 00000FFh]

EPWM7\_AC is shown in [Figure 3-219](#) and described in [Table 3-249](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-219. EPWM7\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-249. EPWM7\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.21 EPWM8\_AC Register (Offset = 56h) [Reset = 00000FFh]

EPWM8\_AC is shown in [Figure 3-220](#) and described in [Table 3-250](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-220. EPWM8\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-250. EPWM8\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.22 EPWM9\_AC Register (Offset = 58h) [Reset = 00000FFh]

EPWM9\_AC is shown in [Figure 3-221](#) and described in [Table 3-251](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-221. EPWM9\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-251. EPWM9\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.16.13.23 EPWM10\_AC Register (Offset = 5Ah) [Reset = 00000FFh]

EPWM10\_AC is shown in [Figure 3-222](#) and described in [Table 3-252](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-222. EPWM10\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-252. EPWM10\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.24 EPWM11\_AC Register (Offset = 5Ch) [Reset = 00000FFh]

EPWM11\_AC is shown in [Figure 3-223](#) and described in [Table 3-253](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-223. EPWM11\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-253. EPWM11\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.25 EPWM12\_AC Register (Offset = 5Eh) [Reset = 00000FFh]

EPWM12\_AC is shown in [Figure 3-224](#) and described in [Table 3-254](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-224. EPWM12\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-254. EPWM12\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.26 EQEP1\_AC Register (Offset = 70h) [Reset = 00000FFh]

EQEP1\_AC is shown in [Figure 3-225](#) and described in [Table 3-255](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-225. EQEP1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-255. EQEP1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.27 EQEP2\_AC Register (Offset = 72h) [Reset = 00000FFh]

EQEP2\_AC is shown in [Figure 3-226](#) and described in [Table 3-256](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-226. EQEP2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-256. EQEP2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.28 EQEP3\_AC Register (Offset = 74h) [Reset = 00000FFh]

EQEP3\_AC is shown in [Figure 3-227](#) and described in [Table 3-257](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-227. EQEP3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-257. EQEP3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.29 ECAP1\_AC Register (Offset = 80h) [Reset = 00000FFh]

ECAP1\_AC is shown in [Figure 3-228](#) and described in [Table 3-258](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-228. ECAP1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-258. ECAP1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.30 ECAP2\_AC Register (Offset = 82h) [Reset = 00000FFh]

ECAP2\_AC is shown in [Figure 3-229](#) and described in [Table 3-259](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-229. ECAP2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-259. ECAP2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.16.13.31 CLB1\_AC Register (Offset = B0h) [Reset = 00000FFh]

CLB1\_AC is shown in [Figure 3-230](#) and described in [Table 3-260](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-230. CLB1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-260. CLB1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.32 CLB2\_AC Register (Offset = B2h) [Reset = 00000FFh]

CLB2\_AC is shown in [Figure 3-231](#) and described in [Table 3-261](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-231. CLB2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-261. CLB2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.33 SCIA\_AC Register (Offset = 100h) [Reset = 00000CFh]

SCIA\_AC is shown in [Figure 3-232](#) and described in [Table 3-262](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-232. SCIA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		CPU1_ACC	
R/W-3h		R-0-0h		R/W-3h		R/W-3h	

**Table 3-262. SCIA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R-0	0h	Reserved
3-2	RESERVED	R/W	3h	Reserved
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.34 SCIB\_AC Register (Offset = 102h) [Reset = 00000CFh]

SCIB\_AC is shown in [Figure 3-233](#) and described in [Table 3-263](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-233. SCIB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		CPU1_ACC	
R/W-3h		R-0-0h		R/W-3h		R/W-3h	

**Table 3-263. SCIB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R-0	0h	Reserved
3-2	RESERVED	R/W	3h	Reserved
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.35 SCIC\_AC Register (Offset = 104h) [Reset = 00000CFh]

SCIC\_AC is shown in [Figure 3-234](#) and described in [Table 3-264](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-234. SCIC\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		CPU1_ACC	
R/W-3h		R-0-0h		R/W-3h		R/W-3h	

**Table 3-264. SCIC\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R-0	0h	Reserved
3-2	RESERVED	R/W	3h	Reserved
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.36 SPIA\_AC Register (Offset = 110h) [Reset = 00000FFh]

SPIA\_AC is shown in [Figure 3-235](#) and described in [Table 3-265](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-235. SPIA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-265. SPIA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.37 SPIB\_AC Register (Offset = 112h) [Reset = 00000FFh]

SPIB\_AC is shown in [Figure 3-236](#) and described in [Table 3-266](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-236. SPIB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-266. SPIB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.38 I2CA\_AC Register (Offset = 120h) [Reset = 00000CFh]

I2CA\_AC is shown in [Figure 3-237](#) and described in [Table 3-267](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-237. I2CA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		CPU1_ACC	
R/W-3h		R-0-0h		R/W-3h		R/W-3h	

**Table 3-267. I2CA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R-0	0h	Reserved
3-2	RESERVED	R/W	3h	Reserved
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.16.13.39 I2CB\_AC Register (Offset = 122h) [Reset = 00000CFh]

I2CB\_AC is shown in [Figure 3-238](#) and described in [Table 3-268](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-238. I2CB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		CPU1_ACC	
R/W-3h		R-0-0h		R/W-3h		R/W-3h	

**Table 3-268. I2CB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R-0	0h	Reserved
3-2	RESERVED	R/W	3h	Reserved
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.40 PMBUS\_A\_AC Register (Offset = 130h) [Reset = 00000FFh]

PMBUS\_A\_AC is shown in [Figure 3-239](#) and described in [Table 3-269](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-239. PMBUS\_A\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-269. PMBUS\_A\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.41 LIN\_A\_AC Register (Offset = 138h) [Reset = 00000FFh]

LIN\_A\_AC is shown in [Figure 3-240](#) and described in [Table 3-270](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-240. LIN\_A\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-270. LIN\_A\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.42 MCANA\_AC Register (Offset = 148h) [Reset = 00000FFh]

MCANA\_AC is shown in [Figure 3-241](#) and described in [Table 3-271](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-241. MCANA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-271. MCANA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.43 MCANB\_AC Register (Offset = 14Ah) [Reset = 00000FFh]

MCANB\_AC is shown in [Figure 3-242](#) and described in [Table 3-272](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-242. MCANB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-272. MCANB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.44 FSIATX\_AC Register (Offset = 158h) [Reset = 00000FFh]

FSIATX\_AC is shown in [Figure 3-243](#) and described in [Table 3-273](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-243. FSIATX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-273. FSIATX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.45 FSIARX\_AC Register (Offset = 15Ah) [Reset = 00000FFh]

FSIARX\_AC is shown in [Figure 3-244](#) and described in [Table 3-274](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-244. FSIARX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-274. FSIARX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.46 USBA\_AC Register (Offset = 182h) [Reset = 00000FFh]

USBA\_AC is shown in [Figure 3-245](#) and described in [Table 3-275](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-245. USBA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-275. USBA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.16.13.47 HRPWM\_A\_AC Register (Offset = 1AAh) [Reset = 00000FFh]

HRPWM\_A\_AC is shown in [Figure 3-246](#) and described in [Table 3-276](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-246. HRPWM\_A\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-276. HRPWM\_A\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.48 AESA\_AC Register (Offset = 1AEh) [Reset = 00000FFh]

AESA\_AC is shown in [Figure 3-247](#) and described in [Table 3-277](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected Controller.

**Figure 3-247. AESA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-277. AESA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.16.13.49 PERIPH\_AC\_LOCK Register (Offset = 1FEh) [Reset = 0000000h]

PERIPH\_AC\_LOCK is shown in [Figure 3-248](#) and described in [Table 3-278](#).

Return to the [Summary Table](#).

Based on status bit control the Access registers are either RD/WR or RD only.

**Figure 3-248. PERIPH\_AC\_LOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK_AC_WR
R-0-0h							R/WOnce-0h

**Table 3-278. PERIPH\_AC\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	LOCK_AC_WR	R/WOnce	0h	Defines Access control definition for the CPU1 as: 1: Access Control registers are Read Only 0: Read/Write Access allowed to Access Control registers. Writing '1' sets the bit, writing '0' has no effect. Reset type: SYSRSn

### 3.16.14 MEM\_CFG\_REGS Registers

Table 3-279 lists the memory-mapped registers for the MEM\_CFG\_REGS registers. All register offset addresses not listed in Table 3-279 should be considered as reserved locations and the register contents should not be modified.

**Table 3-279. MEM\_CFG\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	DxLOCK	Dedicated RAM Config Lock Register	EALLOW	<a href="#">Go</a>
2h	DxCOMMIT	Dedicated RAM Config Lock Commit Register	EALLOW	<a href="#">Go</a>
8h	DxACCPROT0	Dedicated RAM Config Register	EALLOW	<a href="#">Go</a>
Ah	DxACCPROT1	Dedicated RAM Config Register	EALLOW	<a href="#">Go</a>
10h	DxTEST	Dedicated RAM TEST Register		<a href="#">Go</a>
12h	DxINIT	Dedicated RAM Init Register	EALLOW	<a href="#">Go</a>
14h	DxINITDONE	Dedicated RAM InitDone Status Register		<a href="#">Go</a>
16h	DxRAMTEST_LOCK	Lock register to Dx RAM TEST registers		<a href="#">Go</a>
20h	LSxLOCK	Local Shared RAM Config Lock Register	EALLOW	<a href="#">Go</a>
22h	LSxCOMMIT	Local Shared RAM Config Lock Commit Register	EALLOW	<a href="#">Go</a>
24h	LSxMSEL	Local Shared RAM Controller Sel Register	EALLOW	<a href="#">Go</a>
26h	LSxCLAPGM	Local Shared RAM Prog/Exe control Register	EALLOW	<a href="#">Go</a>
28h	LSxACCPROT0	Local Shared RAM Config Register 0	EALLOW	<a href="#">Go</a>
2Ah	LSxACCPROT1	Local Shared RAM Config Register 1	EALLOW	<a href="#">Go</a>
2Ch + formula	LSxACCPROT2_y	Local Shared RAM Config Register 2	EALLOW	<a href="#">Go</a>
30h	LSxTEST	Local Shared RAM TEST Register		<a href="#">Go</a>
32h	LSxINIT	Local Shared RAM Init Register	EALLOW	<a href="#">Go</a>
34h	LSxINITDONE	Local Shared RAM InitDone Status Register		<a href="#">Go</a>
36h	LSxRAMTEST_LOCK	Lock register to LSx RAM TEST registers		<a href="#">Go</a>
40h	GSxLOCK	Global Shared RAM Config Lock Register	EALLOW	<a href="#">Go</a>
42h	GSxCOMMIT	Global Shared RAM Config Lock Commit Register	EALLOW	<a href="#">Go</a>
48h	GSxACCPROT0	Global Shared RAM Config Register 0	EALLOW	<a href="#">Go</a>
50h	GSxTEST	Global Shared RAM TEST Register		<a href="#">Go</a>
52h	GSxINIT	Global Shared RAM Init Register	EALLOW	<a href="#">Go</a>
54h	GSxINITDONE	Global Shared RAM InitDone Status Register		<a href="#">Go</a>
56h	GSxRAMTEST_LOCK	Lock register to GSx RAM TEST registers		<a href="#">Go</a>
60h	MSGxLOCK	Message RAM Config Lock Register	EALLOW	<a href="#">Go</a>
62h	MSGxCOMMIT	Message RAM Config Lock Commit Register	EALLOW	<a href="#">Go</a>
70h	MSGxTEST	Message RAM TEST Register		<a href="#">Go</a>
72h	MSGxINIT	Message RAM Init Register	EALLOW	<a href="#">Go</a>
74h	MSGxINITDONE	Message RAM InitDone Status Register		<a href="#">Go</a>
76h	MSGxRAMTEST_LOCK	Lock register for MSGx RAM TEST Register		<a href="#">Go</a>
A0h	ROM_LOCK	ROM Config Lock Register		<a href="#">Go</a>
A2h	ROM_TEST	ROM TEST Register		<a href="#">Go</a>
A4h	ROM_FORCE_ERROR	ROM Force Error register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-280 shows the codes that are used for access types in this section.

**Table 3-280. MEM\_CFG\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
WOnce	WOnce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.16.14.1 DxLOCK Register (Offset = 0h) [Reset = 0000000h]

DxLOCK is shown in [Figure 3-249](#) and described in [Table 3-281](#).

Return to the [Summary Table](#).

Dedicated RAM Config Lock Register

**Figure 3-249. DxLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			LOCK_PIEVECT	RESERVED	RESERVED	LOCK_M1	LOCK_M0
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-281. DxLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	LOCK_PIEVECT	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for PIEVECT RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	LOCK_M1	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for M1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
0	LOCK_M0	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for M0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn

### 3.16.14.2 DxCOMMIT Register (Offset = 2h) [Reset = 0000000h]

DxCOMMIT is shown in [Figure 3-250](#) and described in [Table 3-282](#).

Return to the [Summary Table](#).

Dedicated RAM Config Lock Commit Register

**Figure 3-250. DxCOMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			COMMIT_PIEVECT	RESERVED	RESERVED	COMMIT_M1	COMMIT_M0
R-0h			R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-282. DxCOMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	COMMIT_PIEVECT	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for PIEVECT RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
3	RESERVED	R/WOnce	0h	Reserved
2	RESERVED	R/WOnce	0h	Reserved
1	COMMIT_M1	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for M1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
0	COMMIT_M0	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for M0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn

### 3.16.14.3 DxACCPROT0 Register (Offset = 8h) [Reset = 0000000h]

DxACCPROT0 is shown in [Figure 3-251](#) and described in [Table 3-283](#).

Return to the [Summary Table](#).

Dedicated RAM Config Register

**Figure 3-251. DxACCPROT0 Register**

31	30	29	28	27	26	25	24
RESERVED						RESERVED	RESERVED
R-0h						R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED						RESERVED	RESERVED
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED						CPUWRPROT_M1	FETCHPROT_M1
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED						CPUWRPROT_M0	FETCHPROT_M0
R-0h						R/W-0h	R/W-0h

**Table 3-283. DxACCPROT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23-18	RESERVED	R	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9	CPUWRPROT_M1	R/W	0h	CPU WR Protection For M1 RAM: 0: CPU Writes are allowed. 1: CPU Writes are block. Reset type: SYSRSn
8	FETCHPROT_M1	R/W	0h	Fetch Protection For M1 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
7-2	RESERVED	R	0h	Reserved
1	CPUWRPROT_M0	R/W	0h	CPU WR Protection For M0 RAM: 0: CPU Writes are allowed. 1: CPU Writes are block. Reset type: SYSRSn
0	FETCHPROT_M0	R/W	0h	Fetch Protection For M0 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn



### 3.16.14.4 DxACCPROT1 Register (Offset = Ah) [Reset = 0000000h]

DxACCPROT1 is shown in [Figure 3-252](#) and described in [Table 3-284](#).

Return to the [Summary Table](#).

Dedicated RAM Config Register

**Figure 3-252. DxACCPROT1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						CPUWRPROT_	RESERVED
R-0h						PIEVECT	R/W-0h
							R/W-0h

**Table 3-284. DxACCPROT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	CPUWRPROT_PIEVECT	R/W	0h	CPU Write Protection For PIEVECT RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
0	RESERVED	R/W	0h	Reserved

### 3.16.14.5 DxTEST Register (Offset = 10h) [Reset = 0000000h]

DxTEST is shown in [Figure 3-253](#) and described in [Table 3-285](#).

Return to the [Summary Table](#).

Dedicated RAM TEST Register

**Figure 3-253. DxTEST Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						TEST_PIEVECT	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		RESERVED		TEST_M1		TEST_M0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-285. DxTEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9-8	TEST_PIEVECT	R/W	0h	Selects the different modes for PIEVECT RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to ECC bits only. No write to data bits. 11: Functional Mode. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
7-6	RESERVED	R/W	0h	Reserved
5-4	RESERVED	R/W	0h	Reserved
3-2	TEST_M1	R/W	0h	Selects the different modes for M1 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to ECC bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
1-0	TEST_M0	R/W	0h	Selects the different modes for M0 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to ECC bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn

### 3.16.14.6 DxINIT Register (Offset = 12h) [Reset = 0000000h]

DxINIT is shown in [Figure 3-254](#) and described in [Table 3-286](#).

Return to the [Summary Table](#).

Dedicated RAM Init Register

**Figure 3-254. DxINIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			INIT_PIEVECT	RESERVED	RESERVED	INIT_M1	INIT_M0
R-0h			R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-286. DxINIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	INIT_PIEVECT	R-0/W1S	0h	RAM Initialization control for PIEVECT RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
3	RESERVED	R-0/W1S	0h	Reserved
2	RESERVED	R-0/W1S	0h	Reserved
1	INIT_M1	R-0/W1S	0h	RAM Initialization control for M1 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
0	INIT_M0	R-0/W1S	0h	RAM Initialization control for M0 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn

### 3.16.14.7 DxINITDONE Register (Offset = 14h) [Reset = 0000000h]

DxINITDONE is shown in [Figure 3-255](#) and described in [Table 3-287](#).

Return to the [Summary Table](#).

Dedicated RAM InitDone Status Register

**Figure 3-255. DxINITDONE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			INITDONE_PIE VECT	RESERVED	RESERVED	INITDONE_M1	INITDONE_M0
R-0h			R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-287. DxINITDONE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	INITDONE_PIEVECT	R	0h	RAM Initialization status for PIEVECT RAM: 0: RAM Initialization has completed. 1: RAM Initialization has completed. Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	INITDONE_M1	R	0h	RAM Initialization status for M1 RAM: 0: RAM Initialization is not done. 1: RAM Initialization has completed. Reset type: SYSRSn
0	INITDONE_M0	R	0h	RAM Initialization status for M0 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn

### 3.16.14.8 DxRAMTEST\_LOCK Register (Offset = 16h) [Reset = 0000000h]

DxRAMTEST\_LOCK is shown in [Figure 3-256](#) and described in [Table 3-288](#).

Return to the [Summary Table](#).

Lock register to Dx RAM TEST registers

**Figure 3-256. DxRAMTEST\_LOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			PIEVECT	RESERVED	RESERVED	M1	M0
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-288. DxRAMTEST\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn
15-5	RESERVED	R	0h	Reserved
4	PIEVECT	R/W	0h	0: Allows writes to DxTEST.TEST_PIEVECT field. 1: Blocks writes to DxTEST.TEST_PIEVECT field Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	M1	R/W	0h	0: Allows writes to DxTEST.TEST_M1 field. 1: Blocks writes to DxTEST.TEST_M1 field Reset type: SYSRSn
0	M0	R/W	0h	0: Allows writes to DxTEST.TEST_M0 field. 1: Blocks writes to DxTEST.TEST_M0 field Reset type: SYSRSn

### 3.16.14.9 LSxLOCK Register (Offset = 20h) [Reset = 0000000h]

LSxLOCK is shown in [Figure 3-257](#) and described in [Table 3-289](#).

Return to the [Summary Table](#).

Local Shared RAM Config Lock Register

**Figure 3-257. LSxLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						LOCK_LS9	LOCK_LS8
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
LOCK_LS7	LOCK_LS6	LOCK_LS5	LOCK_LS4	LOCK_LS3	LOCK_LS2	LOCK_LS1	LOCK_LS0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-289. LSxLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9	LOCK_LS9	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS9 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
8	LOCK_LS8	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS8 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
7	LOCK_LS7	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS7 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
6	LOCK_LS6	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS6 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
5	LOCK_LS5	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS5 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn

**Table 3-289. LSxLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	LOCK_LS4	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS4 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
3	LOCK_LS3	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS3 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
2	LOCK_LS2	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS2 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
1	LOCK_LS1	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
0	LOCK_LS0	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn

### 3.16.14.10 LSxCOMMIT Register (Offset = 22h) [Reset = 0000000h]

LSxCOMMIT is shown in [Figure 3-258](#) and described in [Table 3-290](#).

Return to the [Summary Table](#).

Local Shared RAM Config Lock Commit Register

**Figure 3-258. LSxCOMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						COMMIT_LS9	COMMIT_LS8
R-0h						R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
COMMIT_LS7	COMMIT_LS6	COMMIT_LS5	COMMIT_LS4	COMMIT_LS3	COMMIT_LS2	COMMIT_LS1	COMMIT_LS0
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-290. LSxCOMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9	COMMIT_LS9	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS9 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
8	COMMIT_LS8	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS8 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
7	COMMIT_LS7	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS7 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn



**Table 3-290. LSxCOMMIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	COMMIT_LS6	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS6 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
5	COMMIT_LS5	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS5 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
4	COMMIT_LS4	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS4 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
3	COMMIT_LS3	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS3 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
2	COMMIT_LS2	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS2 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
1	COMMIT_LS1	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
0	COMMIT_LS0	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn

### 3.16.14.11 LSxMSEL Register (Offset = 24h) [Reset = 0000000h]

LSxMSEL is shown in [Figure 3-259](#) and described in [Table 3-291](#).

Return to the [Summary Table](#).

Local Shared RAM Controller Sel Register

**Figure 3-259. LSxMSEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED				MSEL_LS9		MSEL_LS8	
R-0h				R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
MSEL_LS7		MSEL_LS6		MSEL_LS5		MSEL_LS4	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
MSEL_LS3		MSEL_LS2		MSEL_LS1		MSEL_LS0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-291. LSxMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-18	MSEL_LS9	R/W	0h	Controller Select for LS9 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
17-16	MSEL_LS8	R/W	0h	Controller Select for LS8 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
15-14	MSEL_LS7	R/W	0h	Controller Select for LS7 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
13-12	MSEL_LS6	R/W	0h	Controller Select for LS6 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn

**Table 3-291. LSxMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11-10	MSEL_LS5	R/W	0h	Controller Select for LS5 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
9-8	MSEL_LS4	R/W	0h	Controller Select for LS4 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
7-6	MSEL_LS3	R/W	0h	Controller Select for LS3 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
5-4	MSEL_LS2	R/W	0h	Controller Select for LS2 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
3-2	MSEL_LS1	R/W	0h	Controller Select for LS1 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
1-0	MSEL_LS0	R/W	0h	Controller Select for LS0 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn

### 3.16.14.12 LSxCLAPGM Register (Offset = 26h) [Reset = 0000300h]

LSxCLAPGM is shown in [Figure 3-260](#) and described in [Table 3-292](#).

Return to the [Summary Table](#).

Local Shared RAM Prog/Exe control Register

**Figure 3-260. LSxCLAPGM Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						CLAPGM_LS9	CLAPGM_LS8
R-0h						R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
CLAPGM_LS7	CLAPGM_LS6	CLAPGM_LS5	CLAPGM_LS4	CLAPGM_LS3	CLAPGM_LS2	CLAPGM_LS1	CLAPGM_LS0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-292. LSxCLAPGM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9	CLAPGM_LS9	R/W	1h	Selects LS9 RAM as program vs data memory for CLA: 0: Reserved. 1: CLA Program memory. Reset type: SYSRSn
8	CLAPGM_LS8	R/W	1h	Selects LS8 RAM as program vs data memory for CLA: 0: Reserved. 1: CLA Program memory. Reset type: SYSRSn
7	CLAPGM_LS7	R/W	0h	Selects LS7 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn
6	CLAPGM_LS6	R/W	0h	Selects LS6 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn
5	CLAPGM_LS5	R/W	0h	Selects LS5 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn
4	CLAPGM_LS4	R/W	0h	Selects LS4 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn
3	CLAPGM_LS3	R/W	0h	Selects LS3 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn

**Table 3-292. LSxCLAPGM Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	CLAPGM_LS2	R/W	0h	Selects LS2 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn
1	CLAPGM_LS1	R/W	0h	Selects LS1 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn
0	CLAPGM_LS0	R/W	0h	Selects LS0 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn

### 3.16.14.13 LSxACCPROT0 Register (Offset = 28h) [Reset = 0000000h]

LSxACCPROT0 is shown in [Figure 3-261](#) and described in [Table 3-293](#).

Return to the [Summary Table](#).

Local Shared RAM Config Register 0

**Figure 3-261. LSxACCPROT0 Register**

31	30	29	28	27	26	25	24
RESERVED						CPUWRPROT_ LS3	FETCHPROT_ LS3
R-0h						R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED						CPUWRPROT_ LS2	FETCHPROT_ LS2
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED						CPUWRPROT_ LS1	FETCHPROT_ LS1
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED						CPUWRPROT_ LS0	FETCHPROT_ LS0
R-0h						R/W-0h	R/W-0h

**Table 3-293. LSxACCPROT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	CPUWRPROT_LS3	R/W	0h	CPU WR Protection For LS3 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
24	FETCHPROT_LS3	R/W	0h	Fetch Protection For LS3 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
23-18	RESERVED	R	0h	Reserved
17	CPUWRPROT_LS2	R/W	0h	CPU WR Protection For LS2 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
16	FETCHPROT_LS2	R/W	0h	Fetch Protection For LS2 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
15-10	RESERVED	R	0h	Reserved
9	CPUWRPROT_LS1	R/W	0h	CPU WR Protection For LS1 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
8	FETCHPROT_LS1	R/W	0h	Fetch Protection For LS1 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

**Table 3-293. LSxACCPROT0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0h	Reserved
1	CPUWRPROT_LS0	R/W	0h	CPU WR Protection For LS0 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
0	FETCHPROT_LS0	R/W	0h	Fetch Protection For LS0 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

### 3.16.14.14 LSxACCPROT1 Register (Offset = 2Ah) [Reset = 0000000h]

LSxACCPROT1 is shown in [Figure 3-262](#) and described in [Table 3-294](#).

Return to the [Summary Table](#).

Local Shared RAM Config Register 1

**Figure 3-262. LSxACCPROT1 Register**

31	30	29	28	27	26	25	24
RESERVED						CPUWRPROT_ LS7	FETCHPROT_ LS7
R-0h						R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED						CPUWRPROT_ LS6	FETCHPROT_ LS6
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED						CPUWRPROT_ LS5	FETCHPROT_ LS5
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED						CPUWRPROT_ LS4	FETCHPROT_ LS4
R-0h						R/W-0h	R/W-0h

**Table 3-294. LSxACCPROT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	CPUWRPROT_LS7	R/W	0h	CPU WR Protection For LS7 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
24	FETCHPROT_LS7	R/W	0h	Fetch Protection For LS7 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
23-18	RESERVED	R	0h	Reserved
17	CPUWRPROT_LS6	R/W	0h	CPU WR Protection For LS6 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
16	FETCHPROT_LS6	R/W	0h	Fetch Protection For LS6 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
15-10	RESERVED	R	0h	Reserved
9	CPUWRPROT_LS5	R/W	0h	CPU WR Protection For LS5 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
8	FETCHPROT_LS5	R/W	0h	Fetch Protection For LS5 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn



**Table 3-294. LSxACCPROT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0h	Reserved
1	CPUWRPROT_LS4	R/W	0h	CPU WR Protection For LS4 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
0	FETCHPROT_LS4	R/W	0h	Fetch Protection For LS4 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

### 3.16.14.15 LSxACCPROT2\_y Register (Offset = 2Ch + formula) [Reset = 0000000h]

LSxACCPROT2\_y is shown in [Figure 3-263](#) and described in [Table 3-295](#).

Return to the [Summary Table](#).

Local Shared RAM Config Register 2

Offset = 2Ch + (y \* 2h); where y = 0h to 1h

**Figure 3-263. LSxACCPROT2\_y Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						CPUWRPROT_LS9	FETCHPROT_LS9
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED						CPUWRPROT_LS8	FETCHPROT_LS8
R-0h						R/W-0h	R/W-0h

**Table 3-295. LSxACCPROT2\_y Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	CPUWRPROT_LS9	R/W	0h	CPU WR Protection For LS9 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
8	FETCHPROT_LS9	R/W	0h	Fetch Protection For LS9 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
7-2	RESERVED	R	0h	Reserved
1	CPUWRPROT_LS8	R/W	0h	CPU WR Protection For LS8 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
0	FETCHPROT_LS8	R/W	0h	Fetch Protection For LS8 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

### 3.16.14.16 LSxTEST Register (Offset = 30h) [Reset = 0000000h]

LSxTEST is shown in [Figure 3-264](#) and described in [Table 3-296](#).

Return to the [Summary Table](#).

Local Shared RAM TEST Register

**Figure 3-264. LSxTEST Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED				TEST_LS9		TEST_LS8	
R-0h				R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
TEST_LS7		TEST_LS6		TEST_LS5		TEST_LS4	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
TEST_LS3		TEST_LS2		TEST_LS1		TEST_LS0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-296. LSxTEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-18	TEST_LS9	R/W	0h	Selects the different modes for LS9 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
17-16	TEST_LS8	R/W	0h	Selects the different modes for LS8 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
15-14	TEST_LS7	R/W	0h	Selects the different modes for LS7 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn

**Table 3-296. LSxTEST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13-12	TEST_LS6	R/W	0h	<p>Selects the different modes for LS6 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
11-10	TEST_LS5	R/W	0h	<p>Selects the different modes for LS5 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
9-8	TEST_LS4	R/W	0h	<p>Selects the different modes for LS4 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
7-6	TEST_LS3	R/W	0h	<p>Selects the different modes for LS3 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
5-4	TEST_LS2	R/W	0h	<p>Selects the different modes for LS2 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
3-2	TEST_LS1	R/W	0h	<p>Selects the different modes for LS1 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>

**Table 3-296. LSxTEST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	TEST_LS0	R/W	0h	<p>Selects the different modes for LS0 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>

### 3.16.14.17 LSxINIT Register (Offset = 32h) [Reset = 0000000h]

LSxINIT is shown in [Figure 3-265](#) and described in [Table 3-297](#).

Return to the [Summary Table](#).

Local Shared RAM Init Register

**Figure 3-265. LSxINIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						INIT_LS9	INIT_LS8
R-0h						R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
INIT_LS7	INIT_LS6	INIT_LS5	INIT_LS4	INIT_LS3	INIT_LS2	INIT_LS1	INIT_LS0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-297. LSxINIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9	INIT_LS9	R-0/W1S	0h	RAM Initialization control for LS9 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
8	INIT_LS8	R-0/W1S	0h	RAM Initialization control for LS8 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
7	INIT_LS7	R-0/W1S	0h	RAM Initialization control for LS7 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
6	INIT_LS6	R-0/W1S	0h	RAM Initialization control for LS6 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
5	INIT_LS5	R-0/W1S	0h	RAM Initialization control for LS5 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
4	INIT_LS4	R-0/W1S	0h	RAM Initialization control for LS4 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
3	INIT_LS3	R-0/W1S	0h	RAM Initialization control for LS3 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn

**Table 3-297. LSxINIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INIT_LS2	R-0/W1S	0h	RAM Initialization control for LS2 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
1	INIT_LS1	R-0/W1S	0h	RAM Initialization control for LS1 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
0	INIT_LS0	R-0/W1S	0h	RAM Initialization control for LS0 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn

### 3.16.14.18 LSxINITDONE Register (Offset = 34h) [Reset = 0000000h]

LSxINITDONE is shown in [Figure 3-266](#) and described in [Table 3-298](#).

Return to the [Summary Table](#).

Local Shared RAM InitDone Status Register

**Figure 3-266. LSxINITDONE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						INITDONE_LS9	INITDONE_LS8
R-0h						R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	INITDONE_LS1	INITDONE_LS0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-298. LSxINITDONE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9	INITDONE_LS9	R	0h	RAM Initialization status for LS9 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
8	INITDONE_LS8	R	0h	RAM Initialization status for LS8 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	INITDONE_LS1	R	0h	RAM Initialization status for LS1 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
0	INITDONE_LS0	R	0h	RAM Initialization status for LS0 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn



### 3.16.14.19 LSxRAMTEST\_LOCK Register (Offset = 36h) [Reset = 0000000h]

LSxRAMTEST\_LOCK is shown in [Figure 3-267](#) and described in [Table 3-299](#).

Return to the [Summary Table](#).

Lock register to LSx RAM TEST registers

**Figure 3-267. LSxRAMTEST\_LOCK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
KEY															
R-0/W-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						LS9	LS8	LS7	LS6	LS5	LS4	LS3	LS2	LS1	LS0
R-0h						R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-299. LSxRAMTEST\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn
15-10	RESERVED	R	0h	Reserved
9	LS9	R/W	0h	0: Allows writes to LSxTEST.TEST_LS9 field. 1: Blocks writes to LSxTEST.TEST_LS9 field. Reset type: SYSRSn
8	LS8	R/W	0h	0: Allows writes to LSxTEST.TEST_LS8 field. 1: Blocks writes to LSxTEST.TEST_LS8 field. Reset type: SYSRSn
7	LS7	R/W	0h	0: Allows writes to LSxTEST.TEST_LS7 field. 1: Blocks writes to LSxTEST.TEST_LS7 field. Reset type: SYSRSn
6	LS6	R/W	0h	0: Allows writes to LSxTEST.TEST_LS6 field. 1: Blocks writes to LSxTEST.TEST_LS6 field. Reset type: SYSRSn
5	LS5	R/W	0h	0: Allows writes to LSxTEST.TEST_LS5 field. 1: Blocks writes to LSxTEST.TEST_LS5 field. Reset type: SYSRSn
4	LS4	R/W	0h	0: Allows writes to LSxTEST.TEST_LS4 field. 1: Blocks writes to LSxTEST.TEST_LS4 field. Reset type: SYSRSn
3	LS3	R/W	0h	0: Allows writes to LSxTEST.TEST_LS3 field. 1: Blocks writes to LSxTEST.TEST_LS3 field. Reset type: SYSRSn
2	LS2	R/W	0h	0: Allows writes to LSxTEST.TEST_LS2 field. 1: Blocks writes to LSxTEST.TEST_LS2 field. Reset type: SYSRSn
1	LS1	R/W	0h	0: Allows writes to LSxTEST.TEST_LS1 field. 1: Blocks writes to LSxTEST.TEST_LS1 field. Reset type: SYSRSn
0	LS0	R/W	0h	0: Allows writes to LSxTEST.TEST_LS0 field. 1: Blocks writes to LSxTEST.TEST_LS0 field. Reset type: SYSRSn

### 3.16.14.20 GSxLOCK Register (Offset = 40h) [Reset = 0000000h]

GSxLOCK is shown in [Figure 3-268](#) and described in [Table 3-300](#).

Return to the [Summary Table](#).

Global Shared RAM Config Lock Register

**Figure 3-268. GSxLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	LOCK_GS3	LOCK_GS2	LOCK_GS1	LOCK_GS0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-300. GSxLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	LOCK_GS3	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for GS3 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
2	LOCK_GS2	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for GS2 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
1	LOCK_GS1	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for GS1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn

**Table 3-300. GSxLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	LOCK_GS0	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for GS0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn

### 3.16.14.21 GSxCOMMIT Register (Offset = 42h) [Reset = 0000000h]

GSxCOMMIT is shown in [Figure 3-269](#) and described in [Table 3-301](#).

Return to the [Summary Table](#).

Global Shared RAM Config Lock Commit Register

**Figure 3-269. GSxCOMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	COMMIT_GS3	COMMIT_GS2	COMMIT_GS1	COMMIT_GS0
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-301. GSxCOMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RESERVED	R/WOnce	0h	Reserved
14	RESERVED	R/WOnce	0h	Reserved
13	RESERVED	R/WOnce	0h	Reserved
12	RESERVED	R/WOnce	0h	Reserved
11	RESERVED	R/WOnce	0h	Reserved
10	RESERVED	R/WOnce	0h	Reserved
9	RESERVED	R/WOnce	0h	Reserved
8	RESERVED	R/WOnce	0h	Reserved
7	RESERVED	R/WOnce	0h	Reserved
6	RESERVED	R/WOnce	0h	Reserved
5	RESERVED	R/WOnce	0h	Reserved
4	RESERVED	R/WOnce	0h	Reserved
3	COMMIT_GS3	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for GS3 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in GSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
2	COMMIT_GS2	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for GS2 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in GSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn

**Table 3-301. GSxCOMMIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	COMMIT_GS1	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for GS1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in GSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
0	COMMIT_GS0	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for GS0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in GSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn

### 3.16.14.22 GSxACCPROT0 Register (Offset = 48h) [Reset = 0000000h]

GSxACCPROT0 is shown in [Figure 3-270](#) and described in [Table 3-302](#).

Return to the [Summary Table](#).

Global Shared RAM Config Register 0

**Figure 3-270. GSxACCPROT0 Register**

31	30	29	28	27	26	25	24
RESERVED				NPU_WRPROT_GS3	DMAWRPROT_GS3	CPUWRPROT_GS3	FETCHPROT_GS3
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED				NPU_WRPROT_GS2	DMAWRPROT_GS2	CPUWRPROT_GS2	FETCHPROT_GS2
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED				NPU_WRPROT_GS1	DMAWRPROT_GS1	CPUWRPROT_GS1	FETCHPROT_GS1
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED				NPU_WRPROT_GS0	DMAWRPROT_GS0	CPUWRPROT_GS0	FETCHPROT_GS0
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-302. GSxACCPROT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R	0h	Reserved
27	NPU_WRPROT_GS3	R/W	0h	NPU WR Protection For GS3 RAM: 0: NPU Writes are allowed. 1: NPU Writes are blocked. Reset type: SYSRSn
26	DMAWRPROT_GS3	R/W	0h	DMA WR Protection For GS3 RAM: 0: DMA Writes are allowed. 1: DMA Writes are blocked. Reset type: SYSRSn
25	CPUWRPROT_GS3	R/W	0h	CPU WR Protection For GS3 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
24	FETCHPROT_GS3	R/W	0h	Fetch Protection For GS3 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
23-20	RESERVED	R	0h	Reserved
19	NPU_WRPROT_GS2	R/W	0h	NPU WR Protection For GS2 RAM: 0: NPU Writes are allowed. 1: NPU Writes are blocked. Reset type: SYSRSn
18	DMAWRPROT_GS2	R/W	0h	DMA WR Protection For GS2 RAM: 0: DMA Writes are allowed. 1: DMA Writes are blocked. Reset type: SYSRSn

**Table 3-302. GSxACCPROT0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	CPUWRPROT_GS2	R/W	0h	CPU WR Protection For GS2 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
16	FETCHPROT_GS2	R/W	0h	Fetch Protection For GS2 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
15-12	RESERVED	R	0h	Reserved
11	NPU_WRPROT_GS1	R/W	0h	NPU WR Protection For GS1 RAM: 0: NPU Writes are allowed. 1: NPU Writes are blocked. Reset type: SYSRSn
10	DMAWRPROT_GS1	R/W	0h	DMA WR Protection For GS1 RAM: 0: DMA Writes are allowed. 1: DMA Writes are blocked. Reset type: SYSRSn
9	CPUWRPROT_GS1	R/W	0h	CPU WR Protection For GS1 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
8	FETCHPROT_GS1	R/W	0h	Fetch Protection For GS1 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
7-4	RESERVED	R	0h	Reserved
3	NPU_WRPROT_GS0	R/W	0h	NPU WR Protection For GS0 RAM: 0: NPU Writes are allowed. 1: NPU Writes are blocked. Reset type: SYSRSn
2	DMAWRPROT_GS0	R/W	0h	DMA WR Protection For GS0 RAM: 0: DMA Writes are allowed. 1: DMA Writes are blocked. Reset type: SYSRSn
1	CPUWRPROT_GS0	R/W	0h	CPU WR Protection For GS0 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
0	FETCHPROT_GS0	R/W	0h	Fetch Protection For GS0 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

### 3.16.14.23 GSxTEST Register (Offset = 50h) [Reset = 0000000h]

GSxTEST is shown in [Figure 3-271](#) and described in [Table 3-303](#).

Return to the [Summary Table](#).

Global Shared RAM TEST Register

**Figure 3-271. GSxTEST Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
TEST_GS3		TEST_GS2		TEST_GS1		TEST_GS0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-303. GSxTEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	TEST_GS3	R/W	0h	Selects the defferent modes for GS3 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn



**Table 3-303. GSxTEST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-4	TEST_GS2	R/W	0h	<p>Selects the defferent modes for GS2 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
3-2	TEST_GS1	R/W	0h	<p>Selects the defferent modes for GS1 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
1-0	TEST_GS0	R/W	0h	<p>Selects the defferent modes for GS0 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>

### 3.16.14.24 GSxINIT Register (Offset = 52h) [Reset = 0000000h]

GSxINIT is shown in [Figure 3-272](#) and described in [Table 3-304](#).

Return to the [Summary Table](#).

Global Shared RAM Init Register

**Figure 3-272. GSxINIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	INIT_GS3	INIT_GS2	INIT_GS1	INIT_GS0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-304. GSxINIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RESERVED	R-0/W1S	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	RESERVED	R-0/W1S	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	RESERVED	R-0/W1S	0h	Reserved
9	RESERVED	R-0/W1S	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R-0/W1S	0h	Reserved
6	RESERVED	R-0/W1S	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	RESERVED	R-0/W1S	0h	Reserved
3	INIT_GS3	R-0/W1S	0h	RAM Initialization control for GS3 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
2	INIT_GS2	R-0/W1S	0h	RAM Initialization control for GS2 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
1	INIT_GS1	R-0/W1S	0h	RAM Initialization control for GS1 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn

**Table 3-304. GSxINIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INIT_GS0	R-0/W1S	0h	RAM Initialization control for GS0 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn

### 3.16.14.25 GSxINITDONE Register (Offset = 54h) [Reset = 0000000h]

GSxINITDONE is shown in [Figure 3-273](#) and described in [Table 3-305](#).

Return to the [Summary Table](#).

Global Shared RAM InitDone Status Register

**Figure 3-273. GSxINITDONE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	INITDONE_GS 3	INITDONE_GS 2	INITDONE_GS 1	INITDONE_GS 0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-305. GSxINITDONE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	INITDONE_GS3	R	0h	RAM Initialization status for GS3 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
2	INITDONE_GS2	R	0h	RAM Initialization status for GS2 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
1	INITDONE_GS1	R	0h	RAM Initialization status for GS1 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn

**Table 3-305. GSxINITDONE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INITDONE_GS0	R	0h	RAM Initialization status for GS0 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn

### 3.16.14.26 GSxRAMTEST\_LOCK Register (Offset = 56h) [Reset = 0000000h]

GSxRAMTEST\_LOCK is shown in [Figure 3-274](#) and described in [Table 3-306](#).

Return to the [Summary Table](#).

Lock register to GSx RAM TEST registers

**Figure 3-274. GSxRAMTEST\_LOCK Register**

31								30								29								28								27								26								25								24							
KEY																																																															
R-0/W-0h																																																															
23								22								21								20								19								18								17								16							
KEY																																																															
R-0/W-0h																																																															
15								14								13								12								11								10								9								8							
RESERVED								RESERVED								RESERVED								RESERVED								RESERVED								RESERVED								RESERVED								RESERVED							
R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h							
7								6								5								4								3								2								1								0							
RESERVED								RESERVED								RESERVED								RESERVED								GS3								GS2								GS1								GS0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 3-306. GSxRAMTEST\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	GS3	R/W	0h	0: Allows writes to GSxTEST.TEST_GS3 field. 1: Blocks writes to GSxTEST.TEST_GS3 field. Reset type: SYSRSn
2	GS2	R/W	0h	0: Allows writes to GSxTEST.TEST_GS2 field. 1: Blocks writes to GSxTEST.TEST_GS2 field. Reset type: SYSRSn
1	GS1	R/W	0h	0: Allows writes to GSxTEST.TEST_GS1 field. 1: Blocks writes to GSxTEST.TEST_GS1 field. Reset type: SYSRSn
0	GS0	R/W	0h	0: Allows writes to GSxTEST.TEST_GS0 field. 1: Blocks writes to GSxTEST.TEST_GS0 field. Reset type: SYSRSn

### 3.16.14.27 MSGxLOCK Register (Offset = 60h) [Reset = 0000000h]

MSGxLOCK is shown in [Figure 3-275](#) and described in [Table 3-307](#).

Return to the [Summary Table](#).

Message RAM Config Lock Register

**Figure 3-275. MSGxLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	LOCK_DMATO CLA1	LOCK_CLA1TO DMA	RESERVED	RESERVED	LOCK_CLA1TO CPU	LOCK_CPUTO CLA1	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-307. MSGxLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	RESERVED	R	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	LOCK_DMATOCLA1	R/W	0h	Locks the write to access protection, controller select, initialization control and test for DMATOCLA1 RAM: 0: Write to TEST, INIT fields are allowed. 1: Write to TEST, INIT fields are blocked. Reset type: SYSRSn
5	LOCK_CLA1TODMA	R/W	0h	Locks the write to access protection, controller select, initialization control and test for CLA1TODMA RAM: 0: Write to TEST, INIT fields are allowed. 1: Write to TEST, INIT fields are blocked. Reset type: SYSRSn
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	LOCK_CLA1TOCPU	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for CLA1TOCPU RAM: 0: Write to TEST, INIT fields are allowed. 1: Write to TEST, INIT fields are blocked. Reset type: SYSRSn
1	LOCK_CPUTOCLA1	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for CPUTOCLA1 RAM: 0: Write to TEST, INIT fields are allowed. 1: Write to TEST, INIT fields are blocked. Reset type: SYSRSn

**Table 3-307. MSGxLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RESERVED	R/W	0h	Reserved



### 3.16.14.28 MSGxCOMMIT Register (Offset = 62h) [Reset = 0000000h]

MSGxCOMMIT is shown in [Figure 3-276](#) and described in [Table 3-308](#).

Return to the [Summary Table](#).

Message RAM Config Lock Commit Register

**Figure 3-276. MSGxCOMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
RESERVED	COMMIT_DMA TOCLA1	COMMIT_CLA1 TODMA	RESERVED	RESERVED	COMMIT_CLA1 TOCPU	COMMIT_CPU TOCLA1	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-308. MSGxCOMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	RESERVED	R	0h	Reserved
11	RESERVED	R/WOnce	0h	Reserved
10	RESERVED	R/WOnce	0h	Reserved
9	RESERVED	R/WOnce	0h	Reserved
8	RESERVED	R/WOnce	0h	Reserved
7	RESERVED	R/WOnce	0h	Reserved
6	COMMIT_DMATOCLA1	R/WOnce	0h	Locks the write to access protection, controller select, initialization control and test register fields for DMATOCLA1 RAM: 0: Write to TEST, INIT fields are allowed based on value of corresponding lock field in MSGxLOCK register. 1: Write to TEST, INIT fields are permanently blocked. Reset type: SYSRSn
5	COMMIT_CLA1TODMA	R/WOnce	0h	Locks the write to access protection, controller select, initialization control and test register fields for CLA1TODMA RAM: 0: Write to TEST, INIT fields are allowed based on value of corresponding lock field in MSGxLOCK register. 1: Write to TEST, INIT fields are permanently blocked. Reset type: SYSRSn
4	RESERVED	R/WOnce	0h	Reserved
3	RESERVED	R/WOnce	0h	Reserved
2	COMMIT_CLA1TOCPU	R/WOnce	0h	Locks the write to access protection, controller select, initialization control and test register fields for CLA1TOCPU RAM: 0: Write to TEST, INIT fields are allowed based on value of corresponding lock field in MSGxLOCK register. 1: Write to TEST, INIT fields are permanently blocked. Reset type: SYSRSn

**Table 3-308. MSGxCOMMIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	COMMIT_CPUOCLA1	R/WOnce	0h	Locks the write to access protection, controller select, initialization control and test register fields for CPUOCLA1 RAM: 0: Write to TEST, INIT fields are allowed based on value of corresponding lock field in MSGxLOCK register. 1: Write to TEST, INIT fields are permanently blocked. Reset type: SYSRSn
0	RESERVED	R/WOnce	0h	Reserved

### 3.16.14.29 MSGxTEST Register (Offset = 70h) [Reset = 0000000h]

MSGxTEST is shown in [Figure 3-277](#) and described in [Table 3-309](#).

Return to the [Summary Table](#).

Message RAM TEST Register

**Figure 3-277. MSGxTEST Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED		TEST_DMATOCCLA1		TEST_CLA1TODMA		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		TEST_CLA1TOCPU		TEST_CPUCCLA1		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-309. MSGxTEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	TEST_DMATOCCLA1	R/W	0h	Selects the different modes for DMATOCCLA1 MSG RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
11-10	TEST_CLA1TODMA	R/W	0h	Selects the different modes for CLA1TODMA MSG RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved

**Table 3-309. MSGxTEST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-4	TEST_CLA1TOCPU	R/W	0h	Selects the defferent modes for CLA1TOCPU MSG RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
3-2	TEST_CPUTOCLA1	R/W	0h	Selects the defferent modes for CPUTOCLA1 MSG RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
1-0	RESERVED	R/W	0h	Reserved

### 3.16.14.30 MSGxINIT Register (Offset = 72h) [Reset = 0000000h]

MSGxINIT is shown in [Figure 3-278](#) and described in [Table 3-310](#).

Return to the [Summary Table](#).

Message RAM Init Register

**Figure 3-278. MSGxINIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	INIT_DMATOC LA1	INIT_CLA1TOD MA	RESERVED	RESERVED	INIT_CLA1TOC PU	INIT_CPUTOCL A1	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-310. MSGxINIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	RESERVED	R	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	RESERVED	R-0/W1S	0h	Reserved
9	RESERVED	R-0/W1S	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R-0/W1S	0h	Reserved
6	INIT_DMATOC LA1	R-0/W1S	0h	RAM Initialization control for DMATOC LA1 MSG RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
5	INIT_CLA1TOD MA	R-0/W1S	0h	RAM Initialization control for CLA1TOD MA MSG RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
4	RESERVED	R-0/W1S	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	INIT_CLA1TOC PU	R-0/W1S	0h	RAM Initialization control for CLA1TOC PU MSG RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
1	INIT_CPUTOCL A1	R-0/W1S	0h	RAM Initialization control for CPUTOCL A1 MSG RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
0	RESERVED	R-0/W1S	0h	Reserved

### 3.16.14.31 MSGxINITDONE Register (Offset = 74h) [Reset = 0000000h]

MSGxINITDONE is shown in [Figure 3-279](#) and described in [Table 3-311](#).

Return to the [Summary Table](#).

Message RAM InitDone Status Register

**Figure 3-279. MSGxINITDONE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	INITDONE_DM ATOCLA1	INITDONE_CL A1TODMA	RESERVED	RESERVED	INITDONE_CL A1TOCPU	INITDONE_CP UTOCLA1	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-311. MSGxINITDONE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	INITDONE_DMATOCCLA1	R	0h	RAM Initialization status for DMATOCCLA1 MSG RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
5	INITDONE_CLA1TODMA	R	0h	RAM Initialization status for CLA1TODMA MSG RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	INITDONE_CLA1TOCPU	R	0h	RAM Initialization status for CLA1TOCPU MSG RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
1	INITDONE_CPUTOCCLA1	R	0h	RAM Initialization status for CPUTOCCLA1 MSG RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

### 3.16.14.32 MSGxRAMTEST\_LOCK Register (Offset = 76h) [Reset = 0000000h]

MSGxRAMTEST\_LOCK is shown in [Figure 3-280](#) and described in [Table 3-312](#).

Return to the [Summary Table](#).

Lock register for MSGx RAM TEST Register

**Figure 3-280. MSGxRAMTEST\_LOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	DMATOCCLA1	CLA1TODMA	RESERVED	RESERVED	CLA1TOCPU	CPUTOCLA1	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-312. MSGxRAMTEST\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn
15-12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	DMATOCCLA1	R/W	0h	0: Allows writes to MSGxTEST.TEST_DMATOCCLA1 field 1: Blocks writes to MSGxTEST.TEST_DMATOCCLA1 field Reset type: SYSRSn
5	CLA1TODMA	R/W	0h	0: Allows writes to MSGxTEST.TEST_CLA1TODMA field 1: Blocks writes to MSGxTEST.TEST_CLA1TODMA field Reset type: SYSRSn
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	CLA1TOCPU	R/W	0h	0: Allows writes to MSGxTEST.TEST_CLA1TOCPU field 1: Blocks writes to MSGxTEST.TEST_CLA1TOCPU field Reset type: SYSRSn
1	CPUTOCLA1	R/W	0h	0: Allows writes to MSGxTEST.TEST_CPUTOCCLA1 field 1: Blocks writes to MSGxTEST.TEST_CPUTOCCLA1 field Reset type: SYSRSn
0	RESERVED	R/W	0h	Reserved

### 3.16.14.33 ROM\_LOCK Register (Offset = A0h) [Reset = 0000000h]

ROM\_LOCK is shown in [Figure 3-281](#) and described in [Table 3-313](#).

Return to the [Summary Table](#).

ROM Config Lock Register

**Figure 3-281. ROM\_LOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	LOCK_CLADAT AROM	LOCK_SECUR EROM	LOCK_BOOTR OM
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-313. ROM\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	LOCK_CLADATAROM	R/W	0h	Locks write access to test control fields (TEST and FORCE_ERROR) of CLADATAROM 0: Write access allowed 1: Write access blocked Reset type: SYSRSn
1	LOCK_SECUREROM	R/W	0h	Locks write access to test control fields (TEST and FORCE_ERROR) of SECUREROM 0: Write access allowed 1: Write access blocked Reset type: SYSRSn
0	LOCK_BOOTROM	R/W	0h	Locks write access to test control fields (TEST and FORCE_ERROR) of BOOTROM 0: Write access allowed 1: Write access blocked Reset type: SYSRSn



### 3.16.14.34 ROM\_TEST Register (Offset = A2h) [Reset = 0000000h]

ROM\_TEST is shown in [Figure 3-282](#) and described in [Table 3-314](#).

Return to the [Summary Table](#).

ROM TEST Register

**Figure 3-282. ROM\_TEST Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED		TEST_CLADATAROM		TEST_SECUREROM		TEST_BOOTROM	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-314. ROM\_TEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	TEST_CLADATAROM	R/W	0h	Selects the different modes for CLADATAROM: 00: Functional Mode. 01: same as '00' but Parity check on data read is disabled (for debug) 10: Parity Bits are visible on memory map (for debug) 11: Same as '00' but NMI is not generated on errors, used for diagnostics. (for diagnostics) Reset type: SYSRSn
3-2	TEST_SECUREROM	R/W	0h	Selects the different modes for SECUREROM: 00: Functional Mode. 01: same as '00' but Parity check on data read is disabled (for debug) 10: Parity Bits are visible on memory map (for debug) 11: Same as '00' but NMI is not generated on errors, used for diagnostics. (for diagnostics) Reset type: SYSRSn
1-0	TEST_BOOTROM	R/W	0h	Selects the different modes for BOOTROM: 00: Functional Mode. 01: same as '00' but Parity check on data read is disabled (for debug) 10: Parity Bits are visible on memory map (for debug) 11: Same as '00' but NMI is not generated on errors, used for diagnostics. (for diagnostics) Reset type: SYSRSn

### 3.16.14.35 ROM\_FORCE\_ERROR Register (Offset = A4h) [Reset = 0000000h]

ROM\_FORCE\_ERROR is shown in [Figure 3-283](#) and described in [Table 3-315](#).

Return to the [Summary Table](#).

ROM Force Error register

**Figure 3-283. ROM\_FORCE\_ERROR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	FORCE_CLAD ATAROM_ERR OR	FORCE_SECU REROM_ERRO R	FORCE_BOOT ROM_ERROR
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-315. ROM\_FORCE\_ERROR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	FORCE_CLADATAROM_ERROR	R/W	0h	Force parity error by feeding inverted Parity bit to Parity checking logic. Reset type: SYSRSn
1	FORCE_SECUREROM_ERROR	R/W	0h	Force parity error by feeding inverted Parity bit to Parity checking logic. Reset type: SYSRSn
0	FORCE_BOOTROM_ERROR	R/W	0h	Force parity error by feeding inverted Parity bit to Parity checking logic. Reset type: SYSRSn

### 3.16.15 ACCESS\_PROTECTION\_REGS Registers

Table 3-316 lists the memory-mapped registers for the ACCESS\_PROTECTION\_REGS registers. All register offset addresses not listed in Table 3-316 should be considered as reserved locations and the register contents should not be modified.

**Table 3-316. ACCESS\_PROTECTION\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	NMAVFLG	Non-Controller Access Violation Flag Register		<a href="#">Go</a>
2h	NMAVSET	Non-Controller Access Violation Flag Set Register	EALLOW	<a href="#">Go</a>
4h	NMAVCLR	Non-Controller Access Violation Flag Clear Register	EALLOW	<a href="#">Go</a>
6h	NMAVINTEN	Non-Controller Access Violation Interrupt Enable Register	EALLOW	<a href="#">Go</a>
8h	NMCPURDAVADDR	Non-Controller CPU Read Access Violation Address		<a href="#">Go</a>
Ah	NMCPUWRAVADDR	Non-Controller CPU Write Access Violation Address		<a href="#">Go</a>
Ch	NMCPUFAVADDR	Non-Controller CPU Fetch Access Violation Address		<a href="#">Go</a>
Eh	NMDMAWRAVADDR	Non-Controller DMA Write Access Violation Address		<a href="#">Go</a>
10h	NMCLA1RDAVADDR	Non-Controller CLA1 Read Access Violation Address		<a href="#">Go</a>
12h	NMCLA1WRAVADDR	Non-Controller CLA1 Write Access Violation Address		<a href="#">Go</a>
14h	NMCLA1FAVADDR	Non-Controller CLA1 Fetch Access Violation Address		<a href="#">Go</a>
1Ch	NMDMARDAVADDR	Non-Controller DMA Read Access Violation Address		<a href="#">Go</a>
20h	MAVFLG	Controller Access Violation Flag Register		<a href="#">Go</a>
22h	MAVSET	Controller Access Violation Flag Set Register	EALLOW	<a href="#">Go</a>
24h	MAVCLR	Controller Access Violation Flag Clear Register	EALLOW	<a href="#">Go</a>
26h	MAVINTEN	Controller Access Violation Interrupt Enable Register	EALLOW	<a href="#">Go</a>
28h	MCPUFAVADDR	Controller CPU Fetch Access Violation Address		<a href="#">Go</a>
2Ah	MCPUWRAVADDR	Controller CPU Write Access Violation Address		<a href="#">Go</a>
2Ch	MDMAWRAVADDR	Controller DMA Write Access Violation Address		<a href="#">Go</a>
3Ah	NMNPURDAVADDR	Non-Controller NPU Read Access Violation Address		<a href="#">Go</a>
3Ch	NMNPUWRAVADDR	Non-Controller NPU Write Access Violation Address		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-317 shows the codes that are used for access types in this section.

**Table 3-317. ACCESS\_PROTECTION\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write

**Table 3-317. ACCESS\_PROTECTION\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.16.15.1 NMAVFLG Register (Offset = 0h) [Reset = 0000000h]

NMAVFLG is shown in [Figure 3-284](#) and described in [Table 3-318](#).

Return to the [Summary Table](#).

Non-Controller Access Violation Flag Register

**Figure 3-284. NMAVFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED			NPUWRITE	NPUREAD	DMAREAD	RESERVED	RESERVED
R-0h			R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	CLA1FETCH	CLA1WRITE	CLA1READ	DMAWRITE	CPUFETCH	CPUWRITE	CPUREAD
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-318. NMAVFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-13	RESERVED	R	0h	Reserved
12	NPUWRITE	R	0h	Non Controller NPU Write Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
11	NPUREAD	R	0h	Non Controller NPU Read Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
10	DMAREAD	R	0h	Non Controller DMA Read Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	CLA1FETCH	R	0h	Non Controller CLA1 Fetch Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
5	CLA1WRITE	R	0h	Non Controller CLA1 Write Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
4	CLA1READ	R	0h	Non Controller CLA1 Read Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn

**Table 3-318. NMAVFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	DMAWRITE	R	0h	Non Controller DMA Write Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
2	CPUFETCH	R	0h	Non Controller CPU Fetch Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
1	CPUWRITE	R	0h	Non Controller CPU Write Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
0	CPUREAD	R	0h	Non Controller CPU Read Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn

### 3.16.15.2 NMAVSET Register (Offset = 2h) [Reset = 0000000h]

NMAVSET is shown in [Figure 3-285](#) and described in [Table 3-319](#).

Return to the [Summary Table](#).

Non-Controller Access Violation Flag Set Register

**Figure 3-285. NMAVSET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED			NPUWRITE	NPUREAD	DMAREAD	RESERVED	RESERVED
R-0h			R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	CLA1FETCH	CLA1WRITE	CLA1READ	DMAWRITE	CPUFETCH	CPUWRITE	CPUREAD
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-319. NMAVSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-13	RESERVED	R	0h	Reserved
12	NPUWRITE	R-0/W1S	0h	0: No action. 1: NPU Write Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
11	NPUREAD	R-0/W1S	0h	0: No action. 1: NPU Read Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
10	DMAREAD	R-0/W1S	0h	0: No action. 1: DMA Read Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
9	RESERVED	R-0/W1S	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R-0/W1S	0h	Reserved
6	CLA1FETCH	R-0/W1S	0h	0: No action. 1: CLA1 Fetch Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
5	CLA1WRITE	R-0/W1S	0h	0: No action. 1: CLA1 Write Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
4	CLA1READ	R-0/W1S	0h	0: No action. 1: CLA1 Read Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn

**Table 3-319. NMAVSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	DMAWRITE	R-0/W1S	0h	0: No action. 1: DMA Write Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
2	CPUFETCH	R-0/W1S	0h	0: No action. 1: CPU Fetch Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
1	CPUWRITE	R-0/W1S	0h	0: No action. 1: CPU Write Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
0	CPUREAD	R-0/W1S	0h	0: No action. 1: CPU Read Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn



### 3.16.15.3 NMAVCLR Register (Offset = 4h) [Reset = 0000000h]

NMAVCLR is shown in [Figure 3-286](#) and described in [Table 3-320](#).

Return to the [Summary Table](#).

Non-Controller Access Violation Flag Clear Register

**Figure 3-286. NMAVCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED			NPUWRITE	NPUREAD	DMAREAD	RESERVED	RESERVED
R-0h			R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	CLA1FETCH	CLA1WRITE	CLA1READ	DMAWRITE	CPUFETCH	CPUWRITE	CPUREAD
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-320. NMAVCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-13	RESERVED	R	0h	Reserved
12	NPUWRITE	R-0/W1S	0h	0: No action. 1: NPU Write Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
11	NPUREAD	R-0/W1S	0h	0: No action. 1: NPU Read Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
10	DMAREAD	R-0/W1S	0h	0: No action. 1: DMA Read Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
9	RESERVED	R-0/W1S	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R-0/W1S	0h	Reserved
6	CLA1FETCH	R-0/W1S	0h	0: No action. 1: CLA1 Fetch Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
5	CLA1WRITE	R-0/W1S	0h	0: No action. 1: CLA1 Write Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
4	CLA1READ	R-0/W1S	0h	0: No action. 1: CLA1 Read Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn

**Table 3-320. NMAVCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	DMAWRITE	R-0/W1S	0h	0: No action. 1: DMA Write Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
2	CPUFETCH	R-0/W1S	0h	0: No action. 1: CPU Fetch Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
1	CPUWRITE	R-0/W1S	0h	0: No action. 1: CPU Write Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
0	CPUREAD	R-0/W1S	0h	0: No action. 1: CPU Read Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn

### 3.16.15.4 NMAVINTEN Register (Offset = 6h) [Reset = 0000000h]

NMAVINTEN is shown in [Figure 3-287](#) and described in [Table 3-321](#).

Return to the [Summary Table](#).

Non-Controller Access Violation Interrupt Enable Register

**Figure 3-287. NMAVINTEN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED			NPUWRITE	NPUREAD	DMAREAD	RESERVED	RESERVED
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	CLA1FETCH	CLA1WRITE	CLA1READ	DMAWRITE	CPUFETCH	CPUWRITE	CPUREAD
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-321. NMAVINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-13	RESERVED	R	0h	Reserved
12	NPUWRITE	R/W	0h	0: NPU Non Controller Write Access Violation Interrupt is disabled. 1: NPU Non Controller Write Access Violation Interrupt is enabled. Reset type: SYSRSn
11	NPUREAD	R/W	0h	0: NPU Non Controller Read Access Violation Interrupt is disabled. 1: NPU Non Controller Read Access Violation Interrupt is enabled. Reset type: SYSRSn
10	DMAREAD	R/W	0h	0: DMA Non Controller Read Access Violation Interrupt is disabled. 1: DMA Non Controller Read Access Violation Interrupt is enabled. Reset type: SYSRSn
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	CLA1FETCH	R/W	0h	0: CLA1 Non Controller Fetch Access Violation Interrupt is disabled. 1: CLA1 Non Controller Fetch Access Violation Interrupt is enabled. Reset type: SYSRSn
5	CLA1WRITE	R/W	0h	0: CLA1 Non Controller Write Access Violation Interrupt is disabled. 1: CLA1 Non Controller Write Access Violation Interrupt is enabled. Reset type: SYSRSn
4	CLA1READ	R/W	0h	0: CLA1 Non Controller Read Access Violation Interrupt is disabled. 1: CLA1 Non Controller Read Access Violation Interrupt is enabled. Reset type: SYSRSn
3	DMAWRITE	R/W	0h	0: DMA Non Controller Write Access Violation Interrupt is disabled. 1: DMA Non Controller Write Access Violation Interrupt is enabled. Reset type: SYSRSn
2	CPUFETCH	R/W	0h	0: CPU Non Controller Fetch Access Violation Interrupt is disabled. 1: CPU Non Controller Fetch Access Violation Interrupt is enabled. Reset type: SYSRSn

**Table 3-321. NMAVINTEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CPUWRITE	R/W	0h	0: CPU Non Controller Write Access Violation Interrupt is disabled. 1: CPU Non Controller Write Access Violation Interrupt is enabled. Reset type: SYSRSn
0	CPUREAD	R/W	0h	0: CPU Non Controller Read Access Violation Interrupt is disabled. 1: CPU Non Controller Read Access Violation Interrupt is enabled. Reset type: SYSRSn

### 3.16.15.5 NMCPURDAVADDR Register (Offset = 8h) [Reset = 0000000h]

NMCPURDAVADDR is shown in [Figure 3-288](#) and described in [Table 3-322](#).

Return to the [Summary Table](#).

Non-Controller CPU Read Access Violation Address

**Figure 3-288. NMCPURDAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMCPURDAVADDR																															
R-0h																															

**Table 3-322. NMCPURDAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMCPURDAVADDR	R	0h	This register captures the address location for which non controller CPU read access violation occurred. Reset type: SYSRSn

### 3.16.15.6 NMCPUWRAVADDR Register (Offset = Ah) [Reset = 0000000h]

NMCPUWRAVADDR is shown in [Figure 3-289](#) and described in [Table 3-323](#).

Return to the [Summary Table](#).

Non-Controller CPU Write Access Violation Address

**Figure 3-289. NMCPUWRAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMCPUWRAVADDR																															
R-0h																															

**Table 3-323. NMCPUWRAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMCPUWRAVADDR	R	0h	This register captures the address location for which non controller CPU write access violation occurred. Reset type: SYSRSn

### 3.16.15.7 NMCPUFAVADDR Register (Offset = Ch) [Reset = 0000000h]

NMCPUFAVADDR is shown in [Figure 3-290](#) and described in [Table 3-324](#).

Return to the [Summary Table](#).

Non-Controller CPU Fetch Access Violation Address

**Figure 3-290. NMCPUFAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMCPUFAVADDR																															
R-0h																															

**Table 3-324. NMCPUFAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMCPUFAVADDR	R	0h	This register captures the address location for which non controller CPU fetch access violation occurred. Reset type: SYSRSn

### 3.16.15.8 NMDMAWRAVADDR Register (Offset = Eh) [Reset = 0000000h]

NMDMAWRAVADDR is shown in [Figure 3-291](#) and described in [Table 3-325](#).

Return to the [Summary Table](#).

Non-Controller DMA Write Access Violation Address

**Figure 3-291. NMDMAWRAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMDMAWRAVADDR																															
R-0h																															

**Table 3-325. NMDMAWRAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMDMAWRAVADDR	R	0h	This register captures the address location for which non controller DMA write access violation occurred. Reset type: SYSRSn



### 3.16.15.9 NMCLA1RDAVADDR Register (Offset = 10h) [Reset = 0000000h]

NMCLA1RDAVADDR is shown in [Figure 3-292](#) and described in [Table 3-326](#).

Return to the [Summary Table](#).

Non-Controller CLA1 Read Access Violation Address

**Figure 3-292. NMCLA1RDAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMCLA1RDAVADDR																															
R-0h																															

**Table 3-326. NMCLA1RDAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMCLA1RDAVADDR	R	0h	This register captures the address location for which non controller CLA1 read access violation occurred. Reset type: SYSRSn

### 3.16.15.10 NMCLA1WRAVADDR Register (Offset = 12h) [Reset = 0000000h]

NMCLA1WRAVADDR is shown in [Figure 3-293](#) and described in [Table 3-327](#).

Return to the [Summary Table](#).

Non-Controller CLA1 Write Access Violation Address

**Figure 3-293. NMCLA1WRAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMCLA1WRAVADDR																															
R-0h																															

**Table 3-327. NMCLA1WRAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMCLA1WRAVADDR	R	0h	This register captures the address location for which non controller CLA1 write access violation occurred. Reset type: SYSRSn

### 3.16.15.11 NMCLA1FAVADDR Register (Offset = 14h) [Reset = 00000000h]

NMCLA1FAVADDR is shown in [Figure 3-294](#) and described in [Table 3-328](#).

Return to the [Summary Table](#).

Non-Controller CLA1 Fetch Access Violation Address

**Figure 3-294. NMCLA1FAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMCLA1FAVADDR																															
R-0h																															

**Table 3-328. NMCLA1FAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMCLA1FAVADDR	R	0h	This register captures the address location for which non controller CLA1 fetch access violation occurred. Reset type: SYSRSn

### 3.16.15.12 NMDMARDAVADDR Register (Offset = 1Ch) [Reset = 0000000h]

NMDMARDAVADDR is shown in [Figure 3-295](#) and described in [Table 3-329](#).

Return to the [Summary Table](#).

Non-Controller DMA Read Access Violation Address

**Figure 3-295. NMDMARDAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMDMARDAVADDR																															
R-0h																															

**Table 3-329. NMDMARDAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMDMARDAVADDR	R	0h	This register captures the address location for which non controller DMA read access violation occurred. Reset type: SYSRSn

### 3.16.15.13 MAVFLG Register (Offset = 20h) [Reset = 0000000h]

MAVFLG is shown in [Figure 3-296](#) and described in [Table 3-330](#).

Return to the [Summary Table](#).

Controller Access Violation Flag Register

**Figure 3-296. MAVFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	DMAWRITE	CPUWRITE	CPUFETCH
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 3-330. MAVFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	DMAWRITE	R	0h	Controller DMA Write Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
1	CPUWRITE	R	0h	Controller CPU Write Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
0	CPUFETCH	R	0h	Controller CPU Fetch Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn

### 3.16.15.14 MAVSET Register (Offset = 22h) [Reset = 0000000h]

MAVSET is shown in [Figure 3-297](#) and described in [Table 3-331](#).

Return to the [Summary Table](#).

Controller Access Violation Flag Set Register

**Figure 3-297. MAVSET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	DMAWRITE	CPUWRITE	CPUFETCH
R-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-331. MAVSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	DMAWRITE	R-0/W1S	0h	0: No action. 1: DMA Write Access Violation Flag in MAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
1	CPUWRITE	R-0/W1S	0h	0: No action. 1: CPU Write Access Violation Flag in MAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
0	CPUFETCH	R-0/W1S	0h	0: No action. 1: CPU Fetch Access Violation Flag in MAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn

### 3.16.15.15 MAVCLR Register (Offset = 24h) [Reset = 0000000h]

MAVCLR is shown in [Figure 3-298](#) and described in [Table 3-332](#).

Return to the [Summary Table](#).

Controller Access Violation Flag Clear Register

**Figure 3-298. MAVCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	DMAWRITE	CPUWRITE	CPUFETCH
R-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-332. MAVCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	DMAWRITE	R-0/W1S	0h	0: No action. 1: DMA Write Access Violation Flag in MAVFLG register will be cleared. Reset type: SYSRSn
1	CPUWRITE	R-0/W1S	0h	0: No action. 1: CPU Write Access Violation Flag in MAVFLG register will be cleared . Reset type: SYSRSn
0	CPUFETCH	R-0/W1S	0h	0: No action. 1: CPU Fetch Access Violation Flag in MAVFLG register will be cleared. Reset type: SYSRSn

### 3.16.15.16 MAVINTEN Register (Offset = 26h) [Reset = 0000000h]

MAVINTEN is shown in [Figure 3-299](#) and described in [Table 3-333](#).

Return to the [Summary Table](#).

Controller Access Violation Interrupt Enable Register

**Figure 3-299. MAVINTEN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	DMAWRITE	CPUWRITE	CPUFETCH
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-333. MAVINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	DMAWRITE	R/W	0h	0: DMA Write Access Violation Interrupt is disabled. 1: DMA Write Access Violation Interrupt is enabled. Reset type: SYSRSn
1	CPUWRITE	R/W	0h	0: CPU Write Access Violation Interrupt is disabled. 1: CPU Write Access Violation Interrupt is enabled. Reset type: SYSRSn
0	CPUFETCH	R/W	0h	0: CPU Fetch Access Violation Interrupt is disabled. 1: CPU Fetch Access Violation Interrupt is enabled. Reset type: SYSRSn



### 3.16.15.17 MCPUFAVADDR Register (Offset = 28h) [Reset = 00000000h]

MCPUFAVADDR is shown in [Figure 3-300](#) and described in [Table 3-334](#).

Return to the [Summary Table](#).

Controller CPU Fetch Access Violation Address

**Figure 3-300. MCPUFAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MCPUFAVADDR																															
R-0h																															

**Table 3-334. MCPUFAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MCPUFAVADDR	R	0h	This register captures the address location for which controller CPU fetch access violation occurred. Reset type: SYSRSn

### 3.16.15.18 MCPUWRAVADDR Register (Offset = 2Ah) [Reset = 0000000h]

MCPUWRAVADDR is shown in [Figure 3-301](#) and described in [Table 3-335](#).

Return to the [Summary Table](#).

Controller CPU Write Access Violation Address

**Figure 3-301. MCPUWRAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MCPUWRAVADDR																															
R-0h																															

**Table 3-335. MCPUWRAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MCPUWRAVADDR	R	0h	This register captures the address location for which controller CPU write access violation occurred. Reset type: SYSRSn

### 3.16.15.19 MDMAWRVADDR Register (Offset = 2Ch) [Reset = 0000000h]

MDMAWRVADDR is shown in [Figure 3-302](#) and described in [Table 3-336](#).

Return to the [Summary Table](#).

Controller DMA Write Access Violation Address

**Figure 3-302. MDMAWRVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MDMAWRVADDR																															
R-0h																															

**Table 3-336. MDMAWRVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MDMAWRVADDR	R	0h	This register captures the address location for which controller DMA write access violation occurred. Reset type: SYSRSn

### 3.16.15.20 NMNPURDAVADDR Register (Offset = 3Ah) [Reset = 0000000h]

NMNPURDAVADDR is shown in [Figure 3-303](#) and described in [Table 3-337](#).

Return to the [Summary Table](#).

Non-Controller NPU Read Access Violation Address

**Figure 3-303. NMNPURDAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMNPURDAVADDR																															
R-0h																															

**Table 3-337. NMNPURDAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMNPURDAVADDR	R	0h	This register captures the address location for which non controller NPU read access violation occurred. Reset type: SYSRSn

### 3.16.15.21 NMNPUWRAVADDR Register (Offset = 3Ch) [Reset = 0000000h]

NMNPUWRAVADDR is shown in [Figure 3-304](#) and described in [Table 3-338](#).

Return to the [Summary Table](#).

Non-Controller NPU Write Access Violation Address

**Figure 3-304. NMNPUWRAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMNPUWRAVADDR																															
R-0h																															

**Table 3-338. NMNPUWRAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMNPUWRAVADDR	R	0h	This register captures the address location for which non controller NPU write access violation occurred. Reset type: SYSRSn

### 3.16.16 MEMORY\_ERROR\_REGS Registers

Table 3-339 lists the memory-mapped registers for the MEMORY\_ERROR\_REGS registers. All register offset addresses not listed in Table 3-339 should be considered as reserved locations and the register contents should not be modified.

**Table 3-339. MEMORY\_ERROR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	UCERRFLG	Uncorrectable Error Flag Register		<a href="#">Go</a>
2h	UCERRSET	Uncorrectable Error Flag Set Register	EALLOW	<a href="#">Go</a>
4h	UCERRCLR	Uncorrectable Error Flag Clear Register	EALLOW	<a href="#">Go</a>
6h	UCCPUREADDR	Uncorrectable CPU Read Error Address		<a href="#">Go</a>
8h	UCDMAREADDR	Uncorrectable DMA Read Error Address		<a href="#">Go</a>
Ah	UCCLA1READDR	Uncorrectable CLA1 Read Error Address		<a href="#">Go</a>
10h	UCNPUREADDR	Uncorrectable NPU Read Error Address		<a href="#">Go</a>
1Ch	FLUCERRSTATUS	Flash read uncorrectable ecc err status		<a href="#">Go</a>
1Eh	FLCERRSTATUS	Flash read correctable ecc err status		<a href="#">Go</a>
20h	CERRFLG	Correctable Error Flag Register		<a href="#">Go</a>
22h	CERRSET	Correctable Error Flag Set Register	EALLOW	<a href="#">Go</a>
24h	CERRCLR	Correctable Error Flag Clear Register	EALLOW	<a href="#">Go</a>
26h	CCPUREADDR	Correctable CPU Read Error Address		<a href="#">Go</a>
28h	CDMAREADDR	Correctable DMA Read Error Address		<a href="#">Go</a>
2Ah	CCLA1READDR	Correctable CLA1 Read Error Address		<a href="#">Go</a>
2Eh	CERRCNT	Correctable Error Count Register		<a href="#">Go</a>
30h	CERRTHRES	Correctable Error Threshold Value Register	EALLOW	<a href="#">Go</a>
32h	CEINTFLG	Correctable Error Interrupt Flag Status Register		<a href="#">Go</a>
34h	CEINTCLR	Correctable Error Interrupt Flag Clear Register	EALLOW	<a href="#">Go</a>
36h	CEINTSET	Correctable Error Interrupt Flag Set Register	EALLOW	<a href="#">Go</a>
38h	CEINTEN	Correctable Error Interrupt Enable Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-340 shows the codes that are used for access types in this section.

**Table 3-340. MEMORY\_ERROR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.

**Table 3-340. MEMORY\_ERROR\_REGS Access Type Codes (continued)**

Access Type	Code	Description
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.16.16.1 UCERRFLG Register (Offset = 0h) [Reset = 0000000h]

UCERRFLG is shown in [Figure 3-305](#) and described in [Table 3-341](#).

Return to the [Summary Table](#).

Uncorrectable Error Flag Register

**Figure 3-305. UCERRFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		NPURDERR	RESERVED	RESERVED	CLA1RDERR	DMARDERR	CPURDERR
R-0h		R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-341. UCERRFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-6	RESERVED	R	0h	Reserved
5	NPURDERR	R	0h	NPU Uncorrectable Read Error Flag 0: No Error. 1: Uncorrectable error occurred during NPU read. Reset type: SYSRSn
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	CLA1RDERR	R	0h	CLA1 Uncorrectable Read Error Flag 0: No Error. 1: Uncorrectable error occurred during CLA1 read. Reset type: SYSRSn
1	DMARDERR	R	0h	DMA Uncorrectable Read Error Flag 0: No Error. 1: Uncorrectable error occurred during DMA read. Reset type: SYSRSn
0	CPURDERR	R	0h	CPU Uncorrectable Read Error Flag 0: No Error. 1: Uncorrectable error occurred during CPU read. Reset type: SYSRSn



### 3.16.16.2 UCERRSET Register (Offset = 2h) [Reset = 0000000h]

UCERRSET is shown in [Figure 3-306](#) and described in [Table 3-342](#).

Return to the [Summary Table](#).

Uncorrectable Error Flag Set Register

**Figure 3-306. UCERRSET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		NPURDERR	RESERVED	RESERVED	CLA1RDERR	DMARDERR	CPURDERR
R-0h		R-0/W1S-0h	R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-342. UCERRSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-6	RESERVED	R	0h	Reserved
5	NPURDERR	R-0/W1S	0h	0: No action. 1: NPU Read Error Flag in UCERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn
4	RESERVED	R	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	CLA1RDERR	R-0/W1S	0h	0: No action. 1: CLA1 Read Error Flag in UCERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn
1	DMARDERR	R-0/W1S	0h	0: No action. 1: DMA Read Error Flag in UCERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn
0	CPURDERR	R-0/W1S	0h	0: No action. 1: CPU Read Error Flag in UCERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn

### 3.16.16.3 UCERRCLR Register (Offset = 4h) [Reset = 0000000h]

UCERRCLR is shown in [Figure 3-307](#) and described in [Table 3-343](#).

Return to the [Summary Table](#).

Uncorrectable Error Flag Clear Register

**Figure 3-307. UCERRCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		NPURDERR	RESERVED	RESERVED	CLA1RDERR	DMARDERR	CPURDERR
R-0h		R-0/W1S-0h	R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-343. UCERRCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-6	RESERVED	R	0h	Reserved
5	NPURDERR	R-0/W1S	0h	0: No action. 1: NPU Read Error Flag in UCERRFLG register will be cleared. Reset type: SYSRSn
4	RESERVED	R	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	CLA1RDERR	R-0/W1S	0h	0: No action. 1: CLA1 Read Error Flag in UCERRFLG register will be cleared. Reset type: SYSRSn
1	DMARDERR	R-0/W1S	0h	0: No action. 1: DMA Read Error Flag in UCERRFLG register will be cleared . Reset type: SYSRSn
0	CPURDERR	R-0/W1S	0h	0: No action. 1: CPU Read Error Flag in UCERRFLG register will be cleared. Reset type: SYSRSn

### 3.16.16.4 UCCPUREADDR Register (Offset = 6h) [Reset = 0000000h]

UCCPUREADDR is shown in [Figure 3-308](#) and described in [Table 3-344](#).

Return to the [Summary Table](#).

Uncorrectable CPU Read Error Address

**Figure 3-308. UCCPUREADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UCCPUREADDR																															
R-0h																															

**Table 3-344. UCCPUREADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UCCPUREADDR	R	0h	This register captures the address location for which CPU read/fetch access resulted in uncorrectable ECC/Parity error. Reset type: SYSRSn

### 3.16.16.5 UCDMAREADDR Register (Offset = 8h) [Reset = 0000000h]

UCDMAREADDR is shown in [Figure 3-309](#) and described in [Table 3-345](#).

Return to the [Summary Table](#).

Uncorrectable DMA Read Error Address

**Figure 3-309. UCDMAREADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UCDMAREADDR																															
R-0h																															

**Table 3-345. UCDMAREADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UCDMAREADDR	R	0h	This register captures the address location for which DMA read access resulted in uncorrectable Parity error. Reset type: SYSRSn

### 3.16.16.6 UCCLA1READDR Register (Offset = Ah) [Reset = 0000000h]

UCCLA1READDR is shown in [Figure 3-310](#) and described in [Table 3-346](#).

Return to the [Summary Table](#).

Uncorrectable CLA1 Read Error Address

**Figure 3-310. UCCLA1READDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UCCLA1READDR																															
R-0h																															

**Table 3-346. UCCLA1READDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UCCLA1READDR	R	0h	This register captures the address location for which CLA1 read/ fetch access resulted in uncorrectable Parity error. Reset type: SYSRSn

### 3.16.16.7 UCNPUREADDR Register (Offset = 10h) [Reset = 0000000h]

UCNPUREADDR is shown in [Figure 3-311](#) and described in [Table 3-347](#).

Return to the [Summary Table](#).

Uncorrectable NPU Read Error Address

**Figure 3-311. UCNPUREADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UCNPUREADDR																															
R-0h																															

**Table 3-347. UCNPUREADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UCNPUREADDR	R	0h	This register captures the address location for which NPU read access resulted in uncorrectable ECC/Parity error. Reset type: SYSRSn

### 3.16.16.8 FLUCERRSTATUS Register (Offset = 1Ch) [Reset = 0000000h]

FLUCERRSTATUS is shown in [Figure 3-312](#) and described in [Table 3-348](#).

Return to the [Summary Table](#).

Flash read uncorrectable ecc err status

**Figure 3-312. FLUCERRSTATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						DIAG_H_FAIL	UNC_ERR_H
R-0h						R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED						DIAG_L_FAIL	UNC_ERR_L
R-0h						R-0h	R-0h

**Table 3-348. FLUCERRSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	DIAG_H_FAIL	R	0h	Status of redundant and functional ECC logic comparison check. 0 : Status of redundant and functional ECC logic comparison passed. 1 : Status of redundant and functional ECC logic comparison failed. Note : * The field gets updated along with UNC_ERR_H * This flag is cleared by writing a 1 to UCERRCLR.CPURDERR flag * UCERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn
8	UNC_ERR_H	R	0h	Uncorrectable error. A value of 1 indicates that an un-correctable error occurred in upper 64bits of a 128-bit aligned address. Note : * This flag is cleared by writing a 1 to UCERRCLR.CPURDERR flag * UCERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn
7-2	RESERVED	R	0h	Reserved
1	DIAG_L_FAIL	R	0h	Status of redundant and functional ECC logic comparison check. 0 : Status of redundant and functional ECC logic comparison passed. 1 : Status of redundant and functional ECC logic comparison failed. Note : * The field gets updated along with UNC_ERR_L * This flag is cleared by writing a 1 to UCERRCLR.CPURDERR flag * UCERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn
0	UNC_ERR_L	R	0h	Uncorrectable error. A value of 1 indicates that an un-correctable error occurred in lower 64bits of a 128-bit aligned address. Note : * This flag is cleared by writing a 1 to UCERRCLR.CPURDERR flag * UCERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn

### 3.16.16.9 FLCERRSTATUS Register (Offset = 1Eh) [Reset = 0000000h]

FLCERRSTATUS is shown in [Figure 3-313](#) and described in [Table 3-349](#).

Return to the [Summary Table](#).

Flash read correctable ecc err status

**Figure 3-313. FLCERRSTATUS Register**

31	30	29	28	27	26	25	24
RESERVED		ERR_TYPE_H	ERR_POS_H				
R-0h		R-0h	R-0h				
23	22	21	20	19	18	17	16
ERR_POS_H	ERR_TYPE_L	ERR_POS_L					
R-0h	R-0h	R-0h					
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED	FAIL_1_H	FAIL_0_H	RESERVED	FAIL_1_L	FAIL_0_L
R-0h		R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-349. FLCERRSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R	0h	Reserved
29	ERR_TYPE_H	R	0h	Error type 0 Indicates that a single bit error occurred in upper 64 data bits of a 128-bit aligned address. 1 Indicates that a single bit error occurred in ECC check bits of upper 64bits of a 128-bit aligned address. Note : * This field is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this field. Reset type: SYSRSn
28-23	ERR_POS_H	R	0h	Error position. Bit position of the single bit error in upper 64bits of a 128-bit aligned address. The position is interpreted depending on whether the ERR_TYPE bit indicates a check bit or a data bit. If ERR_TYPE indicates a check bit error, the error position could range from 0 to 7, else it could range from 0 to 63. Note : * This field is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this field. Reset type: SYSRSn
22	ERR_TYPE_L	R	0h	Error type 0 Indicates that a single bit error occurred in lower 64 data bits of a 128-bit aligned address. 1 Indicates that a single bit error occurred in ECC check bits of lower 64bits of a 128-bit aligned address. Note : * This field is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this field. Reset type: SYSRSn



**Table 3-349. FLCERRSTATUS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-16	ERR_POS_L	R	0h	Error position. Bit position of the single bit error in lower 64bits of a 128-bit aligned address. The position is interpreted depending on whether the ERR_TYPE bit indicates a check bit or a data bit. If ERR_TYPE indicates a check bit error, the error position could range from 0 to 7, else it could range from 0 to 63. Note : * This field is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this field. Reset type: SYSRSn
15-6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	FAIL_1_H	R	0h	Fail on 1. 0 Fail on 1 single bit error did not occur in upper 64bits of a 128-bit aligned address. 1 A value of 1 would indicate that a single bit error occurred in upper 64bits of a 128-bit aligned address and the corrected value was 1. Note : * This flag is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn
3	FAIL_0_H	R	0h	Fail on 0. 0 Fail on 0 single bit error did not occur in upper 64bits of a 128-bit aligned address. 1 A value of 1 would indicate that a single bit error occurred in upper 64bits of a 128-bit aligned address and the corrected value was 0. Note : * This flag is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn
2	RESERVED	R	0h	Reserved
1	FAIL_1_L	R	0h	Fail on 1. 0 Fail on 1 single bit error did not occur in lower 64bits of a 128-bit aligned address. 1 A value of 1 would indicate that a single bit error occurred in lower 64bits of a 128-bit aligned address and the corrected value was 1. Note : * This flag is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn
0	FAIL_0_L	R	0h	Fail on 0. 0 Fail on 0 single bit error did not occur in lower 64bits of 128-bit data. 1 Would indicate that a single bit error occurred in lower 64bits of a 128-bit aligned address and the corrected value was 0. Note : * This flag is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn

### 3.16.16.10 CERRFLG Register (Offset = 20h) [Reset = 0000000h]

CERRFLG is shown in [Figure 3-314](#) and described in [Table 3-350](#).

Return to the [Summary Table](#).

Correctable Error Flag Register

**Figure 3-314. CERRFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	CLA1RDERR	DMARDERR	CPURDERR
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 3-350. CERRFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	CLA1RDERR	R	0h	CLA1 Correctable Read Error Flag 0: No Error. 1: Correctable error occurred during CLA1 read. Reset type: SYSRSn
1	DMARDERR	R	0h	DMA Correctable Read Error Flag 0: No Error. 1: Correctable error occurred during DMA read. Reset type: SYSRSn
0	CPURDERR	R	0h	CPU Correctable Read Error Flag 0: No Error. 1: Correctable error occurred during CPU read. Reset type: SYSRSn

### 3.16.16.11 CERRSET Register (Offset = 22h) [Reset = 0000000h]

CERRSET is shown in [Figure 3-315](#) and described in [Table 3-351](#).

Return to the [Summary Table](#).

Correctable Error Flag Set Register

**Figure 3-315. CERRSET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	CLA1RDERR	DMARDERR	CPURDERR
R-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-351. CERRSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	CLA1RDERR	R-0/W1S	0h	0: No action. 1: CLA1 Read Error Flag in CERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn
1	DMARDERR	R-0/W1S	0h	0: No action. 1: DMA Read Error Flag in CERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn
0	CPURDERR	R-0/W1S	0h	0: No action. 1: CPU Read Error Flag in CERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn

### 3.16.16.12 CERRCLR Register (Offset = 24h) [Reset = 0000000h]

CERRCLR is shown in [Figure 3-316](#) and described in [Table 3-352](#).

Return to the [Summary Table](#).

Correctable Error Flag Clear Register

**Figure 3-316. CERRCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	CLA1RDERR	DMARDERR	CPURDERR
R-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-352. CERRCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	CLA1RDERR	R-0/W1S	0h	0: No action. 1: CLA1 Read Error Flag in CERRFLG register will be cleared. Reset type: SYSRSn
1	DMARDERR	R-0/W1S	0h	0: No action. 1: DMA Read Error Flag in CERRFLG register will be cleared . Reset type: SYSRSn
0	CPURDERR	R-0/W1S	0h	0: No action. 1: CPU Read Error Flag in CERRFLG register will be cleared. Reset type: SYSRSn

### 3.16.16.13 CCPUREADDR Register (Offset = 26h) [Reset = 00000000h]

CCPUREADDR is shown in [Figure 3-317](#) and described in [Table 3-353](#).

Return to the [Summary Table](#).

Correctable CPU Read Error Address

**Figure 3-317. CCPUREADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CCPUREADDR																															
R-0h																															

**Table 3-353. CCPUREADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CCPUREADDR	R	0h	This register captures the address location for which CPU read/fetch access resulted in correctable ECC error. Reset type: SYSRSn

### 3.16.16.14 CDMAREADDR Register (Offset = 28h) [Reset = 0000000h]

CDMAREADDR is shown in [Figure 3-318](#) and described in [Table 3-354](#).

Return to the [Summary Table](#).

Correctable DMA Read Error Address

**Figure 3-318. CDMAREADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CDMAREADDR																															
R-0h																															

**Table 3-354. CDMAREADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CDMAREADDR	R	0h	This register captures the address location for which DMA read access resulted in correctable ECC error. Reset type: SYSRSn

### 3.16.16.15 CCLA1READDR Register (Offset = 2Ah) [Reset = 0000000h]

CCLA1READDR is shown in [Figure 3-319](#) and described in [Table 3-355](#).

Return to the [Summary Table](#).

Correctable CLA1 Read Error Address

**Figure 3-319. CCLA1READDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CCLA1READDR																															
R-0h																															

**Table 3-355. CCLA1READDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CCLA1READDR	R	0h	This register captures the address location for which CLA1 read/ fetch access resulted in correctable ECC error. Reset type: SYSRSn

### 3.16.16.16 CERRCNT Register (Offset = 2Eh) [Reset = 0000000h]

CERRCNT is shown in [Figure 3-320](#) and described in [Table 3-356](#).

Return to the [Summary Table](#).

Correctable Error Count Register

**Figure 3-320. CERRCNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CERRCNT																															
R-0h																															

**Table 3-356. CERRCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CERRCNT	R	0h	This register holds the count of how many times correctable error occurred. Reset type: SYSRSn



### 3.16.16.17 CERRTHRES Register (Offset = 30h) [Reset = 0000000h]

CERRTHRES is shown in [Figure 3-321](#) and described in [Table 3-357](#).

Return to the [Summary Table](#).

Correctable Error Threshold Value Register

**Figure 3-321. CERRTHRES Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CERRTHRES															
R-0h																R/W-0h															

**Table 3-357. CERRTHRES Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	CERRTHRES	R/W	0h	When value in CERRCNT register is greater than value configured in this register, correctable interrupt gets generated, if enabled. Reset type: SYSRSn

### 3.16.16.18 CEINTFLG Register (Offset = 32h) [Reset = 0000000h]

CEINTFLG is shown in [Figure 3-322](#) and described in [Table 3-358](#).

Return to the [Summary Table](#).

Correctable Error Interrupt Flag Status Register

**Figure 3-322. CEINTFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							CEINTFLAG
R-0h							R-0h

**Table 3-358. CEINTFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	CEINTFLAG	R	0h	Total corrected error count exceeded threshold Flag 0: Total correctable errors < Threshold value configured in CERRTHRES register. 1: Total correctable errors >= Threshold value configured in CERRTHRES register. Reset type: SYSRSn

### 3.16.16.19 CEINTCLR Register (Offset = 34h) [Reset = 0000000h]

CEINTCLR is shown in [Figure 3-323](#) and described in [Table 3-359](#).

Return to the [Summary Table](#).

Correctable Error Interrupt Flag Clear Register

**Figure 3-323. CEINTCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							CEINTCLR
R-0h							R-0/W1S-0h

**Table 3-359. CEINTCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	CEINTCLR	R-0/W1S	0h	0: No action. 1: Total corrected error count exceeded flag in CEINTFLG register will be cleared. Reset type: SYSRSn

### 3.16.16.20 CEINTSET Register (Offset = 36h) [Reset = 0000000h]

CEINTSET is shown in [Figure 3-324](#) and described in [Table 3-360](#).

Return to the [Summary Table](#).

Correctable Error Interrupt Flag Set Register

**Figure 3-324. CEINTSET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							CEINTSET
R-0h							R-0/W1S-0h

**Table 3-360. CEINTSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	CEINTSET	R-0/W1S	0h	0: No action. 1: Total corrected error count exceeded flag in CEINTFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn

### 3.16.16.21 CEINTEN Register (Offset = 38h) [Reset = 0000000h]

CEINTEN is shown in [Figure 3-325](#) and described in [Table 3-361](#).

Return to the [Summary Table](#).

Correctable Error Interrupt Enable Register

**Figure 3-325. CEINTEN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							CEINTEN
R-0h							R/W-0h

**Table 3-361. CEINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	CEINTEN	R/W	0h	0: Correctable Error Interrupt is disabled. 1: Correctable Error Interrupt is enabled. Reset type: SYSRSn

### 3.16.17 TEST\_ERROR\_REGS Registers

Table 3-362 lists the memory-mapped registers for the TEST\_ERROR\_REGS registers. All register offset addresses not listed in Table 3-362 should be considered as reserved locations and the register contents should not be modified.

**Table 3-362. TEST\_ERROR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CPU_RAM_TEST_ERROR_STS	Ram Test: Error Status Register		<a href="#">Go</a>
2h	CPU_RAM_TEST_ERROR_STS_CLR	Ram Test: Error Status Clear Register		<a href="#">Go</a>
4h	CPU_RAM_TEST_ERROR_ADDR	Ram Test: Error address register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-363 shows the codes that are used for access types in this section.

**Table 3-363. TEST\_ERROR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.16.17.1 CPU\_RAM\_TEST\_ERROR\_STS Register (Offset = 0h) [Reset = 0000000h]

CPU\_RAM\_TEST\_ERROR\_STS is shown in [Figure 3-326](#) and described in [Table 3-364](#).

Return to the [Summary Table](#).

Ram Test: Error Status Register

**Figure 3-326. CPU\_RAM\_TEST\_ERROR\_STS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						UNC_ERROR	COR_ERROR
R-0h						R-0h	R-0h

**Table 3-364. CPU\_RAM\_TEST\_ERROR\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	UNC_ERROR	R	0h	0: Indicates that there were no 'un-correctable errors' generated in the RAM/ROM test mode. 1: Indicates that 'un-correctable errors' wer generated in the RAM/ROM test mode. Reset type: SYSRSn
0	COR_ERROR	R	0h	0: Indicates that there were no 'correctable errors' generated in the RAM/ROM test mode. 1: Indicates that 'correctable errors' wer generated in the RAM/ROM test mode. Reset type: SYSRSn

### 3.16.17.2 CPU\_RAM\_TEST\_ERROR\_STS\_CLR Register (Offset = 2h) [Reset = 0000000h]

CPU\_RAM\_TEST\_ERROR\_STS\_CLR is shown in [Figure 3-327](#) and described in [Table 3-365](#).

Return to the [Summary Table](#).

Ram Test: Error Status Clear Register

**Figure 3-327. CPU\_RAM\_TEST\_ERROR\_STS\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						UNC_ERROR	COR_ERROR
R-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 3-365. CPU\_RAM\_TEST\_ERROR\_STS\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	UNC_ERROR	R-0/W1S	0h	0: No effect. 1: Clears the corresponding bit in CPU_RAM_TEST_ERROR_STS register. Reset type: SYSRSn
0	COR_ERROR	R-0/W1S	0h	0: No effect. 1: Clears the corresponding bit in CPU_RAM_TEST_ERROR_STS register. Reset type: SYSRSn



### 3.16.17.3 CPU\_RAM\_TEST\_ERROR\_ADDR Register (Offset = 4h) [Reset = 0000000h]

CPU\_RAM\_TEST\_ERROR\_ADDR is shown in [Figure 3-328](#) and described in [Table 3-366](#).

Return to the [Summary Table](#).

Ram Test: Error address register

**Figure 3-328. CPU\_RAM\_TEST\_ERROR\_ADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR																															
R-0h																															

**Table 3-366. CPU\_RAM\_TEST\_ERROR\_ADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDR	R	0h	Address of the location where error was detected in RAM/ROM test modes. Reset type: SYSRSn

### 3.16.18 UID\_REGS Registers

Table 3-367 lists the memory-mapped registers for the UID\_REGS registers. All register offset addresses not listed in Table 3-367 should be considered as reserved locations and the register contents should not be modified.

**Table 3-367. UID\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	UID_PSRAND0	UID Psuedo-random 160 bit number		<a href="#">Go</a>
2h	UID_PSRAND1	UID Psuedo-random 160 bit number		<a href="#">Go</a>
4h	UID_PSRAND2	UID Psuedo-random 160 bit number		<a href="#">Go</a>
6h	UID_PSRAND3	UID Psuedo-random 160 bit number		<a href="#">Go</a>
8h	UID_PSRAND4	UID Psuedo-random 160 bit number		<a href="#">Go</a>
Ah	UID_UNIQUE0	UID Unique 64 bit number		<a href="#">Go</a>
Ch	UID_UNIQUE1	UID Unique 64 bit number		<a href="#">Go</a>
Eh	UID_CHECKSUM	UID Checksum		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-368 shows the codes that are used for access types in this section.

**Table 3-368. UID\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value


### 3.16.18.1 UID\_PSRAND0 Register (Offset = 0h) [Reset = X0000000h]

UID\_PSRAND0 is shown in [Figure 3-329](#) and described in [Table 3-369](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

**Figure 3-329. UID\_PSRAND0 Register**



**Table 3-369. UID\_PSRAND0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RandomID	R	Xh	Psuedorandom portion of the UID Reset type: N/A


### 3.16.18.2 UID\_PSRAND1 Register (Offset = 2h) [Reset = X0000000h]

UID\_PSRAND1 is shown in [Figure 3-330](#) and described in [Table 3-370](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

**Figure 3-330. UID\_PSRAND1 Register**



**Table 3-370. UID\_PSRAND1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RandomID	R	Xh	Psuedorandom portion of the UID Reset type: N/A


### 3.16.18.3 UID\_PSRAND2 Register (Offset = 4h) [Reset = X0000000h]

UID\_PSRAND2 is shown in [Figure 3-331](#) and described in [Table 3-371](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

**Figure 3-331. UID\_PSRAND2 Register**



**Table 3-371. UID\_PSRAND2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RandomID	R	Xh	Psuedorandom portion of the UID Reset type: N/A

### 3.16.18.4 UID\_PSRAND3 Register (Offset = 6h) [Reset = X0000000h]

UID\_PSRAND3 is shown in [Figure 3-332](#) and described in [Table 3-372](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

**Figure 3-332. UID\_PSRAND3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RandomID																															
R-Xh																															

**Table 3-372. UID\_PSRAND3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RandomID	R	Xh	Psuedorandom portion of the UID Reset type: N/A


### 3.16.18.5 UID\_PSRAND4 Register (Offset = 8h) [Reset = X0000000h]

UID\_PSRAND4 is shown in [Figure 3-333](#) and described in [Table 3-373](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

**Figure 3-333. UID\_PSRAND4 Register**



**Table 3-373. UID\_PSRAND4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RandomID	R	Xh	Psuedorandom portion of the UID Reset type: N/A

### 3.16.18.6 UID\_UNIQUE0 Register (Offset = Ah) [Reset = X0000000h]

UID\_UNIQUE0 is shown in [Figure 3-334](#) and described in [Table 3-374](#).

Return to the [Summary Table](#).

UID Unique 64 bit number

**Figure 3-334. UID\_UNIQUE0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UniqueID																															
R-Xh																															

**Table 3-374. UID\_UNIQUE0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UniqueID	R	Xh	Unique portion of the UID. This identifier will be unique across all devices with the same PARTIDH. Reset type: N/A



### 3.16.18.7 UID\_UNIQUE1 Register (Offset = Ch) [Reset = X0000000h]

UID\_UNIQUE1 is shown in [Figure 3-335](#) and described in [Table 3-375](#).

Return to the [Summary Table](#).

UID Unique 64 bit number

**Figure 3-335. UID\_UNIQUE1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UniqueID																															
R-Xh																															

**Table 3-375. UID\_UNIQUE1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UniqueID	R	Xh	Unique portion of the UID. This identifier will be unique across all devices with the same PARTIDH. Reset type: N/A

### 3.16.18.8 UID\_CHECKSUM Register (Offset = Eh) [Reset = X0000000h]

UID\_CHECKSUM is shown in [Figure 3-336](#) and described in [Table 3-376](#).

Return to the [Summary Table](#).

Fletcher checksum of UID\_PSRAND and UID\_UNIQUE registers

**Figure 3-336. UID\_CHECKSUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Checksum																															
R-Xh																															

**Table 3-376. UID\_CHECKSUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Checksum	R	Xh	Fletcher checksum of UID_PSRANDx and UID_UNIQUE Reset type: N/A

Chapter 4  
**ROM Code and Peripheral Booting**

---



This chapter explains the boot procedure, the available boot modes, and the various details of the ROM code including memory maps, initializations, reset handling, and status information.

<b>4.1 Introduction</b> .....	<b>604</b>
<b>4.2 Device Boot Sequence</b> .....	<b>605</b>
<b>4.3 Device Boot Modes</b> .....	<b>605</b>
<b>4.4 Device Boot Configurations</b> .....	<b>606</b>
<b>4.5 Device Boot Flow Diagrams</b> .....	<b>611</b>
<b>4.6 Device Reset and Exception Handling</b> .....	<b>615</b>
<b>4.7 Boot ROM Description</b> .....	<b>617</b>
<b>4.8 Application Notes for Using the Bootloaders</b> .....	<b>648</b>
<b>4.9 Software</b> .....	<b>651</b>

## 4.1 Introduction

The purpose of this chapter is to explain the boot read-only memory (ROM) code functionality for the CPU core, including the boot procedure. This chapter also discusses the functions and features of the boot ROM code, and provides details about the ROM memory-map contents. On every reset, the device executes a boot sequence in the ROM depending on the reset type and boot configuration. This sequence initializes the device to run the application code. For the CPU, the boot ROM also contains peripheral bootloaders that can be used to load an application into RAM. These bootloaders can be disabled for safety or security purposes.

See [Table 4-1](#) for details on available boot features for the C28x CPU. Additionally, [Table 4-2](#) shows the sizes of the various ROMs on the device.

For details on the security APIs provided, refer to [Section 4.7.10](#).

Various tables are provided in ROM for use in software library, refer to [Section 4.7.7](#) for more details.

**Table 4-1. Boot System Overview**

Boot Feature	CPU
Initial boot process	Device reset
Boot mode selection	GPIOs
Boot modes supported	Flash boot Secure Flash boot Firmware update (FWU) Flash boot RAM boot
Peripheral boot loaders supported	Parallel IO SCI / Wait CANFD I2C SPI USB

**Table 4-2. ROM Memory**

ROM	CPU Size
Unsecure boot ROM	80KB
Secure ROM	16KB
CLA data ROM	8KB

### 4.1.1 ROM Related Collateral

#### Foundational Materials

- [Bootloading 101](#) (Video)

#### Getting Started Materials

- [Secure BOOT On C2000 Device Application Report](#)

#### Expert Materials

- [C2000 Software Controlled Firmware Update Process Application Report](#)

## 4.2 Device Boot Sequence

Table 4-3 describes the general boot ROM procedure each time the CPU core is reset.

During boot, boot ROM code updates a boot status location in RAM that details the actions taken during this process. Refer to Section 4.7.12 for more details.

**Table 4-3. Device Boot ROM Sequence**

Step	CPU Action
1	Initialize the device C28x CPU and M0/M1 RAM configuration
2	Initialize the device to use stack addressing mode, initialize DP to lower 64k and clear overflow mode bit
3	Trims are loaded from OTP and device configuration registers are programmed
4	On POR, all CPU RAMs (including GSxRAMs) are initialized. Boot continues once the 2KB RAMs are initialized.
5	Non-maskable interrupt (NMI) handling is enabled and DCSM initialization is performed.
6	If enabled, the MPOST POR memory test is run. The original clock frequency is NOT restored post MPOST execution.
7	Pull-ups are enabled on unbonded IOs
8	Device calibration is performed, setting the analog trims. Then resets are handled and RAM is checked for initialization completion.
9	The boot mode GPIO pins are polled to determine the boot mode to run. Boot loader is executed based on boot mode/configurations. Refer to Figure 4-1 for a flow chart of the boot sequences.
10	After the application is loaded, the watchdog is enabled before executing application

## 4.3 Device Boot Modes

This section explains the default boot modes, as well as all the available boot modes supported on this device. The boot ROM uses the boot mode select, general purpose input/output (GPIO) pins to determine the boot mode configuration.

### 4.3.1 Default Boot Modes

Table 4-4 shows the boot mode options available for selection by the default boot mode select pins. Users have the option to program the device to customize the boot modes selectable in the boot-up table as well as the boot mode select pin GPIOs used.

**Table 4-4. Device Default Boot Modes**

Boot Mode	GPIO24 (Default boot mode select pin 1)	GPIO32 (Default boot mode select pin 0)
Parallel IO	0	0
SCI / Wait Boot <sup>(1)</sup>	0	1
CAN(MCAN-NONFD)	1	0
Flash (USB) <sup>(2)</sup>	1	1

(1) SCI boot mode is used as a wait boot mode as long as SCI continues to wait for an 'A' or 'a' during the SCI autobaud lock process.

(2) If the default Flash entry address is not programmed, the boot mode switches to USB Boot for those devices that include the USB peripheral. On devices without a USB, the action is to enter the ITRAP ISR if the default Flash entry address is not programmed. The switch to USB boot is only supported for the default Flash entry address option and not all entry address options.

Refer to Section 4.7.8.1 for functional details of the boot modes.

Refer to Section 4.7.9 for GPIOs used for selecting the boot modes.

Refer to Section 4.4 for details of boot configurations.

### Note

All the peripheral boot modes that are supported use the first instance of the peripheral module (SCIA, SPIA, I2CA, MCANA, and so on). Whenever these boot modes are referred to in this chapter, such as SCI boot, the boot mode is actually referring to the first module instance, which means the SCI boot on the SCIA port. The same applies to the other peripheral boot modes.

### 4.3.2 Custom Boot Modes

Once the user programs a custom boot table in user OTP, an entry in the custom table is used for booting. Users can customize the boot mode select pins in the end system design by programming the BOOTPIN\_CONFIG location in user OTP. This allows customers to use 0, 1, 2, or 3 boot mode select pins as needed. You can also customize the boot definition table and indicate which location to boot from by programming the boot mode definition table in the BOOTDEF location of user OTP. [Table 4-5](#) shows the options for various boot modes.

**Table 4-5. Custom Boot Modes**

Boot Mode Number	Boot Modes
0	Parallel
1	SCI / Wait
2	CAN (MCAN-NONFD)
3	Flash
4	Wait
5	RAM
6	SPI
7	I2C
8	CAN-FD (MCAN-FD)
9	USB(If Applicable)
10	Secure Flash
11	FWU Flash

## 4.4 Device Boot Configurations

This section details what boot configurations are available and how to configure them. This device supports from **zero** boot mode select pins up to **three** boot mode select pins as well as from **one** configured boot mode up to **eight** configured boot modes.

To change and configure the device from the default settings to custom settings for your application, use the following process:

1. Determine all the various ways you want application to be able to boot. (For example: Primary boot option of Flash boot for your main application, secondary boot option of CAN boot for firmware updates, tertiary boot option of SCI boot for debugging)
2. Based on the number of boot modes needed, determine how many boot mode select pins (BMSPs) are required to select between your selected boot modes. (For example: **Two** BMSPs are required to select between **three** boot mode options)
3. Assign the required BMSPs to a physical GPIO pin. (For example, BMSP0 to GPIO10, BMSP1 to GPIO51, and BMSP2 left as default that is disabled). Refer to [Section 4.4.1](#) for all the details on performing these configurations.
4. Assign the determined boot mode definitions to indexes in your custom boot table that correlate to the decoded value of the BMSPs. For example, BOOTDEF0=Boot to Flash, BOOTDEF1=CAN Boot, BOOTDEF2=SCI Boot; all other BOOTDEFx are left as default/nothing). Refer to [Section 4.4.2](#) for all the details on setting up and configuring the custom boot mode table.

Additionally, [Section 4.4.3](#) provides some example use cases on how to configure the BMSPs and custom boot tables.

#### 4.4.1 Configuring Boot Mode Pins

This section explains how the boot mode select pins are customized by the user, by programming the BOOTPIN-CONFIG location (refer to [Table 4-6](#)) in the user-configurable dual-zone security module (DCSM) OTP. The location in the DCSM OTP is Z1-OTP-BOOTPIN-CONFIG or Z2-OTP-BOOTPIN-CONFIG. When debugging, EMU-BOOTPIN-CONFIG is the emulation equivalent of Z1-OTP-BOOTPIN-CONFIG/Z2-OTP-BOOTPIN-CONFIG, and can be programmed to experiment with different boot modes without writing to OTP. The device can be programmed to use **zero**, **one**, **two** or **three** boot mode select pins as needed.

---

#### Note

When using Z2-OTP-BOOTPIN-CONFIG, the configurations programmed in this location take priority over the configurations in Z1-OTP-BOOTPIN-CONFIG. It is recommended to use Z1-OTP-BOOTPIN-CONFIG first and then if OTP configurations need to be altered, switch to using Z2-OTP-BOOTPIN-CONFIG.

---

**Table 4-6. BOOTPIN-CONFIG Bit Fields**

Bit	Name	Description
31:24	Key	Write 0x5A to these 8-bits to tell the boot ROM code that the bits in this register are valid.
23:16	Boot Mode Select Pin 2 (BMSP2)	Refer to BMSP0 description.
15:8	Boot Mode Select Pin 1 (BMSP1)	Refer to BMSP0 description.
7:0	Boot Mode Select Pin 0 (BMSP0)	Set to the GPIO pin to be used during boot (up to 255). 0x0 = GPIO0 0x01 = GPIO1, and so on. Writing 0xFF disables this BMSP and this pin is no longer used to select the boot mode.

---

#### Note

The following GPIOs cannot be used as a BMSP. If selected for a particular BMSP, the boot ROM automatically selects the factory default GPIOs for BMSP0 and BMSP1. Factory default for BMSP2 is 0xFF, which disables the BMSP.

- GPIO36, GPIO38, GPIO39
  - GPIO82 to GPIO210, GPIO216 to GPIO223, GPIO225, GPIO229
  - GPIO231 to GPIO235, GPIO237 to GPIO241, GPIO243 to GPIO246
  - GPIO248 to GPIO252, and GPIO254
-

**Table 4-7. Standalone Boot Mode Select Pin Decoding**

BOOTPIN_CONFIG Key	BMSP0	BMSP1	BMSP2	Realized Boot Mode
!= 0x5A	Don't Care	Don't Care	Don't Care	Boot as defined by the factory default BMSPs
= 0x5A	0xFF	0xFF	0xFF	Boot as defined in the boot table for boot mode 0 (All BMSPs disabled)
	Valid GPIO	0xFF	0xFF	Boot as defined by the value of BMSP0 (BMSP1 and BMSP2 disabled)
	0xFF	Valid GPIO	0xFF	Boot as defined by the value of BMSP1 (BMSP0 and BMSP2 disabled)
	0xFF	0xFF	Valid GPIO	Boot as defined by the value of BMSP2 (BMSP0 and BMSP1 disabled)
	Valid GPIO	Valid GPIO	0xFF	Boot as defined by the values of BMSP0 and BMSP1 (BMSP2 disabled)
	Valid GPIO	0xFF	Valid GPIO	Boot as defined by the values of BMSP0 and BMSP2 (BMSP1 disabled)
	0xFF	Valid GPIO	Valid GPIO	Boot as defined by the values of BMSP1 and BMSP2 (BMSP0 disabled)
	Valid GPIO	Valid GPIO	Valid GPIO	Boot as defined by the values of BMSP0, BMSP1, and BMSP2
	Invalid GPIO	Valid GPIO	Valid GPIO	BMSP0 is reset to the factory default BMSP0 GPIO Boot as defined by the values of BMSP0, BMSP1, and BMSP2
	Valid GPIO	Invalid GPIO	Valid GPIO	BMSP1 is reset to the factory default BMSP1 GPIO Boot as defined by the values of BMSP0, BMSP1, and BMSP2
Valid GPIO	Valid GPIO	Invalid GPIO	BMSP2 is reset to the factory default state, which is disabled Boot as defined by the values of BMSP0 and BMSP1	

#### Note

When decoding the boot mode, BMSP0 is the least-significant bit and BMSP2 is the most-significant bit of the boot table index value. It is recommended when disabling BMSPs to start with disabling BMSP2. For example, in an instance when only using BMSP2 (BMSP1 and BMSP0 are disabled), then only the boot table indexes of 0 and 4 are selectable. In the instance when using only BMSP0, then the selectable boot table indexes are 0 and 1.



#### 4.4.2 Configuring Boot Mode Table Options

This section explains how to configure the boot definition table, BOOTDEF, for the device and the associated boot options. The 64-bit location is located in user-configurable DCSM OTP in the Z1-OTP-BOOTDEF-LOW and Z1-OTP-BOOTDEF-HIGH locations. When debugging, EMU-BOOTDEF-LOW and EMU-BOOTDEF-HIGH are the emulation equivalents of Z1-OTP-BOOTDEF-LOW and Z1-OTP-BOOTDEF-HIGH, and can be programmed to experiment with different boot mode options without writing to OTP. The range of customization to the boot definition table depends on how many boot mode select pins (BMSP) are being used. For example, 0 BMSPs equals to 1 table entry, 1 BMSP equals to 2 table entries, 2 BMSPs equals to 4 table entries, and 3 BMSPs equals to 8 table entries. Refer to [Section 4.4.3](#) for examples on how to setup the BOOTPIN\_CONFIG and BOOTDEF values.

#### Note

The locations Z2-OTP-BOOTDEF-LOW and Z2-OTP-BOOTDEF-HIGH is used instead of Z1-OTP-BOOTDEF-LOW and Z1-OTP-BOOTDEF-HIGH locations when Z2-OTP-BOOTPIN-CONFIG is configured. Refer to [Section 4.4.1](#) for more details on BOOTPIN\_CONFIG usage.

**Table 4-8. BOOTDEF Bit Fields**

BOOTDEF Name	Byte Position	Name	Description
BOOT_DEF0	7:0	[3:0] BOOT_DEF0 Mode	Set the boot mode number from <a href="#">Section 4.3.2</a> . Any unsupported boot mode causes the device to either go to wait boot (debugger connected) or boot to Flash (standalone).
		[7:4] BOOT_DEF0 Options	Set alternate / additional boot options. This can include changing the GPIOs for a particular boot peripheral or specifying a different Flash entry point. Refer to <a href="#">Section 4.7.9</a> for valid BOOTDEF values to set in the table.
BOOT_DEF1	15:8	BOOT_DEF1 Mode/Options	Refer to BOOT_DEF0 description.
BOOT_DEF2	23:16	BOOT_DEF2 Mode/Options	
BOOT_DEF3	31:24	BOOT_DEF3 Mode/Options	
BOOT_DEF4	39:32	BOOT_DEF4 Mode/Options	
BOOT_DEF5	47:40	BOOT_DEF5 Mode/Options	
BOOT_DEF6	55:48	BOOT_DEF6 Mode/Options	
BOOT_DEF7	63:56	BOOT_DEF7 Mode/Options	

### 4.4.3 Boot Mode Example Use Cases

This section demonstrates some use cases for configuring the boot mode select pins and boot modes.

#### 4.4.3.1 Zero Boot Mode Select Pins

This use case demonstrates a scenario for an application that does not use any boot mode select pins and always has the device boot to Flash.

1. Program the BOOTPIN\_CONFIG location in OTP as follows:
  - Set BOOTPIN\_CONFIG.BMSP0 to 0xFF
  - Set BOOTPIN\_CONFIG.BMSP1 to 0xFF
  - Set BOOTPIN\_CONFIG.BMSP2 to 0xFF
  - Set BOOTPIN\_CONFIG.KEY to 0x5A for boot ROM to treat these register bits as valid and use the custom boot table.
2. Program the BOOTDEF location options for the device. This essentially sets up a device-specific boot mode table. Refer to [Section 4.7.9](#) for valid BOOTDEF values to set in the table.
  - Set BOOTDEF.BOOTDEF0 to 0x03 for booting to Flash (entry address option 0). This sets Flash boot to boot table index 0.
  - Refer to [Section 4.7.2](#) for the available Flash entry points.

**Table 4-9. Zero Boot Pin Boot Table Result**

Boot Mode Table Number	Boot Mode
0	Flash Boot (0x03)

#### 4.4.3.2 One Boot Mode Select Pin

This use case demonstrates a scenario for an application using one boot mode select pin to select between booting to Flash or using CAN boot.

1. Program the BOOTPIN\_CONFIG location in OTP as follows:
  - Set BOOTPIN\_CONFIG.BMSP0 to a user specified GPIO, such as 0x0 for GPIO0
  - Set BOOTPIN\_CONFIG.BMSP1 to 0xFF
  - Set BOOTPIN\_CONFIG.BMSP2 to 0xFF
  - Set BOOTPIN\_CONFIG.KEY to 0x5A for boot ROM to treat these register bits as valid and use the custom boot table.
2. Program the BOOTDEF location options for the device. This essentially sets up a device-specific boot mode table. Refer to [Section 4.7.9](#) for valid BOOTDEF values to set in the table.
  - Set BOOTDEF.BOOTDEF0 to 0x02 for CAN booting. This sets CAN boot to boot table index 0.
  - Set BOOTDEF.BOOTDEF1 to 0x03 for booting to Flash (entry address option 0). This sets Flash boot to boot table index 1.

**Table 4-10. One Boot Pin Boot Table Result**

Boot Mode Table Number	Boot Mode
0	CAN Boot (0x02)
1	Flash Boot (0x03)

#### 4.4.3.3 Three Boot Mode Select Pins

This use case demonstrates a scenario for an application using three boot mode select pins to select between various boot modes in the custom boot table.

1. Program the BOOTPIN\_CONFIG location in OTP as follows:
  - Set BOOTPIN\_CONFIG.BMSP0 to a user specified GPIO, such as 0x0 for GPIO0
  - Set BOOTPIN\_CONFIG.BMSP1 to a user specified GPIO, such as 0x1 for GPIO1
  - Set BOOTPIN\_CONFIG.BMSP2 to a user specified GPIO, such as 0x2 for GPIO2
  - Set BOOTPIN\_CONFIG.KEY to 0x5A for boot ROM to treat these register bits as valid and use the custom boot table.
2. Program the BOOTDEF location options for the device. This essentially sets up a device-specific boot mode table. Refer to [Section 4.7.9](#) for valid BOOTDEF values to set in the table.
  - Set BOOTDEF.BOOTDEF0 to 0x02 for CAN booting. This sets CAN boot to boot table index 0.
  - Set BOOTDEF.BOOTDEF1 to 0x03 for booting to Flash (entry address option 0). This sets Flash boot to boot table index 1.
  - Set BOOTDEF.BOOTDEF2 to 0x24 for booting to wait boot (alternate option). This sets wait boot to boot table index 2.
  - Set BOOTDEF.BOOTDEF3 to 0x66 for SPI booting (alternate GPIO option 3). This sets SPI boot to boot table index 3.
  - Set BOOTDEF.BOOTDEF4 to 0x43 for booting to Flash (entry address option 2). This sets Flash boot to boot table index 4.

**Table 4-11. Three Boot Pins Boot Table Result**

Boot Mode Table Number	Boot Mode
0	CAN Boot (0x02)
1	Flash Boot (0x03)
2	Wait Boot - Alt (0x24)
3	SPI - Alt3 (0x66)
4	Flash Boot - Alt2 (0x43)
5, 6, 7	Not used in this example

## 4.5 Device Boot Flow Diagrams

This section details the boot flow diagrams for standalone and emulation boot flows.

### 4.5.1 Boot Flow

Upon reset, the CPU follows the boot flow shown in [Figure 4-1](#). Depending on whether a JTAG debugger is connected to the device, the CPU either continues booting following the emulation boot flow or the standalone boot flow.

---

#### Note

BOR follows same flow as POR.

---




Figure 4-1. Device Boot Flow

### 4.5.2 Emulation Boot Flow

Figure 4-2 shows the emulation boot flow when JTAG debugger is connected.




Figure 4-2. Emulation Boot Flow

### 4.5.3 Standalone Boot Flow

Figure 4-3 shows the standalone boot flow when no JTAG debugger is connected to the device.




Figure 4-3. CPU Standalone Boot Flow

## 4.6 Device Reset and Exception Handling

### 4.6.1 Reset Causes and Handling

Table 4-12 explains the actions each boot ROM performs upon reset for a specific reset cause.

**Table 4-12. Boot ROM Reset Causes and Actions**

Reset Source	Boot ROM Action
Power-On Reset (POR)	<ol style="list-style-type: none"> <li>1. Configure Clock Divider</li> <li>2. Flash Power Up</li> <li>3. Device configuration and trimming</li> <li>4. Lock PLL and use PLL if configured to do so</li> <li>5. RAM Initialization</li> <li>6. Continue default boot flow</li> </ol>
External Reset ( $\overline{XRS}$ ) Includes: <ul style="list-style-type: none"> <li>• Watchdog Reset (<math>\overline{WDRS}</math>)</li> <li>• NMI Watchdog Reset (<math>\overline{NMIWDRS}</math>)</li> <li>• Simulate External Reset (SIMRESET.<math>\overline{XRS}</math>)</li> </ul>	<ol style="list-style-type: none"> <li>1. Configure Clock Divider</li> <li>2. Flash Power Up</li> <li>3. Device configuration and trimming</li> <li>4. Lock PLL and use PLL if configured to do so</li> <li>5. Clear boot stack</li> <li>6. Continue default boot flow</li> </ol>
Secure Copy Code Reset ( $\overline{SCCRESET}$ )	<ol style="list-style-type: none"> <li>1. No change to CLK dividers or RAM</li> <li>2. Clear boot stack</li> <li>3. Continue default boot flow</li> </ol>
Simulate CPU Reset (SIMRESET)	<ol style="list-style-type: none"> <li>1. No change to CLK dividers or RAM</li> <li>2. Clear boot stack</li> <li>3. Continue default boot flow</li> </ol>
Debugger Reset ( $\overline{SYSRS}$ )	<ol style="list-style-type: none"> <li>1. No change to CLK dividers or RAM</li> <li>2. Clear boot stack</li> <li>3. Continue default boot flow</li> </ol>

## 4.6.2 Exceptions and Interrupts Handling

Table 4-13 explains the actions boot ROM performs if any exceptions occur during boot. The exception handling philosophy in most cases, is to log the error and continue booting to reach the application.

**Table 4-13. Boot ROM Exceptions and Actions**

Exception Event Source	Boot ROM Action	Event Logged
Clock Fail	Clear the NMI flag and continue to boot	Yes
RAM Uncorrectable Error ROM Parity Error	Perform RAM initialization and reset the device	Yes <sup>(1)</sup>
Flash Uncorrectable Error	Reset the device	Yes
System Debug (ERAD) NMI	Clear the NMI flag and continue to boot	Yes
RL NMI (CLB)	Clear the NMI flag and continue to boot	Yes
ITRAP Exception	Record memory address of where the illegal instruction was executed and let device reset	Yes
Unsupported PIE Interrupts	Ignore and continue to boot	No
OVF (Over Voltage Fault)	Not in the scope of boot code, let the device reset	No
Software Error	Software Self-test Error (SW writes to the NMI FLAG). Not in the scope of the boot code, let the device reset	No

- (1) A RAM uncorrectable error or ROM parity error clears the boot status information stored in RAM because a RAM initialization is performed to attempt to correct the error. Since the boot status information is erased, this exception can be identified in that a NMIWD reset occurred and all the RAMs are erased.



## 4.7 Boot ROM Description

This section explains the details regarding the device boot ROMs.

### 4.7.1 Boot ROM Configuration Registers

The boot ROM code involves several memory addresses and registers used during execution. There are two sets of configurations; one for emulation and one for standalone boot flow. The emulation locations located in RAM emulate the OTP configurations and can be written to as many times as needed. The user configurable DCSM OTP locations used in the standalone boot flow program the device OTP and hence can only be written once. [Table 4-14](#) details these locations. For bit field configuration details for BOOTPIN-CONFIG and BOOTDEF, see [Section 4.4.1](#) and [Section 4.4.2](#).

Additionally, the boot ROM supports boot configurations from DCSM zone 1 and zone 2 registers. Zone 2 configurations supercede zone 1 configurations, so it is recommended to use zone 1 configurations and use zone 2 as a secondary option.

**Table 4-14. Boot ROM Registers**

Boot Flow	Register Name	Boot ROM Name	Register Address	User OTP Address
Emulation	-	EMU-BOOTPIN-CONFIG	0x0000 0D00	-
	-	EMU-GPREG2	0x0000 0D02	-
	-	EMU-BOOTDEF-LOW	0x0000 0D04	-
	-	EMU-BOOTDEF-HIGH	0x0000 0D06	-
Standalone (Using Z1)	Z1-GPREG1	Z1-OTP-BOOTPIN-CONFIG	0x0005 F008	0x0007 8008
	Z1-GPREG2	Z1-OTP-BOOT-GPREG2	0x0005 F00A	0x0007 800A
	Z1-GPREG3	Z1-OTP-BOOTDEF-LOW	0x0005 F00C	0x0007 800C
	Z1-GPREG4	Z1-OTP-BOOTDEF-HIGH	0x0005 F00E	0x0007 800E
Standalone (Using Z2)	Z2-GPREG1	Z2-OTP-BOOTPIN-CONFIG	0x0005 F088	0x0007 8208
	Z2-GPREG2	Z2-OTP-BOOT-GPREG2	0x0005 F08A	0x0007 820A
	Z2-GPREG3	Z2-OTP-BOOTDEF-LOW	0x0005 F08C	0x0007 820C
	Z2-GPREG4	Z2-OTP-BOOTDEF-HIGH	0x0005 F08E	0x0007 820E

#### 4.7.1.1 Flash Write Protection

The Z1 GPREG2 register in OTP can selectively enable and disable write protection for selected Flash sectors in Flash banks 0 and 2. When the selected bits are programmed to a value of 0, the corresponding sectors can no longer be erased or programmed. This capability allows the user to create immutable Flash regions and along with the DCSM security module can be used to realize new secure code functions, including authentication algorithms.

[Table 4-15](#) explains how the bit field values from the user configurable DCSM OTP location, Z1-OTP-BOOT-GPREG2 or Z2-OTP-BOOT-GPREG2, are decoded by boot ROM.

---

#### Note

Z1-GPREG2 shares ECC with Z1-GPREG1, so users must program both these locations at the same time in User OTP.

---

**Table 4-15. DCSM Z1 GPREG2 Bit Fields**

Bit	Name	Description	Boot ROM Action
31:24	Key	Write 0x5A to indicate to the boot ROM code that the bits in this register are valid.	If user sets to 0x5A, boot ROM uses the values in this register. If set to any other value, boot ROM ignores values in this register.
23 <sup>(2)</sup>	WPROT_BANK2_SEC_28_31	Write Protect Flash Bank 2 Sectors 28-31	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
22 <sup>(2)</sup>	WPROT_BANK2_SEC_24_27	Write Protect Flash Bank 2 Sectors 24-27	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
21 <sup>(2)</sup>	WPROT_BANK2_SEC_20_23	Write Protect Flash Bank 2 Sectors 20-23	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
20 <sup>(2)</sup>	WPROT_BANK2_SEC_16_19	Write Protect Flash Bank 2 Sectors 16-19	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
19 <sup>(2)</sup>	WPROT_BANK2_SEC_12_15	Write Protect Flash Bank 2 Sectors 12-15	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
18 <sup>(2)</sup>	WPROT_BANK2_SEC_8_11	Write Protect Flash Bank 2 Sectors 8-11	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
17 <sup>(2)</sup>	WPROT_BANK2_SEC_0_7	Write Protect Flash Bank 2 Sectors 0-7	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
16 <sup>(2)</sup>	Reserved	Reserved	No Action
15 <sup>(2)</sup>	WPROT_BANK0_SEC_28_31	Write Protect Flash Bank 0 Sectors 28-31	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
14 <sup>(2)</sup>	WPROT_BANK0_SEC_24_27	Write Protect Flash Bank 0 Sectors 24-27	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
13 <sup>(2)</sup>	WPROT_BANK0_SEC_20_23	Write Protect Flash Bank 0 Sectors 20-23	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
12 <sup>(2)</sup>	WPROT_BANK0_SEC_16_19	Write Protect Flash Bank 0 Sectors 16-19	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
11 <sup>(2)</sup>	WPROT_BANK0_SEC_12_15	Write Protect Flash Bank 0 Sectors 12-15	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
10 <sup>(2)</sup>	WPROT_BANK0_SEC_8_11	Write Protect Flash Bank 0 Sectors 8-11	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
9 <sup>(2)</sup>	WPROT_BANK0_SEC_0_7	Write Protect Flash Bank 0 Sectors 0-7	0: Flash sectors cannot be erased or programmed 1: Flash sectors can be erased or programmed
8:7	MPOST <sup>(1)</sup>	0x0 = Run MPOST with PLL disabled (10MHz internal oscillator) 0x1 = Run MPOST with PLL enabled for 150MHz 0x2 = Run MPOST with PLL enabled for 75MHz 0x3 = Disable MPOST	When configured to a valid value, MPOST POR memory self-test runs on all device memories
6:4	ERROR_STS_PIN configuration	0x0 – GPIO24, MUX Option 13 0x1 – GPIO28, MUX Option 13 0x2 – GPIO29, MUX Option 13 0x3 – ERROR_STS function disabled 0x4 – GPIO55, MUX Option 9 0x5 – GPIO64, MUX Option 13 0x6 – GPIO73, MUX Option 13 0x7 – ERROR_STS function disabled (default)	This indicates which GPIO pin is supposed to be used as ERROR_PIN and boot ROM configures the mux the pin. The ERROR_STS pin mux configuration is locked by the boot ROM, but is not committed.
3:0	CJTAGNODEID	CJTAGNODEID[3:0]	Boot ROM takes this values and programs the lower 4 bits of the CJTAGNODEID register.

- (1) If MPOST is configured to run with PLL enabled and the PLL fails to lock, then the MPOST run is skipped. This does not apply, if MPOST is configured to use INTOSC2 with PLL disabled.
- (2) Bits 23:9 are only present on Z1 GPREG2 and are reserved for Z2 GPREG2

#### 4.7.1.2 MPOST Configuration

Two separate OTP locations determine if MPOST (Memory Power On Self Test) runs after a Power on Reset (POR) event. The first is the Z1/Z2 GPREG2 that is part of the Z1/Z2 OTP. The second is the Z1/Z2 DIAG location that is part of the Zone Select Block of the OTP. While both locations are in the OTP, and are write once only, the DIAG register is duplicated along with the other locations if the Link-Pointer is incremented.

Table 4-15 explains how the bit field values from the user configurable DCSM OTP location, Z1-OTP-BOOT-GPREG2 or Z2-OTP-BOOT-GPREG2, are decoded by boot ROM.

#### Note

Z1-GPREG2 shares ECC with Z1-GPREG1, so users can program both these locations at the same time in User OTP.

Table 4-16 explains how the bit field values from the user configurable DCSM OTP location, Z1-DIAG or Z2-DIAG, are decoded by the boot ROM.

**Table 4-16. DCSM Z1/Z2 DIAG Bit Fields**

Bit	Name	Description	Boot ROM Action
31:6	Reserved	Reserved	No Action
5:4	MPOST_EN	0x0 - Disable MPOST 0x1 - Enable MPOST 0x2 - Disable MPOST 0x3 - Disable MPOST	Value of 1 along with correct value in GPREG2 allows MPOST to run after POR event. All other values disable MPOST.
3:0	Reserved	Reserved	No Action

#### 4.7.2 Entry Points

This sections gives details about the entry point addresses for various boot modes. These entry points direct the boot ROM what address to branch to at the end of booting as per the selected boot mode.

Table 4-17 gives the entry point addresses for Flash boot mode.

Table 4-18 gives the entry point addresses for RAM boot mode.

**Table 4-17. Flash Entry Point Addresses**

Option	BOOTDEFx Value	Flash Sector	Address	Devices Supported
0	0x03	Bank 0 Sector 0	0x0008 0000	All
1	0x23	Bank 0 Sector 32	0x0008 8000	All
2	0x43	Bank 2 Sector 0	0x000C 0000	All
3	0x63	Bank 2 Sector 32	0x000C 8000	All
4	0x83	Bank 4 Sector 0	0x0010 0000	Device Dependent

**Table 4-18. RAM Entry Point Address**

Option	BOOTDEFx Value	RAM Entry Point	Package Supported
0	0x05	0x0000 0000	All

### 4.7.3 Wait Points

The wait mode puts the CPU in a loop in the boot ROM code and does not branch to the user application code. The device can enter wait boot mode either through manually being set or because of some issue during boot up. Using wait boot mode is recommended when using a debugger to avoid any JTAG issues. There is an ESTOP provided for debugging during Wait boot.

**Table 4-19. Wait Boot Options**

Option	BOOTDEFx Value	Watchdog Status	Device Supported
0 (default)	0x04	Enabled	All
1	0x24	Disabled	All

During boot ROM execution, there are situations where the CPU can enter a wait loop in the code. This state can occur for a variety of reasons. [Table 4-20](#) details the address ranges that the CPU PC register value falls between if the CPU has entered one of these instances.

Following are the actions for entering wait boot mode:

- Wait boot is set by the user as the boot mode.
- Boot mode is unrecognizable and a debugger is connected to the device.
- The emulation BOOTPIN\_CONFIG key is not equal to 0xA5 or 0x5A.
- An error occurs during emulation boot and the boot mode pins are decoded with a value not recognized as a valid boot mode.

**Table 4-20. Wait Point Addresses**

Address Range	Description
0x3F B8B9-0x3F B8C0	In Wait Boot Mode
0x3F C7D0-0x3F C7D8	In SCI Boot waiting on autobaud lock
0x3F EDFE-0x3F EEC8	In NMI Handler
0x3F EEC9-0x3F EEF9	In ITRAP ISR
0x3F CB96-0x3F CB9A	In Parallel boot waiting for control signal

### 4.7.4 Secure Flash Boot

Secure Flash boot mode is similar to Flash boot mode in that the boot flow branches to the configured memory address in Flash except only after the Flash memory contents have been authenticated. The Flash authentication uses a Cipher-based Message Authentication Protocol (CMAC) to authenticate 16KB of Flash starting from the configured Flash entry point address. The CMAC calculation requires a user-defined 128-bit key programmed in the CPU User OTP Zone 1 Header OTP CMACKEY bit field. Additionally, calculate the golden CMAC tag based on the 16KB Flash memory range and store the CMAC tag along with the user code at a hardcoded address in Flash. During secure Flash boot, the calculated CMAC tag is compared to the user golden CMAC tag in Flash to determine the pass/fail status of the CMAC authentication. When authentication passes, boot flow continues and branches to Flash to begin executing the application. When authentication fails, the device is reset.

For the available secure Flash boot entry address options, refer to [Section 4.7.2](#).

For generating the secure Flash golden CMAC tag for CPU, refer to the [TMS320C28x Assembly Language Tools User's Guide](#) within section "Using Secure Flash Boot on TMS320F2838x Devices" for instructions.

---

**Note**

Both the CMAC golden signature and CMAC key are stored in the most-significant double format, but each 32-bit section is in little-endian format.

Key: 2B7E 1516 28AE D2A6 ABF7 1588 09CF 4F3C

(MSB is 2B and LSB is 3C)

CMACKEY0 = 0x2B7E 1516

CMACKEY1 = 0x28AE D2A6

CMACKEY2 = 0xABF7 1588

CMACKEY3 = 0x09CF 4F3C

Make sure that the Flash sector that encompasses the configured Flash entry point and the first 16KB of Flash is assigned to Zone 1 for the core setup for secure Flash boot.

Recommended to use device JTAGLOCK when using secure Flash boot.

---

APIs for CMAC calculation and authentication is provided as part of ROM. Details are available in [Section 4.7.10](#)

**Table 4-21. Secure Flash Tag and Key Details**

Name	Address	Details
CMAC Golden Tag (128-bit)	<b>CPU:</b> <i>Flash Entry Point Address + 0x2</i>	Located in Flash, offset from the entry point address, by 2 words (CPU). When CMAC calculations are performed, the golden tag location in memory is considered all 0xF. Refer to <a href="#">Example 4-1</a> for an example regarding linker configuration on CPU.  Lower memory contains the tag most-significant word (MSW) and higher memory contains the least-significant word (LSW).  <b>Example (on CPU):</b> Tag = 0x0011 2233 4455 6677 8899 AABB CCDD EEFF Address 0x0 = 0x0011 2233 Address 0x2 = 0x4455 6677 Address 0x4 = 0x8899 AABB Address 0x6 = 0xCCDD EEFF
CMAC 128-Bit Key	0x0007 8018	Located in CPU Zone 1 User Header OTP (CMACKEY0, CMACKEY1, CMACKEY2, CMACKEY3) CMACKEY0 contains the key MSW and CMACKEY3 contains the LSW.  <b>Example:</b> Key = 0x0011 2233 4455 6677 8899 AABB CCDD EEFF CMACKEY0 = 0x0011 2233 CMACKEY1 = 0x4455 6677 CMACKEY2 = 0x8899 AABB CMACKEY3 = 0xCCDD EEFF
Address Range for CMAC Calculation		Start: Flash Entry Point Address End: Flash Entry Point Address + 16KB

**Table 4-22. Secure Flash Entry Point Addresses**

Option	BOOTDEFx Value	Flash Sector	Address	Devices Supported
0	0x0A	Bank 0 Sector 0	0x0008 0000	All
1	0x2A	Bank 0 Sector 32	0x0008 8000	All
2	0x4A	Bank 2 Sector 0	0x000C 0000	All
3	0x6A	Bank 2 Sector 32	0x000C 8000	All
4	0x83	Bank 4 Sector 0	0x0010 0000	Device Dependent

**Table 4-23. Secure Flash Authentication Failure Actions**

CPU	Action on Failed Authentication
C28x CPU	1. Emulation only - Halt debugger (ESTOP) 2. Wait in endless loop (for device reset due to a watchdog reset)

**Table 4-24. Secure Flash on all CPUs Recommended Flow**

Step	Action
1	Secure Flash boot CPU
2	Any Flash beyond the first 16KB from the entry point that is planned for use can be authenticated by the user using a different CMAC golden tag embedded at an address somewhere within the already authenticated 16KB of Flash.

**Example 4-1. Secure Flash CPU1 Linker File Example**

```

MEMORY
{
  /* Code Start branch to _c_int00 */
  BEGIN : origin = 0x80000, length = 0x0002
  /* User calculated golden CMAC tag for Flash Sector 0 */
  GOLDEN_CM_TAG : origin = 0x80002, length = 0x0008
  /* Flash Sector 0 containing application code */
  FLASH_SECTOR_0 : origin = 0x8000A, length = 0x1FF6
  .
  .
  .
}
    
```

#### 4.7.5 Firmware Update (FWU) Flash Boot

Firmware Update (FWU) boot mode is required to handle the FWU feature. In this boot mode, the boot loader reads the version number from images present in multiple banks and identifies the latest image. The boot ROM then hands off the execution to the application with the latest version. To support FWU boot mode each Flash bank containing an application image needs a few fields as shown in [Table 4-25](#).

**Table 4-25. FWU Application Image Format**

Image Address Offset	Content
0x0	Application entry point (32-bit)
0xA	Key (32-bit) Valid Key = 0x5A5A 5A5A
0xC	Firmware version number (32-bit)

**Application entry point:** This is the code execution start address of the image stored in Flash.

**Key:** This 32-bit field determines if this image is valid. The image in a bank is considered valid only if the location contains the value 0x5A5A 5A5A. In case all the banks have invalid keys, an error is flagged in the boot\_status variable and the program jumps to a while loop in standalone boot mode (ESTOP in emulation boot mode).

**Firmware version number:** This 32-bit field is the version number of the firmware or application. 0xFFFF FFFF is considered as the initial value and this needs to be decremented after every update. The image with the lower version number is the latest application. If all valid images have the same version number, then bank-0 (or the lowest numbered bank) is chosen.

For example, if bank-0 has invalid **Key** and bank-1 and bank-2 have valid keys, then the one having the lowest **Firmware version number** is selected for boot. If both are the same, then bank-1 is selected.

[Table 4-26](#) shows the entry points for FWU boot mode.

**Table 4-26. FWU Entry Point Addresses**

Option	BOOTDEFx Value	Bank 0	Bank 2
0	0x0B	0x0008 0000	0x000C 0000
1	0x2B	0x0008 8000	0x000C 8000

For example, if Option 0 with Bank 0 has the application image:

[0008 0000-0008 0001] = Application entry point

[0008 000A-0008 000B] = Key

[0008 000C-0008 000D] = Firmware version number

## 4.7.6 Memory Maps

### 4.7.6.1 Boot ROM Memory Maps

Table 4-27 details the ROM memory map.

**Table 4-27. Boot ROM Memory Map**

Memory	Origin Address	Length (Words) - TBD
Boot Code	0x0F AC8C	0x4F74
ROM Signature	0x3F 8000	0x0002
Version	0x3F 8002	0x0004
IQmath Tables	0x3F 8006	0x1674
FPU32 Fast Tables	0x3F 967A	0x081A
FPU32 Twiddle Tables	0x3F 9E94	0x0DF8
Interrupt Handlers	0x3F FC00	0x020E
RTS Lib	0x3F FF0E	0x01A8
CRC Table	0x3F FFB6	0x0008
Vector Table	0x3F FFBE	0x0042

Table 4-28 details the secure ROM memory map.

**Table 4-28. Secure ROM Memory Map**

Memory	Origin Address	Length
Zone 1 Secure-Copy / CRC Code	0x3F 4C00	0x0600
Zone 1 Secure Flash Boot	0x3F 4000	0x0C00
Zone 2 Secure-Copy / CRC Code	0x3F 5600	0x05F0
Reserved	0x3F 5BF0	0x0010

### 4.7.6.2 CLA Data ROM Memory Maps

Table 4-29 details the CLA data ROM memory map.

#### Note

**Load** refers to the memory addresses where the C28x CPU can view the data. **Run** refers to the CLA memory addresses that the CLA uses to access the data.

**Table 4-29. CLA Data ROM Memory Map**

Memory	Origin Address	Length (Words)
FFT Tables (Load)	0x0100 1070	0x0800
Data (Load)	0x0100 1870	0x078A
Version (Load)	0x0100 1FFA	0x0006
FFT Tables (Run)	0x0000 F070	0x0800
Data (Run)	0x0000 F870	0x078A
Version (Run)	0x0000 FFFA	0x0006



#### 4.7.6.3 Reserved RAM Memory Maps

Table 4-30 details memory usage in RAM that is reserved for the boot ROM to use. These memory sections can be reserved in the user application.

**Table 4-30. Reserved RAM Memory Map**

Memory	Description	Origin Address	Length (Words)
RAM	Boot Status, Boot Mode, MPOST Status, Boot Stack	0x0000 0002	0x01BE

#### 4.7.7 ROM Tables

Table 4-31 details the boot ROM symbol libraries that can be integrated into an application to use the available ROM functions and tables.

**Table 4-31. ROM Symbol Tables**

ROM Symbols	Library Name	Location
ROM Bootloaders and Functions	F28P55xCPU_BootROM_Symbols	Under <code>/libraries/boot_rom</code> in <b>C2000Ware</b>
FPU32 Tables	F28P55xCPU_BootROM_Symbols	
IQmath	F28P55xCPU_IQMathROM_Symbols	

#### 4.7.8 Boot Modes and Loaders

The available boot modes and bootloaders supported on this device are detailed in this section.

##### 4.7.8.1 Boot Modes

Table 4-32 lists the available boot modes that do not involve a peripheral boot loader.

**Table 4-32. Boot Mode Availability**

Boot Mode	CPU Support
Flash Boot	C28x CPU
RAM Boot	C28x CPU
Wait Boot	C28x CPU
Secure Flash Boot	C28x CPU
FWU Flash Boot	C28x CPU

##### 4.7.8.1.1 Flash Boot

Flash boot mode branches to the configured memory address in Flash. Refer to Section 4.7.2 for all the available Flash address options.

##### 4.7.8.1.2 RAM Boot

RAM boot mode branches to the configured memory address in RAM. Refer to Section 4.7.2 for all the available RAM address options.

##### 4.7.8.1.3 Wait Boot

Wait boot mode branches to the memory address as mentioned in Section 4.7.3.

**Table 4-33. Wait Boot Options**


Option	BOOTDEFx Value	Watchdog Status	Package Supported
0 (default)	0x04	Enabled	All
1	0x24	Disabled	All

#### 4.7.8.2 Bootloaders

This section details the available boot modes that use a peripheral boot loader. For more specific details on the supported data stream structure used by the following bootloaders, refer to [Section 4.8.1](#).

##### 4.7.8.2.1 SCI Boot Mode

The SCI boot mode asynchronously transfers code from SCI-A to internal memory. This boot mode only supports an incoming 8-bit data stream and follows the data flow as shown in [Figure 4-4](#).



**Figure 4-4. Overview of SCI Bootloader Operation**

The device communicates with the external host by communication through the SCI-A peripheral. The autobaud feature of the SCI port is used to lock baud rates with the host. For this reason the SCI loader is very flexible and you can use a number of different baud rates to communicate with the device.

After each data transfer, the bootloader echoes back the 8-bit character received to the host. This allows the host to check that each character was received by the bootloader.

At higher baud rates, the slew rate of the incoming data bits can be affected by transceiver and connector performance. While normal serial communications can work well, this slew rate can limit reliable auto-baud detection at higher baud rates (typically beyond 100 kbaud) and cause the auto-baud lock feature to fail. To avoid this, the following is recommended:

1. Achieve a baud-lock between the host and SCI bootloader using a lower baud rate.
2. Load the incoming application or custom loader at this lower baud rate.
3. The host can then handshake with the loaded application to set the SCI baud rate register to the desired high baud rate.





Figure 4-5. Overview of SCI Boot Function

#### 4.7.8.2.2 SPI Boot Mode

The SPI loader expects an SPI-compatible 16-bit or 24-bit addressable serial EEPROM or serial Flash device to be present on the SPI-A pins as shown in Figure 4-6. The SPI bootloader supports an 8-bit data stream and does not support a 16-bit data stream.



**Figure 4-6. Overview of SPI Bootloader Operation**

The SPI boot ROM loader initializes the SPI module to interface to a serial SPI EEPROM or Flash. Devices of this type include, but are not limited to, the Xicor X25320 (4Kx8) and Xicor X25256 (32Kx8) SPI serial SPI EEPROMs and the Atmel AT25F1024A serial Flash.

The SPI boot ROM loader initializes the SPI with the following settings: FIFO enabled, 8-bit character, internal SPICLK controller mode and talk mode, clock phase = 1, polarity = 0, using the slowest baud rate.

If the download is to be performed from an SPI port on another device, then that device must be set up to operate in the peripheral mode and mimic a serial SPI EEPROM. Immediately after entering the SPI\_Boot function, the pin functions for the SPI pins are set to primary and the SPI is initialized. The initialization is done at the slowest speed possible. Once the SPI is initialized and the key value read, you can specify a change in baud rate or low-speed peripheral clock. Table 4-34 shows the 8-bit data stream used by the SPI.

**Table 4-34. SPI 8-Bit Data Stream**

Byte	Contents
1	LSB: AA (KeyValue for memory width = 8 bits)
2	MSB: 08h (KeyValue for memory width = 8 bits)
3	LSB: LOSPCP
4	MSB: SPIBRR
5	LSB: reserved for future use
6	MSB: reserved for future use
...	Reserved
17	LSB: reserved for future use
18	MSB: reserved for future use
19	LSB: Upper half (MSW) of Entry point PC[23:16]
20	MSB: Upper half (MSW) of Entry point PC[31:24] (Note: Always 0x00)
21	LSB: Lower half (LSW) of Entry point PC[7:0]
22	MSB: Lower half (LSW) of Entry point PC[15:8]
...	....
...	Data for this section.
...	Blocks of data in the format size/destination address/data as shown in the generic data stream description
...	...
...	Data for this section.
n	LSB: 00h
n+1	MSB: 00h - indicates the end of the source

The data transfer is done in "burst" mode from the serial SPI EEPROM. The transfer is carried out entirely in byte mode (SPI at 8 bits/character). A step-by-step description of the sequence is:

1. The SPI-A port is initialized.
2. The GPIO pin, as defined by SPI option configured from [Table 4-45](#), is used as a chip-select for the serial SPI EEPROM or Flash.
3. The SPI-A outputs a read command for the serial SPI EEPROM or Flash.
4. The SPI-A sends the serial SPI EEPROM an address 0x0000; that is, the host requires that the EEPROM or Flash must have the downloadable packet starting at address 0x0000 in the EEPROM or Flash. The loader is compatible with both 16-bit addresses and 24-bit addresses.
5. The next word fetched must match the key value for an 8-bit data stream (0x08AA). The least-significant byte of this word is the byte read first and the most-significant byte is the next byte fetched. This is true of all word transfers on the SPI. If the key value does not match, then the load is aborted and the bootloader jumps to Flash.
6. The next two bytes fetched can be used to change the value of the low speed peripheral clock register (LOSPCP) and the SPI baud rate register (SPIBRR). The first byte read is the LOSPCP value and the second byte read is the SPIBRR value. The next seven words are reserved for future enhancements. The SPI bootloader reads these seven words and discards them.
7. The next two words makeup the 32-bit entry point address where execution continues after the boot load process is complete. This is typically the entry point for the program being downloaded through the SPI port.
8. Multiple blocks of code and data are then copied into memory from the external serial SPI EEPROM through the SPI port. The blocks of code are organized in the standard data stream structure presented earlier. This is done until a block size of 0x0000 is encountered. At that point in time the entry point address is returned to the calling routine that then exits the bootloader and resumes execution at the address specified.




Figure 4-7. Data Transfer from EEPROM Flow

#### 4.7.8.2.3 I2C Boot Mode

The I2C bootloader expects an 8-bit wide I2C-compatible EEPROM device to be present at address 0x50 on the I2C-A bus as shown in Figure 4-8. The EEPROM must adhere to conventional I2C EEPROM protocol, as described in this section, with a 16-bit base address architecture.




Figure 4-8. EEPROM Device at Address 0x50

If the download is to be performed from a device other than an EEPROM, then that device must be set up to operate in the peripheral mode and mimic the I2C EEPROM. Immediately after entering the I2C boot function, the GPIO pins are configured for I2C-A operation and the I2C is initialized. The following requirements must be met when booting from the I2C module:

- The input frequency to the device must be in the appropriate range.
- The EEPROM must be at peripheral address 0x50.

The bit-period prescalers (I2CCLKH and I2CCLKL) are configured by the bootloader to run the I2C at a 50 percent duty cycle at 100kHz bit rate (standard I2C mode) when the system clock is 10MHz. These registers can be modified after receiving the first few bytes from the EEPROM. This allows the communication to be increased up to a 400kHz bit rate (fast I2C mode) during the remaining data reads.

Arbitration, bus busy, and peripheral signals are not checked. Therefore, no other controller is allowed to control the bus during this initialization phase. If the application requires another controller during I2C boot mode, that controller must be configured to hold off sending any I2C messages until the application software signals that the controller is past the bootloader portion of initialization.

The non-acknowledgment bit is checked only during the first message sent to initialize the EEPROM base address. This is to make sure that an EEPROM is present at address 0x50 before continuing. If an EEPROM is not present, the non-acknowledgment bit is not checked during the address phase of the data read messages (I2C\_Get Word). If a non-acknowledgment is received during the data read messages, the I2C bus hangs. Table 4-35 shows the 8-bit data stream used by the I2C.

The I2C EEPROM protocol required by the I2C bootloader is shown in Figure 4-10 and Figure 4-11. The first communication, which sets the EEPROM address pointer to 0x0000 and reads the KeyValue (0x08AA), is shown in Figure 4-10. All subsequent reads are shown in Figure 4-11 and are read two bytes at a time.





Figure 4-9. Overview of I2C Boot Function




**Table 4-35. I2C 8-Bit Data Stream**

Byte	Contents
1	LSB: AA (KeyValue for memory width = 8 bits)
2	MSB: 08h (KeyValue for memory width = 8 bits)
3	LSB: I2CPSC[7:0]
4	Reserved
5	LSB: I2CCLKH[7:0]
6	MSB: I2CCLKH[15:8]
7	LSB: I2CCLKL[7:0]
8	MSB: I2CCLKL[15:8]
...	...
...	Data for this section.
...	...
17	LSB: Reserved for future use
18	MSB: Reserved for future use
19	LSB: Upper half of entry point PC
20	MSB: Upper half of entry point PC[22:16] (Note: Always 0x00)
21	LSB: Lower half of entry point PC[15:8]
22	MSB: Lower half of entry point PC[7:0]
...	...
...	Data for this section.
...	...
...	Blocks of data in the format size/destination address/data as shown in the generic data stream description.
...	...
...	Data for this section.
n	LSB: 00h
n+1	MSB: 00h - indicates the end of the source




**Figure 4-10. Random Read**



**Figure 4-11. Sequential Read**

#### 4.7.8.2.4 Parallel Boot Mode

The parallel general-purpose I/O (GPIO) boot mode asynchronously transfers code from host to C28x internal memory. Each value is 8-bits long and follows the same data flow as outlined in [Figure 4-12](#).



**Figure 4-12. Overview of Parallel GPIO Bootloader Operation**

The control subsystem communicates with the external host device by polling/driving the Host Control and C28x control lines. The handshake protocol shown in [Figure 4-13](#) must be used to successfully transfer each word using GPIO [D0:D7]. This protocol is very robust and allows for a slower or faster host to communicate with the controller subsystem.

Two consecutive 8-bit words are read to form a single 16-bit word. The least-significant byte (LSB) is read first followed by the most-significant byte (MSB). In this case, data is read from GPIO[D0:D7].

The 8-bit data stream is shown in [Table 4-36](#).

**Table 4-36. Parallel GPIO Boot 8-Bit Data Stream**

Bytes	GPIO[D0:D7] (Byte 1 of 2)	GPIO[D0:D7] (Byte 2 of 2)	Description
1 2	AA	08	0x08AA (KeyValue for memory width = 16 bits)
3 4	00	00	8 reserved words (words 2 to 9)
...	...	...	...
17 18	00	00	Last reserved word
19 20	BB	00	Entry point PC[22:16]
21 22	DD	CC	Entry point PC[15:0] (PC = 0x00BB CCDD)
23 24	NN	MM	Block size of the first block of data to load = 0xMMNN words
25 26	BB	AA	Destination address of first block Addr[31:16]
27 28	DD	CC	Destination address of first block Addr[15:0] (Addr = 0xAABB CCDD)
29 30	BB	AA	First word of the first block in the source being loaded = 0xAABB
...			...
...			Data for this section.
...			...
.	BB	AA	Last word of the first block of the source being loaded = 0xAABB
.	NN	MM	Block size of the 2nd block to load = 0xMMNN words
.	BB	AA	Destination address of second block Addr[31:16]
.	DD	CC	Destination address of second block Addr[15:0]
.	BB	AA	First word of the second block in the source being loaded
...			...
n n+1	BB	AA	Last word of the last block of the source being loaded (More sections if required)
n+2 n+3	00	00	Block size of 0000h - indicates end of the source program

The device first signals the host that the device is ready to begin data transfer by pulling the C28x control pin low. The host load then initiates the data transfer by pulling the control pin low. The complete protocol is shown in Figure 4-13.




Figure 4-13. Parallel GPIO Bootloader Handshake Protocol

1. The device indicates the device is ready to start receiving data by pulling the control pin low.
2. The bootloader waits until the host puts data on GPIO [D0:D7]. The host signals to the device that data is ready by pulling the host control pin low.
3. The device reads the data and signals the host that the read is complete by pulling the control pin high.
4. The bootloader waits until the host acknowledges the device by pulling the host control pin high.
5. The device again indicates the device is ready for more data by pulling the control pin low.

This process is repeated for each data value to be sent.

Figure 4-14 shows an overview of the Parallel GPIO bootloader flow.




Figure 4-14. Overview of Parallel GPIO Boot Function

Figure 4-15 shows the transfer flow from the host side. The operating speed of the CPU and host are not critical in this mode as the host waits for the device and the device waits for the host. In this manner, the protocol works with both a host running faster and a host running slower than the device.




Figure 4-15. Parallel GPIO Mode - Host Transfer Flow

Figure 4-16 shows the flow used to read a single word of data from the parallel port. The 8-bit routine, shown in Figure 4-16, discards the upper 8 bits of the first read from the port and treats the lower 8 bits masked with D7 in bit position 7 and D6 in bit position 6 as the least-significant byte (LSB) of the word to be fetched. The routine then performs a second read to fetch the most-significant byte (MSB). The routine then combines the MSB and LSB into a single 16-bit value to be passed back to the calling routine.





Figure 4-16. 8-Bit Parallel GetWord Function

#### 4.7.8.2.5 CAN Boot Mode (MCAN in non-FD mode)

The CAN bootloader asynchronously transfers code from CAN-A to internal memory as shown in Figure 4-17. The host can be any CAN node. The communication is first done with 11-bit standard identifiers (with a MSGID of 0x1) using two bytes per data frame. The host can download a kernel to reconfigure the CAN if higher data throughput is desired.



**Figure 4-17. Overview of CAN-A Bootloader Operation**

The bit timing registers are programmed in such a way that a 100kbps bit rate is achieved with a 20MHz external oscillator, as shown in Table 4-37.

**Table 4-37. Bit-Rate Value for Internal Oscillators**

OSCCLK	SYSCLK	Bit Rate
20MHz	10MHz	100kbps

The SYSCLKOUT values shown are the reset values with the default PLL setting. The BRP and bit-time values are hard-coded to 10 and 20, respectively.

#### Note

The CAN boot loader uses XTAL as the bit clock source and INTOSC2 as the system clock source.

Mailbox 1 is programmed with a standard MSGID of 0x1 for boot-loader communication. The CAN host can transmit only two bytes at a time, LSB first and MSB next. For example, to transmit the word 0x08AA to the device, transmit AA first, followed by 08. The program flow of the CAN bootloader is identical to the SCI bootloader. The data sequence for the CAN bootloader is shown in Table 4-38.

**Table 4-38. CAN 8-Bit Data Stream**

Bytes	Byte 1 of 2	Byte 2 of 2	Description	
1	2	AA	08	0x08AA (KeyValue for memory width = 16 bits)
3	4	00	00	reserved
5	6	00	00	reserved
7	8	00	00	reserved
9	10	00	00	reserved
11	12	00	00	reserved
13	14	00	00	reserved
15	16	00	00	reserved
17	18	00	00	reserved
19	20	BB	AA	Entry point PC[22:16]
21	22	DD	CC	Entry point PC[15:0] (PC = 0xAABB CCDD)
23	24	NN	MM	Block size of the first block of data to load = 0xMMNN words
25	26	BB	AA	Destination address of first block Addr[31:16]
27	28	DD	CC	Destination address of the first block Addr[15:0] (Addr = 0xAABB CCDD)
29	30	BB	AA	First word of the first block in the source being loaded = 0xAABB
...				....
...				Data for this section.
...				...
.		BB	AA	Last word of the first block of the source being loaded = 0xAABB
.		NN	MM	Block size of the second block to load = 0xMMNN words
.		BB	AA	Destination address of the second block Addr[31:16]
.		DD	CC	Destination address of the second block Addr[15:0]
.		BB	AA	First word of the second block in the source being loaded
...				....
n	n+1	BB	AA	Last word of the last block of the source being loaded (More sections if required)
n+2	n+3	00	00	Block size of 0000h - indicates end of the source program

#### 4.7.8.2.6 CAN-FD Boot Mode

The CAN-FD bootloader asynchronously transfers code from CAN-FD to internal memory and follows same bootloader execution flow as [Section 4.7.8.2.5](#). The host can be any CAN-FD node. The communication is first done with 11-bit standard identifiers (with a MSGID of 0x1) using two bytes per data frame. The bootloader uses a fixed 64-byte payload size and default bit rate of 1Mbps for nominal phase and 2Mbps for data phase. Bit data timing can be optionally reconfigured after receiving first data segment. The CAN-FD bootloader supports the same debug boot mode and GPIO option-0 as CAN bootloader.

Mailbox 1 is programmed with a standard MSGID of 0x1 for boot-loader communication. The CAN-FD host can transmit only two bytes at a time, LSB first and MSB next. For example, to transmit the word 0x08AA to the device, transmit AA first, followed by 08. The program flow of the CAN-FD bootloader is identical to the CAN bootloader. The data sequence for the CAN-FD bootloader is shown in [Table 4-39](#).

**Table 4-39. CAN-FD 8-Bit Data Stream**

Bytes	Byte 1 of 2	Byte 2 of 2	Description	
1	2	AA	08	0x08AA (KeyValue for memory width = 16 bits)
3	4	XX (for example, BB)	XX (for example, AA)	0: Ignored Nonzero: Custom nominal bit register timing [31:16]
5	6	XX (for example, DD)	XX (for example, CC)	0: Ignored Nonzero: Custom nominal bit register timing [15:0] ( <b>NBTR</b> = 0xAABB CCDD)
7	8	XX (for example, BB)	XX (for example, AA)	0: Ignored Nonzero: Custom nominal bit register timing [31:16]
9	10	XX (for example, DD)	XX (for example, CC)	0: Ignored Nonzero: Custom nominal bit register timing [15:0] ( <b>DBTR</b> = 0xAABB CCDD)
11	12	00	00	reserved
13	14	00	00	reserved
15	16	00	00	reserved
17	18	00	00	reserved
19	20	BB	AA	Entry point PC[22:16]
21	22	DD	CC	Entry point PC[15:0] ( <b>PC</b> = 0xAABB CCDD)
23	24	NN	MM	Block size of the first block of data to load = 0xMMNN words
25	26	BB	AA	Destination address of first block Addr[31:16]
27	28	DD	CC	Destination address of the first block Addr[15:0] (Addr = 0xAABB CCDD)
29	30	BB	AA	First word of the first block in the source being loaded = 0xAABB
...				....
...				Data for this section.
...				...
.		BB	AA	Last word of the first block of the source being loaded = 0xAABB
.		NN	MM	Block size of the second block to load = 0xMMNN words
.		BB	AA	Destination address of the second block Addr[31:16]
.		DD	CC	Destination address of the second block Addr[15:0]
.		BB	AA	First word of the second block in the source being loaded
...				....
n	n+1	BB	AA	Last word of the last block of the source being loaded (More sections if required)
n+2	n+3	00	00	Block size of 0000h - indicates end of the source program



4.7.8.2.7 USB Boot Mode

Figure 4-18 illustrates the flow for USB boot mode. In USB boot mode, the device enumerates with vendor ID 0x1CBE and product ID 0x00FF. The device descriptor and interface descriptor both show the class as 0xFF (vendor-specific), the subclass as 0x00, and the protocol as 0x00. After enumeration, the device waits for data. Data can be sent using bulk OUT transfers to endpoint 1. The data is interpreted as a series of 8-bit bytes in the standard data stream format described in Section 4.8.1, shown in Table 4-40. No reserved bytes are used. Once the data transfer is complete (block size of 0x0000 sent), the device disconnects from the USB bus, allowing other software to make use of the module if desired.




Figure 4-18. USB Boot Flow

**Table 4-40. USB 8-Bit Data Stream**

Bytes	First Byte (LSB)	Second Byte (MSB)	Description
1 2	AA	08	0x08AA (KeyValue for memory width = 16 bits)
3 4	00	00	reserved
5 6	00	00	reserved
7 8	00	00	reserved
9 10	00	00	reserved
11 12	00	00	reserved
13 14	00	00	reserved
15 16	00	00	reserved
17 18	00	00	reserved
19 20	BB	AA	Entry point PC[22:16]
21 22	DD	CC	Entry point PC[15:0] (PC = 0xAABB CCDD)
23 24	NN	MM	Block size of the first block of data to load = 0xMMNN words
25 26	BB	AA	Destination address of the first block Addr[31:16]
27 28	DD	CC	Destination address of the first block Addr[15:0] (Addr = 0xAABB CCDD)
29 30	BB	AA	First word of the first block in the source being loaded = 0xAABB
...			....
...			Data for this section.
...			...
.	BB	AA	Last word of the first block of the source being loaded = 0xAABB
.	NN	MM	Block size of the 2nd block to load = 0xMMNN words
.	BB	AA	Destination address of the second block Addr[31:16]
.	DD	CC	Destination address of the second block Addr[15:0]
.	BB	AA	First word of the second block in the source being loaded
...			...
n n+1	BB	AA	Last word of the last block of the source being loaded (More sections if required)
n+2 n+3	00	00	Block size of 0000h - indicates end of the source program

Implementing PC-side USB software is not trivial. It is recommended to use the TI-provided tools and drivers to load data in USB boot mode. Hex and binary files for loader tools can be generated from COFF (.out) files using the hex2000 tool. To produce a plain binary file in the boot loader format, use the following command line:

```
hex2000 -boot -b Program_to_Load.out -o Binary_Loader_Data.dat
```

For more information on hex2000, see the [TMS320C28x Assembly Language Tools User's Guide](#).

#### Note

INTOSC2 must be enabled before invoking the USB boot loader. If INTOSC2 is not enabled, the boot loader hangs. A debugger reset or SCC reset does not enable INTOSC2, if INTOSC2 has been disabled by the application.

#### 4.7.9 GPIO Assignments

This section details the GPIOs and boot option values used for boot mode set in the BOOT\_DEF memory location located at Z1-OTP-BOOTDEF-LOW/ Z2-OTP-BOOTDEF-LOW and Z1-OTP-BOOTDEF-HIGH/ Z2-OTP-BOOTDEF-HIGH. Refer to [Section 4.4.2](#) on how to configure BOOT\_DEF. When selecting a boot mode option, make sure to verify that the necessary pins are available in the pin mux options for the specific device package being used.

**Table 4-41. SCI Boot Options**

Option	BOOTDEF Value	SCITXDA GPIO	SCIRXDA GPIO	Packages Supported
0 (default)	0x01	GPIO29	GPIO28	All
1	0x21	GPIO16	GPIO17	All
2	0x41	GPIO8	GPIO9	64 pin/80 pin/100 pin/ 128 pin
3	0x61	GPIO2	GPIO3	All
4	0x81	GPIO16	GPIO3	All

**Table 4-42. CAN Boot Options**

Option	BOOTDEF Value	CANTXA GPIO	CANRXA GPIO
0 (default)	0x02	GPIO4	GPIO5
1	0x22	GPIO1	GPIO0
2	0x42	GPIO13	GPIO12

Note: CAN boot modes are implemented with the MCAN module in "non-FD" mode.

**Table 4-43. CAN-FD Boot Options**

Option	BOOTDEFx Value	CANTXA GPIO	CANRXA GPIO
0	0x08	GPIO4	GPIO5
1	0x28	GPIO1	GPIO0
2	0x48	GPIO13	GPIO12

Note: These GPIOs are muxed with analog functions, AGPIO share pins. If the system is using these as analog pins during normal operation, extra circuitry needs to be used to support the use of these as boot pins.

**Table 4-44. I2C Boot Options**

Option	BOOTDEF Value	SDAA GPIO	SCLA GPIO
0	0x07	GPIO0	GPIO1
1	0x27	GPIO32	GPIO33
2	0x47	GPIO5	GPIO4

**Table 4-45. SPI Boot Options**

Option	BOOTDEF Value	SPIPICOA	SPIPOCIA	SPICLKA	SPIPTE	Packages Supported
0	0x06	GPIO2	GPIO1	GPIO3	GPIO5	All
1	0x26	GPIO16	GPIO1	GPIO3	GPIO0	All
2	0x46	GPIO8	GPIO10	GPIO9	GPIO11	64 pin/80 pin/ 100 pin/128 pin
3	0x66	GPIO8	GPIO17	GPIO9	GPIO11	64 pin/80 pin/ 100 pin/128 pin

**Table 4-46. Parallel Boot Options**

Option	BOOTDEF Value	D0-D7 GPIO	C28x (DSP) Control GPIO	Host Control GPIO
0 (default)	0x00	D0 - GPIO0	GPIO16	GPIO29
		D1 - GPIO1		
		D2 - GPIO2		
		D3 - GPIO3		
		D4 - GPIO4		
		D5 - GPIO5		
		D6 - GPIO6		
		D7 - GPIO7		
1	0x20	D0 - GPIO0	GPIO12	GPIO13
		D1 - GPIO1		
		D2 - GPIO2		
		D3 - GPIO3		
		D4 - GPIO4		
		D5 - GPIO5		
		D6 - GPIO6		
		D7 - GPIO7		

**Table 4-47. USB Boot Options**

Options	Bootmode Value	USB0 DM	USB0 DP
0	0x09	GPIO23	GPIO41

#### 4.7.10 Secure ROM Function APIs

There are a few functions that are available within Secure ROM to be called by the application to perform EXEONLY Flash/RAM tasks in a secure manner.

#### Note

The application must disable interrupts before calling one of the EXEONLY function APIs.

If a vector fetch request is given by the CPU (C28x) while the program counter (PC) is within the EXEONLY function API code of the Secure ROM, a reset fires (RSN if from C28x). The consequence of this is if an NMI or ITRAP or Bus Fault occurs while the PC is executing one of the EXEONLY API functions, the NMI/ITRAP/Fault cannot be serviced because a reset is fired to the subsystem.

The **secure copy code zone 1 and zone 2 functions** allow EXEONLY Flash to be copied to EXEONLY RAM in a secure manner. The source must be from EXEONLY Flash and the destination to EXEONLY RAM. There is no support to copy EXEONLY ROM or EXEONLY RAM to RAM. Both Flash and RAM must be set to EXEONLY and configured for the same zone. Additionally, the copy size must not cross over the Flash sector boundary. Any violations of these requirements results in a failure status returned. Upon successful copy of the data, the number of 16-bit words copied is returned.

**Table 4-48. Secure Copy Code Function**

CPU	Function Prototype	Function Parameters	Function Return Value
CPU (C28x)	<pre>uint16_t SecureCopyCodeZ1(uint32_t size, uint16_t *dst, uint16_t *src)  uint16_t SecureCopyCodeZ2(uint32_t size, uint16_t *dst, uint16_t *src)</pre>	<pre>size : The number of 16-bit words to copy dst : The destination memory address in EXEONLY RAM src : The source memory address in EXEONLY Flash</pre>	<pre>0xFFFF : Returns the number of 16-bit words copied 0x0000 : Indicates one of the following: Copy length is zero; Copy size crosses over Flash sector boundary; Flash and RAM do not belong to the same zone; Flash and/or RAM are not set to EXEONLY; Error occurred during data copy</pre>

The **secure CRC calculation zone 1 and zone 2 functions** allow a safety CRC check of EXEONLY memory in a secure manner. The CRC length provided must be a value from 1 to 8 where 1 represents a CRC size of 32 16-bit words and 8 represents a CRC size of 4096 16-bit words. The source address specifies the starting address for the CRC and the destination address is the location that the resulting CRC value is stored. The source and destination memories must be configured for the same zone. Additionally, the CRC length must not cross over the Flash sector or RAM block boundary. Any violations of these requirements results in a failure status returned. Upon successful CRC, the number of 16-bit words CRC'd is returned.

**Table 4-49. Secure CRC Calculation Function**

CPU	Function Prototype	Function Parameters	Function Return Value
CPU (C28x)	<pre>uint16_t SecureCRCCalcZ1(uint16_t len_id, uint16_t *dst, uint16_t *src)  uint16_t SecureCRCCalcZ2(uint16_t size, uint16_t *dst, uint16_t *src)</pre>	<pre>len_id : A number from 1 to 8 which corresponds to length options of 32, 64, 128, 256, 512, 1024, 2048, or 4096 16-bit words dst : The destination memory address for resulting CRC src : The source memory address to begin CRC calculation</pre>	<pre>0xFFFF : Returns the number of 16-bit words CRC'd 0x0000 : Indicates one of the following: Invalid length option; Source address is not modulo of length value; Destination address is not within secure RAM; CRC size crosses over Flash sector or RAM block boundary; The source and destination memory do not belong to the same zone; On CM, CRCLOCK is enabled</pre>

The **CMAC calculate and compare function** allows to calculate CMAC signature of a Flash memory block and compare against a golden signature. This is used in the secure boot mode to authenticate the boot image.

**Table 4-50. Secure CRC Calculation Function**

CPU	Function Prototype	Function Parameters	Function Return Value
CPU (C28x)	<code>uint32_t CPU1BROM_calculateCMAC(uint32_t startAddress, uint32_t endAddress, uint32_t signatureAddress)</code>	<b>startAddress:</b> Starting address of memory for which CMAC has to be calculated <b>endAddress:</b> Ending address of memory for which CMAC has to be calculated <b>signatureAddress:</b> Address of location where golden CMAC signature is stored	<b>0xFFFF FFFFU:</b> Calculated CMAC signature did not match golden signature (fail) <b>0xA5A5 A5A5U:</b> Memory range provided is not aligned to 128-bit boundary or length is zero <b>0xE1E1 E1E1U:</b> AES Engine timed out <b>0x0000 0000U:</b> No Error

#### 4.7.11 Clock Initializations

During boot-up, the boot ROM initializes the device clocking, depending upon the reset source, to assist in faster boot time response. Clock configurations are performed by the boot ROM code only for POR and XRS reset types. For all other resets, the boot ROM starts executing with the clocks that were already set up before reset.

#### Note

CPU performs clock configurations during boot up. If the PLL is used during the boot process, the PLL is bypassed by the boot ROM code before branching to the user application.

**Table 4-51. CPU Boot Clock Sources**

Source	Frequency	Description
INTOSC2	10MHz	Default clock source
INTOSC1	10MHz	Set as clock source if missing clock is detected at power up or right after device reset.
SYSPLL	150MHz, 75MHz	Enabled optionally as part of main boot flow or as part of MPOST POR memory test boot flow. PLL is bypassed and disabled after memory test has completed. See more details regarding enabling MPOST POR memory test in <a href="#">Section 4.7.1.2</a> .

**Table 4-52. CPU Clock State After Boot**

Reset Source	Clock State
POR/XRS	1. Using INTOSC2 2. System clock divider set to /1
All other Resets	Maintain clocks setup before device reset.

#### 4.7.12 Boot Status Information

Boot ROM keeps a record of the various actions and events that occur during boot ROM execution. The reason for this is because NMI and other exceptions are enabled by default in the device and must be handled accordingly. Boot ROM stores the boot status information in a RAM location so that the user application can read this boot status and take the necessary actions per application's needs to handle these events.

#### 4.7.12.1 Booting Status

Boot ROM health and booting status is written to a 32-bit address in M0RAM. This status is cleared on a POR or XRS reset. The previous status is retained on any other reset. For example, you can clear the status before performing a debugger device reset to view the latest boot ROM actions reflected in the status.

**Table 4-53. Boot Status Address**

Description	Address
Boot ROM Status	0x0000 0002

**Table 4-54. Boot Status Bit Fields**

Value	Description
0x8000 0000	HWBIST reset is handled successfully
0x2000 0000	EFuse Single Bit Error
0x1000 0000	FWU Flash Boot Error
0x0800 0000	Flash Verification Error
0x0400 0000	DCSM initialization LP Error
0x0200 0000	DCSM Initialization Invalid LP
0x0100 0000	SYSPLL enabled successfully
0x0080 0000	HWBIST NMI occurred
0x0040 0000	Missing clock NMI occurred
0x0020 0000	RAM Uncorrectable Error NMI occurred
0x0010 0000	Flash Uncorrectable Error NMI occurred
0x0008 0000	RL NMI occurred
0x0004 0000	ERAD NMI occurred
0x0002 0000	Boot ROM detected a PIE mismatch
0x0001 0000	Boot ROM detected an ITRAP
0x0000 8000	Boot ROM has completed running
0x0000 2000	Boot ROM handled POR
0x0000 1000	Boot ROM handled XRS
0x0000 0800	Boot ROM handled all the resets
0x0000 0400	POR memory test has completed
0x0000 0200	DCSM initialization has completed
0x0000 0100	RAM Initialization Complete
0x0000 000C	FWU boot has started
0x0000 000B	Wait boot has started
0x0000 000A	CAN-FD boot has started
0x0000 0009	CAN boot has started
0x0000 0008	I2C boot has started
0x0000 0007	SPI boot has started
0x0000 0006	SCI boot has started
0x0000 0005	RAM boot has started
0x0000 0004	Parallel boot has started
0x0000 0003	Secure Flash boot has started
0x0000 0002	Flash boot has started
0x0000 0001	Boot ROM has started running

#### 4.7.12.2 Boot Mode and MPOST (Memory Power On Self-Test) Status

Once the boot mode is decoded during the boot flow, the boot mode value is written to RAM. Additionally when running the MPOST POR memory test, the test result is written to RAM.

For more information, see the [C2000™ Memory Power-On Self-Test \(M-POST\) Application Report](#).

**Table 4-55. Boot Mode and MPOST Status Addresses**

Description	Address
Boot Mode	0x0000 0004
MPOST POR Memory Test Result	0x0000 0006

#### 4.7.13 ROM Version

The ROM revision and release date information is stored at the ROM locations specified in [Table 4-56](#). Reading a revision number value of “0x100” represents version “1.0”, “0x101” represents version “1.1”, and so on. Reading a revision date value of “0x0119” represents “01/19” or “January 2019”.

**Table 4-56. Boot ROM Version Information**

Contents	Address
Revision Number	0x003F 8044
Revision Date	0x003F 8045
Build Number	0x003F 8046

## 4.8 Application Notes for Using the Bootloaders

### 4.8.1 Bootloader Data Stream Structure

This section details the data transfer protocols or stream structures that allow boot data transfer between boot ROM and host device. This data transfer protocol is compatible to the respective bootloaders on C2000 devices.

[Table 4-57](#) and [Example 4-2](#) show the structure of the data stream incoming to the bootloader. The basic structure is the same for all the bootloaders and is based on the C54x source data stream generated by the C54x hex utility. The C28x hex utility (hex2000.exe) has been updated to support this structure. The hex2000.exe utility is included with the C2000 code generation tools. All values in the data stream structure are in hex. Refer to [Section 4.8.2](#) for more details on using the C28x hex utility to convert a project to this format.

The first 16-bit word in the data stream is known as the key value. The key value is used to indicate to the bootloader the width of the incoming stream: 8 or 16 bits. Note that not all bootloaders accept both 8- and 16-bit streams. Refer to the detailed information on each loader for the valid data stream width. For an 8-bit data stream, the key value is 0x08AA; for a 16-bit data stream, the key value is 0x10AA. If a bootloader receives an invalid key value, then the load is aborted.

The next eight words are used to initialize register values or otherwise enhance the bootloader by passing values to the bootloader. If a bootloader does not use these values, then the values are reserved for future use and the bootloader simply reads the value and then discards the value. Currently only the SPI and I2C and parallel bootloaders use these words to initialize registers.

The tenth and eleventh words comprise the 22-bit entry point address. This address is used to initialize the PC after the boot load is complete. This address is most likely the entry point of the program downloaded by the bootloader.

The twelfth word in the data stream is the size of the first data block to be transferred. The size of the block is defined as 8-bit data stream format. For example, to transfer a block of 20 8-bit data values from an 8-bit data stream, the block size is 0x000A to indicate 10 16-bit words.



The next two words indicate to the loader the destination address of the block of data. Following the size and address is the 16-bit words that makeup that block of data.

This pattern of block size/destination address repeats for each block of data to be transferred. Once all the blocks have been transferred, a block size of 0x0000 signals to the loader that the transfer is complete. At this point, the loader returns the entry point address to the calling routine, which cleans up and exits. Execution then continues at the entry point address as determined by the input data stream contents.

**Table 4-57. LSB/MSB Loading Sequence in 8-Bit Data Stream**

		Contents	
Byte		LSB (First Byte of 2)	MSB (Second Byte of 2)
1	2	LSB: AA (KeyValue for memory width = 8 bits)	MSB: 08h (KeyValue for memory width = 8 bits)
3	4	LSB: Register initialization value or reserved	MSB: Register initialization value or reserved
5	6	LSB: Register initialization value or reserved	MSB: Register initialization value or reserved
7	8	LSB: Register initialization value or reserved	MSB: Register initialization value or reserved
...	...	...	...
...	...	...	...
17	18	LSB: Register initialization value or reserved	MSB: Register initialization value or reserved
19	20	LSB: Upper half of Entry point PC[23:16]	MSB: Upper half of entry point PC[31:24] (Always 0x00)
21	22	LSB: Lower half of Entry point PC[7:0]	MSB: Lower half of Entry point PC[15:8]
23	24	LSB: Block size in words of the first block to load. If the block size is 0, this indicates the end of the source program. Otherwise another block follows. For example, a block size of 0x000A indicates 10 words or 20 bytes in the block.	MSB: block size
25	26	LSB: MSW destination address, first block Addr[23:16]	MSB: MSW destination address, first block Addr[31:24]
27	28	LSB: LSW destination address, first block Addr[7:0]	MSB: LSW destination address, first block Addr[15:8]
29	30	LSB: First word of the first block being loaded	MSB: First word of the first block being loaded
...	...	...	...
...	...	...	...
.	.	LSB: Last word of the first block to load	MSB: Last word of the first block to load
.	.	LSB: Block size of the second block	MSB: Block size of the second block
.	.	LSB: MSW destination address, second block Addr[23:16]	MSB: MSW destination address, second block Addr[31:24]
.	.	LSB: LSW destination address, second block Addr[7:0]	MSB: LSW destination address, second block Addr[15:8]
.	.	LSB: First word of the second block being loaded	MSB: First word of the second block being loaded
...	...	...	...
...	...	...	...
.	.	LSB: Last word of the second block	MSB: Last word of the second block
.	.	LSB: Block size of the last block	MSB: Block size of the last block
.	.	LSB: MSW of destination address of last block Addr[23:16]	MSB: MSW destination address, last block Addr[31:24]
.	.	LSB: LSW destination address, last block Addr[7:0]	MSB: LSW destination address, last block Addr[15:8]
.	.	LSB: First word of the last block being loaded	MSB: First word of the last block being loaded
...	...	...	...
...	...	...	...
.	.	LSB: Last word of the last block	MSB: Last word of the last block
n	n+1	LSB: 00h	MSB: 00h - indicates the end of the source

### Example 4-2. Data Stream Structure 8-bit

```

AA 08      ; 0x08AA 8bit key value
00 00 00 00 ; 8 reserved words
00 00 00 00
00 00 00 00
00 00 00 00
3F 00 00 80 ; 0x003F8000 EntryAddr, starting point after boot load completes
05 00      ; 0x0005 First block consists of 5 16-bit words
3F 00 10 90 ; 0x003F9010 First block is loaded starting at 0x3F9010
01 00      ; Data loaded = 0x0001 0x0002 0x0003 0x0004 0x0005
02 00
03 00
04 00
05 00
02 00      ; 0x0002 - 2nd block consists of 2 16bit words
3F 00 00 80 ; 0x003F8000 2nd block is loaded starting at 0x3F8000
00 77      ; Data loaded = 0x7700 0x7625
25 76
00 00      ; 0x0000 Size of 0 indicates end of data stream
After load has completed, the following memory values are initialized as follows:
Location Value
0x3F9010 0x0001
0x3F9011 0x0002
0x3F9012 0x0003
0x3F9013 0x0004
0x3F9014 0x0005
0x3F8000 0x7700
0x3F8001 0x7625
PC Begins execution at 0x3F8000
    
```

### 4.8.2 The C2000 Hex Utility

To use the features of the bootloader, you must generate a data stream and boot table as described in [Section 4.8.1](#). The hex conversion utility tool, included with the C28x code generation tools, can generate the required data stream including the required boot table. This section describes the hex2000 utility. An example of a file conversion performed by hex2000 is described in [Example 4-3](#).

The hex utility supports creation of the boot table required for the SCI, SPI, I2C, CAN, and parallel I/O loaders. That is, the hex utility adds the required information to the file such as the key value, reserved bits, entry point, address, block start address, block length and terminating value. The contents of the boot table vary slightly depending on the boot mode and the options selected when running the hex conversion utility. The actual file format required by the host (ASCII, binary, hex, and so on) differs from one specific application to another and some additional conversion can be required.

To build the boot table, follow these steps:

1. **Assemble or compile the code.** This creates the object files that is then used by the linker to create a single output file.
2. **Link the file.** The linker combines all of the object files into a single output file in common object file format (ELF). The specified linker command file is used by the linker to allocate the code sections to different memory blocks. Each block of the boot table data corresponds to an initialized section in the ELF file. Uninitialized sections are not converted by the hex conversion utility. The following options can be useful:
  - The linker `-m` option can be used to generate a map file. This map file shows all of the sections that were created, the location in memory, and the length. The map file can be useful to check this file to make sure that the initialized sections are where you expect them.
  - The linker `-w` option configures the linker to show, if the linker assigned a section to a memory region automatically. For example, if you have a section in your code called `.TI.ramfunc`.
3. **Run the hex conversion utility.** Choose the appropriate options for the desired boot mode and run the hex conversion utility to convert the ELF file produced by the linker to a boot table.

See the [TMS320C28x Assembly Language Tools User's Guide](#) and the [TMS320C28x Optimizing C/C++ Compiler User's Guide](#) for more information on the compiling and linking process.

**Table 4-58** summarizes the hex conversion utility options available for the bootloader. See the [TMS320C28x Assembly Language Tools User's Guide](#) for a detailed description of the hex2000 operations used to generate a boot table. Updates are made to support the I2C boot. See the Codegen release notes for the latest information.

**Table 4-58. Boot Loader Options**

Option	Description
-boot	Convert all sections into bootable form (use instead of a SECTIONS directive)
-sci8	Specify the source of the bootloader table as the SCI-A port, 8-bit mode
-spi8	Specify the source of the bootloader table as the SPI-A port, 8-bit mode
-gpio8	Specify the source of the bootloader table as the GPIO port, 8-bit mode
-bootorg value	Specify the source address of the bootloader table
-lospcp value	Specify the initial value for the LOSPCP register. This value is used only for the spi8 boot table format and ignored for all other formats. If the value is greater than 0x7F, the value is truncated to 0x7F.
-spibrr value	Specify the initial value for the SPIBRR register. This value is used only for the spi8 boot table format and ignored for all other formats. If the value is greater than 0x7F, the value is truncated to 0x7F.
-e value	Specify the entry point at which to begin execution after boot loading. The value can be an address or a global symbol. This value is optional. The entry point can be defined at compile time using the linker -e option to assign the entry point to a global symbol. The entry point for a C program is normally <code>_c_int00</code> unless defined otherwise by the -e linker option.
-i2c8	Specify the source of the bootloader table as the I2C-A port, 8-bit
-i2cpsc value	Specify the value for the I2CPSC register. This value is loaded and takes effect after all I2C options are loaded, prior to reading data from the EEPROM. This value is truncated to the eight least-significant bits and can be set to maintain an I2C module clock of 7 to 12MHz.
-i2cclk value	Specify the value for the I2CCLKH register. This value is loaded and takes effect after all I2C options are loaded, prior to reading data from the EEPROM.
-i2cclk value	Specify the value for the I2CCLKL register. This value is loaded and takes effect after all I2C options are loaded, prior to reading data from the EEPROM.

### Example 4-3. HEX2000.exe Command Syntax

```
C: HEX2000 GPIO34TOG.OUT -boot -gpio8 -a
where:
- boot Convert all sections into bootable form.
- gpio8 Use the GPIO in 8-bit mode data format. The eCAN
        uses the same data format as the GPIO in 8bit mode.
- a     Select ASCII-Hex as the output format.
```

## 4.9 Software

### 4.9.1 BOOT Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: `C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/boot`

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

Chapter 5  
**Dual Code Security Module (DCSM)**

---



This chapter explains the dual code security module.

<b>5.1 Introduction</b> .....	<b>653</b>
<b>5.2 Functional Description</b> .....	<b>653</b>
<b>5.3 Flash and OTP Erase/Program</b> .....	<b>660</b>
<b>5.4 Secure Copy Code</b> .....	<b>660</b>
<b>5.5 SecureCRC</b> .....	<b>661</b>
<b>5.6 CSM Impact on Other On-Chip Resources</b> .....	<b>662</b>
<b>5.7 Incorporating Code Security in User Applications</b> .....	<b>663</b>
<b>5.8 Software</b> .....	<b>667</b>
<b>5.9 DCSM Registers</b> .....	<b>672</b>

## 5.1 Introduction

The dual code security module (DCSM) is a security feature incorporated in this device and prevents access and visibility to on-chip secure memories (and other secure resources) by unauthorized persons. The DCSM also prevents duplication and reverse-engineering of proprietary code. The term “secure” means that access to on-chip secure memories and resources is blocked. The term “unsecure” means that access is allowed; that is, the contents of the memory can be read by any means (for example, through a debugging tool such as Code Composer Studio™ IDE).

The CSM has dual-zone security, Zone1 (Z1) and Zone2 (Z2).

### 5.1.1 DCSM Related Collateral

#### Getting Started Materials

- [C2000 DCSM Security Tool Application Report](#)
- [C2000 Unique Device Number Application Report](#)
- [Enhancing Device Security by Using JTAGLOCK Feature Application Report](#)
- [Secure BOOT On C2000 Device Application Report](#)

## 5.2 Functional Description

The security module restricts the CPU access to on-chip secure memory and resources without interrupting or stalling CPU execution. When a read occurs to a secure memory location, the read returns a zero value and CPU execution continues with the next instruction. This, in effect, blocks read and write access to secure memories through the JTAG port.

The code security mechanism offers protection for two zones, Zone1 (Z1) and Zone2 (Z2). The security mechanism for both the zones is identical. Each zone has a dedicated secure resource and allocated secure resource. The following are different secure resources available on this device:

- **OTP:** Each zone has a dedicated secure OTP (USER OTP). This contains the security configurations for the individual zone. If a zone is secure, the USER OTP content (including CSM passwords) can be read (execution not allowed) only if the zone is unlocked using the password match flow (PMF).
- **RAM:** All LSx RAMs can be secure RAM on this device. These RAMs can be allocated to either zone by configuring the respective GRABRAM locations in the USER OTP.
- **Flash Sectors:** Flash sectors of each CPU subsystems can be made secure on this device. Each Flash sector can be allocated to either zone by configuring the respective GRABSECT locations in the bank's USER OTP.
- **Secure ROM:** This device also has secure ROM on each CPU subsystem which is EXEONLY-protected. These ROM contains specific function for the user, provided by TI.

[Table 5-1](#) shows the status of a RAM block/Flash sector based on the configuration in the GRABRAM/GRABSECT register.

The security of each zone is provided by a 128-bit (four 32-bit words) password (CSM password). The password for each zone is stored in USER OTP. A zone can be unsecured by executing the password match flow (PMF), described in [Section 5.7.4](#).

There are three types of accesses:

- **Data/program reads:** Data reads to secure memory are always blocked unless the program is executing from a memory that belongs to the same zone. Data reads to unsecure memory are always allowed. [Table 5-2](#) shows the levels of security.
- **JTAG access:** JTAG accesses are always blocked when a memory is secure.
- **Instruction fetches (calls, jumps, code executions, ISRs):** Instruction fetches are never blocked.

**CAUTION**

Never program any other values in these fields. Failing any of these conditions for a RAM block/Flash sector makes that RAM block/Flash sector inaccessible.

**Table 5-1. RAM/Flash Status**

Zone 1 GRABRAMx/GRABSECTx Bits	Zone 2 GRABRAMx/GRABSECTx Bits	Ownership and Accessibility
01	10	RAM block/Flash Sector belongs to Zone1
01	11 <sup>(2)</sup>	RAM block/Flash Sector belongs to Zone1
10	01	RAM block/Flash Sector belongs to Zone2
11 <sup>(1)</sup>	01	RAM block/Flash Sector belongs to Zone2
10	10	RAM block/Flash Sector is unsecure
11 <sup>(1)</sup>	11 <sup>(2)</sup>	RAM block/Flash Sector is unsecure
11	11	RAM block/Flash Sector inaccessible if either of the zone is secure (CSM passwords are programmed). Never leave these values default (11), if CSM passwords are programmed for even one zone.

- (1) Zone1 must be unsecure. Assumption in this case is that the user is not using Zone1 so none of the fields, including passwords, in Zone1 USER OTP are programmed by the user, hence, Zone1 is always unsecure.
- (2) Zone2 must be unsecure. Assumption in this case is that the user is not using Zone2 so none of the fields, including passwords, in Zone2 USER OTP are programmed by the user, hence, Zone2 is always unsecure.

**Table 5-2. Security Levels**

PMF Executed With Correct Password?	Operating Mode of the Zone	Program Fetch Location	Security Description
No	Secure	Outside secure memory	Only instruction fetches by the CPU are allowed to secure memory. In other words, code can still be executed, but not read.
No	Secure	Inside secure memory	CPU has full access (except for EXEONLY memories where read is not allowed). JTAG port cannot read the secured memory contents.
Yes	Unsecure	Anywhere	Full access for CPU and JTAG port to secure memory of that zone.

**5.2.1 CSM Passwords**

Unlike earlier C2000™ devices, on this device ALL\_1 value (0xFFFF FFFF, 0xFFFF FFFF, 0xFFFF FFFF, 0xFFFF FFFF) for CSM password for a zone does not unsecure the zone. Instead, if for any zone the CSM password values get loaded as ALL\_1 from USER OTP, the device is in BLOCKED state. Due to this reason, TI programs a few bits in the second 32-bit password value (ZxOTP\_CSMPSPWD1) in every zone select block of each zone with value 0. The default value for this password location is chosen in a manner that the respective ECC value remains ALL\_1. Due to this, the CSMPSPWD1 value programmed by TI for every zone select block is different. See [Table 5-3](#) for ZxOTP\_CSMPSPWD1 value, programmed by TI on every device. Since ECC is not programmed, the user is able to change this value by flipping the bits that are 1 to 0 but leaving the bits that are already programmed by TI as 0. BOOTROM code writes the default password value into the KEYx register to unlock the device as part of device initialization sequence.

If the password locations of a zone have all 128 bits as zeros (ALL\_0), that zone becomes permanently secure (LOCKED state), regardless of the contents of the CSMKEYx registers, which means the zone cannot be unlocked using PMF, see the password match flow described in [Section 5.7.2](#). Therefore, the user can never use ALL\_0 as password. A password of ALL\_0 prevents debug of secure code or reprogramming the Flash sectors. CSMKEYx registers are user-accessible registers that are used to unsecure the zones.

**Table 5-3. Default Value of ZxOTP (Programmed by TI)**

Zone Select Block	Zone1 USER OTP		Zone2 USER OTP	
	Address	Value	Address	Value
JLM_ENABLE (JTAGLOCK)	0x0007 8006	0xFFFF 000F	NA	NA
PSWDLOCK	0x0007 8010	0xFB7F FFFF	0x0007 8210	0x1F7F FFFF
CRCLOCK	0x0007 8012	0x7FFF FFFF	0x0007 8212	0x3FFF FFFF
JTAGPSWDH0	0x0007 8014	0x4BFF FFFF	NA	NA
JTAGPSWDH1	0x0007 8016	0x3FFF FFFF	NA	NA
Zone_Select_Block0	0x0007 8022 (CSMPSWD1)	0x4D7F FFFF	0x0007 8222 (CSMPSWD1)	0x1F7F FFFF
Zone_Select_Block0	0x0007 803E (JTAGPSWDL1)	0x2BFF FFFF	NA	NA
Zone_Select_Block1	0x0007 8042 (CSMPSWD1)	0x5F7F FFFF	0x0007 8242 (CSMPSWD1)	0xE57F FFFF
Zone_Select_Block1	0x0007 805E (JTAGPSWDL1)	0x27FF FFFF	NA	NA
Zone_Select_Block2	0x0007 8062 (CSMPSWD1)	0x1DFF FFFF	0x0007 8262 (CSMPSWD1)	0x4FFF FFFF
Zone_Select_Block2	0x0007 807E (JTAGPSWDL1)	0x7B7F FFFF	NA	NA
Zone_Select_Block3	0x0007 8082 (CSMPSWD1)	0xAF7F FFFF	0x0007 8282 (CSMPSWD1)	0xE37F FFFF
Zone_Select_Block3	0x0007 809E (JTAGPSWDL1)	0xC9FF FFFF	NA	NA
Zone_Select_Block4	0x0007 80A2 (CSMPSWD1)	0x1BFF FFFF	0x0007 82A2 (CSMPSWD1)	0x57FF FFFF
Zone_Select_Block4	0x0007 80BE (JTAGPSWDL1)	0x7D7F FFFF	NA	NA
Zone_Select_Block5	0x0007 80C2 (CSMPSWD1)	0x17FF FFFF	0x0007 82C2 (CSMPSWD1)	0x5BFF FFFF
Zone_Select_Block5	0x0007 80DE (JTAGPSWDL1)	0x6F7F FFFF	NA	NA
Zone_Select_Block6	0x0007 80E2 (CSMPSWD1)	0xBD7F FFFF	0x0007 82E2 (CSMPSWD1)	0xF17F FFFF
Zone_Select_Block6	0x0007 80FE (JTAGPSWDL1)	0x33FF FFFF	NA	NA
Zone_Select_Block7	0x0007 8102 (CSMPSWD1)	0x9F7F FFFF	0x0007 8302 (CSMPSWD1)	0x3B7F FFFF
Zone_Select_Block7	0x0007 811E (JTAGPSWDL1)	0x0FFF FFFF	NA	NA
Zone_Select_Block8	0x0007 8122 (CSMPSWD1)	0x2BFF FFFF	0x0007 8322 (CSMPSWD1)	0x8FFF FFFF
Zone_Select_Block8	0x0007 813E (JTAGPSWDL1)	0xBB7F FFFF	NA	NA
Zone_Select_Block9	0x0007 8142 (CSMPSWD1)	0x27FF FFFF	0x0007 8342 (CSMPSWD1)	0x6BFF FFFF
Zone_Select_Block9	0x0007 815E (JTAGPSWDL1)	0x5F7F FFFF	NA	NA
Zone_Select_Block10	0x0007 8162 (CSMPSWD1)	0x7B7F FFFF	0x0007 8362 (CSMPSWD1)	0x377F FFFF
Zone_Select_Block10	0x0007 817E (JTAGPSWDL1)	0x1DFF FFFF	NA	NA
Zone_Select_Block11	0x0007 8182 (CSMPSWD1)	0xC9FF FFFF	0x0007 8382 (CSMPSWD1)	0x9BFF FFFF
Zone_Select_Block11	0x0007 819E (JTAGPSWDL1)	0xAF7F FFFF	NA	NA
Zone_Select_Block12	0x0007 81A2 (CSMPSWD1)	0x7D7F FFFF	0x0007 83A2 (CSMPSWD1)	0x2F7F FFFF
Zone_Select_Block12	0x0007 81BE (JTAGPSWDL1)	0x1BFF FFFF	NA	NA
Zone_Select_Block13	0x0007 81C2 (CSMPSWD1)	0x6F7F FFFF	0x0007 83C2 (CSMPSWD1)	0xCB7F FFFF
Zone_Select_Block13	0x0007 81DE (JTAGPSWDL1)	0x17FF FFFF	NA	NA
Zone_Select_Block14	0x0007 81E2 (CSMPSWD1)	0x33FF FFFF	0x0007 83E2 (CSMPSWD1)	0x97FF FFFF
Zone_Select_Block14	0x0007 81FE (JTAGPSWDL1)	0xBD7F FFFF		

### 5.2.2 Emulation Code Security Logic (ECSL)

In addition to the CSM, the emulation code security logic (ECSL) has been implemented using a 64-bit password (part of existing CSM password) for each zone to prevent unauthorized users from stepping through secure code. A halt in secure code while the emulator is connected trips the ECSL and breaks the emulation connection. To allow emulation of secure code, while maintaining the CSM protection against secure memory reads, write the correct 64-bit password into the CSMKEY (0/1) registers, which matches the password value stored in the USER OTP of that zone. This disables the ECSL for the specific zone.

When initially debugging a device with the password locations in OTP programmed (secured), the emulator takes some time to take control of the CPU. During this time, the CPU starts running and can execute an instruction that performs an access to a protected ECSL area and if the CPU is halted when the program counter (PC) is pointing to a secure location, the ECSL trips and causes the emulator connection to be broken.

The answer to this problem is to use the Wait Boot Mode boot option. In this mode, the CPU is in a loop and does not jump to the user application code. Using this BOOTMODE, you can connect to CCS and debug the code.

### 5.2.3 CPU Secure Logic

The CPU Secure Logic (CPUSL) on this device prevents a hacker from reading the CPU registers in a watch window while code is running in a secure zone. All accesses to CPU registers when the PC points to a secure location are blocked by this logic. The only exception to this is read access to the PC. It is highly recommended not to write into the CPU register in this case, because proper code execution may get affected. If the CSM is unlocked using the CSM password match flow, the CPUSL logic also gets disabled.

### 5.2.4 Execute-Only Protection

To achieve a higher level of security on secure Flash sectors and RAM blocks that store critical user code (instruction opcodes), the Execute-Only protection feature is provided. When the Execute-Only protection is turned on for any secure Flash sector or RAM block, data reads to that Flash sector or RAM block are disallowed from any code (even from secure code). Execute-only protection for a Flash sector and RAM block can be turned on by configuring the bit field associated for that particular sector/RAM block in the zone's (which has ownership of that sector/RAM block) EXEONLYSECT and EXEONLYRAM register, respectively.

### 5.2.5 Password Lock

The password locations in USER OTP for each zone can be locked by programming the zone's PSWDLOCK field with any value other than 1111 (0xF) at the PSWDLOCK location in OTP. Until the passwords of a zone are locked, password locations are not secure and can be read from the debugger as well as code running from non-secure memory. This feature can be used by the user to avoid accidental locking of the zone while programming the Flash sectors during the software development phase. On a new device, the value for password lock fields for all zones at the PSWDLOCK location in OTP is 1111, which means the password for all zones is unlocked.

---

#### Note

Password unlock only makes password locations non-secure. All other secure memories remains secure as per security settings. Since password locations are non-secure, anyone can read the password and make the zone unsecure by running through PMF, user must program PSWDLOCK locations to lock the password before sending the device in field.

---



### 5.2.6 JTAGLOCK

Sometimes you want to disable the JTAG access on a device to avoid any debug access to the device. This can be done by using the JTAGLOCK feature on this device. You need to follow a two step process to enable the JTAGLOCK feature (both steps can be performed at the same time).

1. Program the JTAG passwords. This device has a 128-bit JTAG password that needs to be programmed in Z1 USER OTP. JTAG passwords are split into two parts, JTAGPSWDH and JTAGPSWDL. JTAGPSWDH is part of Z1 USER OTP header and JTAGPSWDL is part of Z1 Zone Select Block (ZSB). What this means is program JTAGPSWDH once and change the JTAGPSWDL multiple times, if needed. Code Composer Studio has an integrated tool that you need to use to unlock the JTAGLOCK on device.
2. After programming the JTAG passwords, you need to enable the JTAGLOCK module (JLM) by programming bit [3:0] of Z1OTP\_JLM\_ENABLE with any value other than 0xF. It is recommended to program all four bits with a value 0x0.

### 5.2.7 Link Pointer and Zone Select

For each of the two security zones, a dedicated OTP block exists that holds the configuration related to zone's security. The following are user programmable configurations:

- ZxOTP\_LINKPOINTER1
- ZxOTP\_LINKPOINTER2
- ZxOTP\_LINKPOINTER3
- Z1OTP\_JLM\_ENABLE
- ZxOTP\_GPREG1
- ZxOTP\_GPREG2
- ZxOTP\_GPREG3
- ZxOTP\_GPREG4
- ZxOTP\_PSWDLOCK
- ZxOTP\_CRCLOCK
- Z1OTP\_JTAGPSWDH
- Z1OTP\_CMACKKEY
- ZxOTP\_CSMPSWD0
- ZxOTP\_CSMPSWD1
- ZxOTP\_CSMPSWD2
- ZxOTP\_CSMPSWD3
- ZxOTP\_GRABSECT1
- ZxOTP\_GRABSECT2
- ZxOTP\_GRABSECT3
- ZxOTP\_GRABRAM1
- ZxOTP\_EXEONLYSECT1
- ZxOTP\_EXEONLYSECT2
- ZxOTP\_EXEONLYRAM1
- Z1OTP\_JTAGPSWDL

Since OTP cannot be erased, the following configurations are placed in zone select blocks of each zone's OTP Flash of both the banks:

- ZxOTP\_CSMPSWD0
- ZxOTP\_CSMPSWD1
- ZxOTP\_CSMPSWD2
- ZxOTP\_CSMPSWD3
- ZxOTP\_GRABSECT1
- ZxOTP\_GRABSECT2
- ZxOTP\_GRABSECT3
- ZxOTP\_GRABRAM1
- ZxOTP\_EXEONLYSECT1
- ZxOTP\_EXEONLYSECT2
- ZxOTP\_EXEONLYRAM1
- Z1OTP\_JTAGPSWDL


The location of the valid zone select block in OTP is decided based on the value of three 14-bit link pointers (Zx-LINKPOINTERx) programmed in the OTP of each zone. All OTP locations except link pointers and Z1OTP\_JLM\_ENABLE locations are protected with ECC. Since the link pointer locations are not protected with ECC, three link pointers are provided that need to be programmed with the same value. The final value of the link pointer is resolved in hardware, when a dummy read is done to all the link pointers, by comparing all the three values (bit-wise voting logic). Since in OTP, a 1 can be flipped by the user to 0, but 0 can not be flipped to 1 (no erase operation for OTP), the most-significant bit position in the resolved link pointer that is 0, defines the valid base address for the zone select block. While generating the final link pointer value, if the bit pattern is not one of those listed in [Figure 5-1](#), the final link pointer value becomes All\_1 (0xFFFF\_FFFF), which selects the Zone-Select-Block1 (also known as the default zone select block).

Zx-LINKPOINTER	Selected ZSB	Zone1 ZSB Address	Zone2 ZSB Address
32xxxxxxxxxxxxxxxxxxxx11111111111111	ZSB1	0x78020	0x78220
32xxxxxxxxxxxxxxxxxxxx11111111111110	ZSB2	0x78040	0x78240
32xxxxxxxxxxxxxxxxxxxx11111111111100	ZSB3	0x78060	0x78260
32xxxxxxxxxxxxxxxxxxxx111111111111000	ZSB4	0x78080	0x78280
32xxxxxxxxxxxxxxxxxxxx1111111111110000	ZSB5	0x780a0	0x782a0
32xxxxxxxxxxxxxxxxxxxx11111111111100000	ZSB6	0x780c0	0x782c0
32xxxxxxxxxxxxxxxxxxxx111111111111000000	ZSB7	0x780e0	0x782e0
32xxxxxxxxxxxxxxxxxxxx1111111100000000	ZSB8	0x78100	0x78300
32xxxxxxxxxxxxxxxxxxxx11111111000000000	ZSB9	0x78120	0x78320
32xxxxxxxxxxxxxxxxxxxx1111110000000000	ZSB10	0x78140	0x78340
32xxxxxxxxxxxxxxxxxxxx1111000000000000	ZSB11	0x78160	0x78360
32xxxxxxxxxxxxxxxxxxxx1110000000000000	ZSB12	0x78180	0x78380
32xxxxxxxxxxxxxxxxxxxx1100000000000000	ZSB13	0x781a0	0x783a0
32xxxxxxxxxxxxxxxxxxxx1000000000000000	ZSB14	0x781c0	0x783c0
32xxxxxxxxxxxxxxxxxxxx0000000000000000	ZSB15	0x781e0	0x783e0

**Figure 5-1. Storage of Zone-Select Bits in OTP**

**Note**

Address locations for other security settings that are not part of Zone Select blocks can be programmed only once; therefore, program the locations towards the end of the development cycle.



**Figure 5-2. Location of Zone-Select Block Based on Link-Pointer**

**CAUTION**

USER OTP is ECC protected. Program the ECC value while programming the security setting in USER OTP. Failing to program the correct ECC value causes the device to be blocked permanently and replacing the device can be possible.

### 5.2.8 C Code Example to Get Zone Select Block Addr for Zone1

```

unsigned long LinkPointer;
unsigned long *ZoneSelBlockPtr;
int Bitpos = 13;
int ZeroFound = 0;
// Read Z1-Linkpointer register of DCSM module.
LinkPointer = *(unsigned long *)0x5F000;
// Bits 31 to 15 as most-significant 0 are reserved LinkPointer options
LinkPointer = LinkPointer << 18;
while ((ZeroFound == 0) && (bitpos > -1))
{
    if ((LinkPointer & 0x80000000) == 0)
    {
        ZeroFound = 1;
        ZoneSelBlockPtr = (unsigned long *) (0x78000 + ((bitpos + 2)*32));
    }
    Else
    {
        bitpos--;
        LinkPointer = LinkPointer << 1;
    }
}
if (ZeroFound == 0)
{
    //Default in case there is no zero found.
    ZoneSelBlockPtr = (unsigned long *)0x78020;
}

```

### 5.3 Flash and OTP Erase/Program

On this device, OTP as well as normal Flash, are secure resources. Each zone has a dedicated OTP, whereas normal Flash sectors can be allocated to any zone based on the value programmed in the GRABSECTx location in OTP. Each zone has a 128-bit CSM passwords. Read and write accesses are not allowed to resources assigned to Z1 by code running from memory allocated to Z2 and conversely. Before programming any secure Flash sector, either unlock the zone to which that particular sector belongs using PMF or execute the Flash programming code from secure memory that belongs to the same zone. The same is the case for erasing any secure Flash sector. To program the security settings in OTP Flash, unlock the CSM of the respective zone. Unless the zone is unlocked, security settings in OTP Flash can not be updated. The OTP content cannot be erased.

A semaphore mechanism is provided to avoid the program/erase conflict between Z1 and Z2. A zone needs to grab this semaphore to successfully complete the erase/program operation on the secure Flash sectors allocated to that zone. A semaphore can be grabbed by a zone by writing the appropriate value in the SEM field of the FLSEM register. For further details of this field, see the register description.

### 5.4 Secure Copy Code

In some applications, the user may want to copy the code from secure Flash to secure RAM for better performance. The user cannot do this for EXEONLY Flash sectors because EXEONLY secure memories cannot be read from anywhere. TI provides specific “Secure Copy Code” library functions for ZONE1 to enable the user to copy content from EXEONLY secure Flash sectors to EXEONLY RAM blocks. These functions do the copy-code operation in a highly secure environment and allow a copy to be performed only when the following conditions are met:

- The secure RAM block and the secure Flash sector belong to the same zone.
- Both the secure RAM block and the secure Flash sector have EXEONLY protection enabled.

For further usage of these library functions, see the device-specific Boot ROM documentation.

## 5.5 SecureCRC

Since reads from EXEONLY memories are not allowed, the user cannot calculate the CRC on content in EXEONLY memories using the CRC engine available on this device (for example, VCUCRC, GCRC) or software. In some safety-critical applications, the user can calculate the CRC even on these memories. To enable this without compromising on security, TI provides specific “SecureCRC” library functions for each zone. These functions do the CRC calculation in highly secure environment and allow a CRC calculation to be performed only when the following conditions are met:

- The source address can be modulo the number of words (based on length\_id) for which the CRC needs to be calculated.
- The destination address can belong to the same zone as the source address.

For further usage of these library functions, see the device-specific Boot ROM documentation.

---

### Note

The user must disable all the interrupts before calling the secure functions in ROM. If there is a vector fetch during secure function execution, the CPU gets reset immediately.

---

Disclaimer: The Code Security Module (CSM) included on this device was designed to password protect the data stored in the associated memory and is warranted by Texas Instruments (TI), in accordance with its standard terms and conditions, to conform to TI's published specifications for the warranty period applicable for this device. TI DOES NOT, HOWEVER, WARRANT OR REPRESENT THAT THE CSM CANNOT BE COMPROMISED OR BREACHED OR THAT THE DATA STORED IN THE ASSOCIATED MEMORY CANNOT BE ACCESSED THROUGH OTHER MEANS. MOREOVER, EXCEPT AS SET FORTH ABOVE, TI MAKES NO WARRANTIES OR REPRESENTATIONS CONCERNING THE CSM OR OPERATION OF THIS DEVICE, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL TI BE LIABLE FOR ANY CONSEQUENTIAL, SPECIAL, INDIRECT, INCIDENTAL, OR PUNITIVE DAMAGES, HOWEVER CAUSED, ARISING IN ANY WAY OUT OF YOUR USE OF THE CSM OR THIS DEVICE, WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO LOSS OF DATA, LOSS OF GOODWILL, LOSS OF USE OR INTERRUPTION OF BUSINESS OR OTHER ECONOMIC LOSS.

## 5.6 CSM Impact on Other On-Chip Resources

On this device, some of the memories are not secure. To avoid any potential hacking when the device is in the default state (post reset), accesses (all types) to all memories (secure as well as non-secure, except BOOT-ROM and OTP ) are disabled until proper security initialization is done. This means that after reset none of the memory resources except BOOT\_ROM and OTP is accessible to the user.

The following steps are required by CPU after reset (any type of reset) to initialize the security on device.

### Security Initialization

- Dummy Read to address location of SECD (0x703F0, TI-reserved register) in TI OTP
- Dummy Read to address location of Z1OTP\_LINKPOINTER1 in Z1 OTP
- Dummy Read to address location of Z1OTP\_LINKPOINTER2 in Z1 OTP
- Dummy Read to address location of Z1OTP\_LINKPOINTER3 in Z1 OTP
- Dummy Read to address location of Z2OTP\_LINKPOINTER1 in Z2 OTP
- Dummy Read to address location of Z2OTP\_LINKPOINTER2 in Z2 OTP
- Dummy Read to address location of Z2OTP\_LINKPOINTER3 in Z2 OTP
- Dummy Read to address location Z1OTP\_JLM\_ENABLE in Z1 OTP
- Dummy Read to address location of Z1OTP\_GPREG1, Z1OTP\_GPREG2, Z1OTP\_GPREG3, Z1OTP\_GPREG4 in Z1 OTP
- Dummy Read to address location of Z1OTP\_PSWDLOCK in Z1 OTP
- Dummy Read to address location of Z1OTP\_CRCLOCK in Z1 OTP
- Dummy Read to address location of Z1OTP\_JTAGPSWDH0, Z1OTP\_JTAGPSWDH1 in Z1 OTP
- Dummy Read to address location of Z2OTP\_GPREG1, Z2OTP\_GPREG2, Z2OTP\_GPREG3, Z2OTP\_GPREG4 in Z2 OTP
- Dummy Read to address location of Z2OTP\_PSWDLOCK in Z2 OTP
- Dummy Read to address location of Z2OTP\_CRCLOCK in Z2 OTP
- Read to memory map register of Z1\_LINKPOINTER in DCSM module to calculate the address of zone select block for Z1
- Dummy read to address location of Z1OTP\_GRABSECT1, Z1OTP\_GRABSECT2, Z1OTP\_GRABSECT3 in Z1 OTP
- Dummy read to address location of Z1OTP\_GRABRAM1
- Dummy read to address location of Z1OTP\_EXEONLYSECT1, Z1OTP\_EXEONLYSECT2 in Z1 OTP
- Dummy read to address location of Z1OTP\_EXEONLYRAM1 in Z1 OTP
- Dummy Read to address location of Z1OTP\_JTAGPSWDL0, Z1OTP\_JTAGPSWDL1 in Z1 OTP
- Read to memory map register of Z2\_LINKPOINTER in DCSM module to calculate the address of zone select block for Z2
- Dummy read to address location of Z2OTP\_GRABSECT1, Z2OTP\_GRABSECT2, Z2OTP\_GRABSECT3 in Z2 OTP
- Dummy read to address location of Z2OTP\_GRABRAM1
- Dummy read to address location of Z2OTP\_EXEONLYSECT1, Z2OTP\_EXEONLYSECT2 in Z2 OTP
- Dummy read to address location of Z2OTP\_EXEONLYRAM1 in Z2 OTP

---

#### Note

Security Initialization is done by BOOTROM code on all the resets (as part of device initialization) that assert SYSRSn. This is not part of user application code.

The order of initialization matters; hence, if a memory watch window with the USER OTP address is opened in the debugger (CCS IDE), the security initialization can occur in an incorrect order locking the device down. To avoid this, do not keep a memory window with USER OTP address opened in the debugger (CCS IDE) when performing a reset.

---

## 5.7 Incorporating Code Security in User Applications

Code security is typically not required in the development phase of a project. However, security is needed once a robust code is developed for a zone. Before such a code is programmed in the Flash memory, a CSM password must be chosen to secure the zone. Once a CSM password is in place for a zone, the zone is secured (programming a password at the appropriate locations and either performing a device reset or setting the FORCESEC bit (Zx\_CR.31) is the action that secures the device). From that time on, access to debug the contents of secure memory by any means (using JTAG, code running off external/on-chip memory, and so forth) requires a valid password. A password is not needed to run the code out of secure memory (such as in a typical end-user usage); however, access to secure memory contents for debug purposes, requires a password.

### 5.7.1 Environments That Require Security Unlocking

The following are the typical situations under which unsecuring the zone can be required:

- Code development using debuggers (such as Code Composer Studio™ IDE). This is the most common environment during the design phase of a product.
- Flash programming using TI Flash utilities such as Code Composer Studio On-Chip Flash Programmer plug-in or the Uniflash tool. Flash programming is common during code development and testing. Once the user supplies the necessary password, the Flash utilities disable the security logic before attempting to program the Flash. In custom programming that uses the Flash API supplied by TI, unlocking the CSM can be avoided by executing the Flash programming algorithms from secure memory.
- Custom environment defined by the application
  - In addition to the above, access to secure memory contents can be required in situations such as:
    - Using the on-chip bootloader to load code or data into secure SRAM or to erase and program the Flash.
    - Executing code from on-chip unsecure memory and requiring access to secure memory for the lookup table. This is not a suggested operating condition as supplying the password from external code can compromise code security.

The unsecuring sequence is identical in all the above situations. This sequence is referred to as the password match flow (PMF) for simplicity. [Section 5.7.2](#) explains the sequence of operation that is required every time the user attempts to unsecure a particular zone. A code example is listed for clarity.

### 5.7.2 CSM Password Match Flow

Password match flow (PMF) is essentially a sequence of four dummy reads from password locations (PWL) followed by four writes (32-bit writes) to CSMKEY(0/1/2/3) registers. [Figure 5-3](#) shows how PMF helps to initialize the security logic registers and disable security logic.




Figure 5-3. CSM Password Match Flow (PMF)



### 5.7.3 C Code Example to Unsecure C28x Zone1

```
volatile long int *CSM = (volatile long int *)5F090; //CSM register file volatile
long int *CSMPWL = (volatile long int *)0x78020; //CSM Password location (assuming default zone
select block)
volatile int tmp;
int I;
// Read the 128-bits of the CSM password locations (PWL)
//
for (I=0;I<4; I++) tmp = *CSMPWL++;
// write the 128-bit password to the CSMKEY registers
// If this password matches that stored in the CSLPWL,
// then the CSM becomes unsecure. If this password does not match,
// then the zone remains secure.
// An example password of: // 0x11112222333344445555666677778888 is used.
*CSM++ = 0x22221111; // Register Z1_CSMKEY0 at 0x5F090
*CSM++ = 0x44443333; // Register Z1_CSMKEY1 at 0x5F092
*CSM++ = 0x66665555; // Register Z1_CSMKEY2 at 0x5F094
*CSM++ = 0x88887777; // Register Z1_CSMKEY3 at 0x5F096
```

### 5.7.4 C Code Example to Resecure C28x Zone1


```
volatile int *Z1_CR = 0x5F019; //CSMSCR register
//Set FORCESEC bit
*Z1_CR = 0x8000;
```

### 5.7.5 Environments That Require ECSL Unlocking

The user develops some main IP, and then outsources peripheral functions to a subcontractor who must be able to run the user code during debug and can halt while the main IP code is running. If ECSL is not unlocked, then Code Composer Studio connections get disconnected, which can be inconvenient for the user. Note that unlocking ECSL does not enable access to secure code but only avoids disconnection of CCS (JTAG).

### 5.7.6 ECSL Password Match Flow

A password match flow (PMF) is essentially a sequence of eight dummy reads from password locations (PWL) followed by two writes to KEY registers. [Figure 5-4](#) shows how the PMF helps to initialize the security logic registers and disable security logic.



**Figure 5-4. ECSSL Password Match Flow (PMF)**

### 5.7.7 ECSL Disable Considerations for any Zone

A zone with ECSL enabled can have a predetermined ECSL password stored in the ECSL password locations in Flash (same as lower 64 bits of CSM passwords). The following are steps to disable the ECSL for any particular zone:

1. Perform a dummy read of CSM password locations of that Zone.
2. Write the password into the CSMKEY0/1 registers, corresponding to that Zone.
3. If the password is correct, the ECSL gets disabled; otherwise, the ECSL stays enabled.

#### 5.7.7.1 C Code Example to Disable ECSL for C28x Zone1

```
volatile long int *ECSL = (volatile int *)0x5F090; //ECSL register file
volatile long int *ECSLPWL = (volatile int *)0x78028; //ECSL Password location (assuming default
Zone sel block)
volatile int tmp;
int I;
// Read the 64-bits of the password locations (PWL).
for (I=0;I<2; I++) tmp = *ECSLPWL++;
// Write the 64-bit password to the CSMKEYx registers
// If this password matches that stored in the CSMPWL,
// then ECSL gets disabled. If this password does not match,
// then the zone remains secure.
// An example password of: // 0x1111222233334444 is used.
*ECSL++ = 0x22221111; // Register Z1_CSMKEY0 at 0x5F090
*ECSL++ = 0x44443333; // Register Z1_CSMKEY1 at 0x5F092
```

### 5.7.8 Device Unique ID

TI OTP contains a 256-bit value that is made up of both random and sequential parts. This value can be used as a seed for code encryption. The starting address of the value is 0x72168. The first 192 bits are random, the next 32 bits are sequential, and the last 32 bits are a checksum value.

## 5.8 Software

### 5.8.1 DCSM Registers to Driverlib Functions

**Table 5-4. DCSM Registers to Driverlib Functions**

File	Driverlib Function
Z1OTP_LINKPOINTER1	
-	
Z1OTP_LINKPOINTER2	
-	
Z1OTP_LINKPOINTER3	
-	
Z1OTP_JLM_ENABLE	
-	
Z1OTP_GPREG1	
-	
Z1OTP_GPREG2	
-	
Z1OTP_GPREG3	
-	
Z1OTP_GPREG4	
-	
Z1OTP_PSWDLOCK	
-	
Z1OTP_CRCLOCK	

**Table 5-4. DCSM Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>Z1OTP_JTAGPSWDH0</b>	
-	
<b>Z1OTP_JTAGPSWDH1</b>	
-	
<b>Z1OTP_CMACKEY0</b>	
-	
<b>Z1OTP_CMACKEY1</b>	
-	
<b>Z1OTP_CMACKEY2</b>	
-	
<b>Z1OTP_CMACKEY3</b>	
-	
<b>Z2OTP_LINKPOINTER1</b>	
-	
<b>Z2OTP_LINKPOINTER2</b>	
-	
<b>Z2OTP_LINKPOINTER3</b>	
-	
<b>Z2OTP_GPREG1</b>	
-	
<b>Z2OTP_GPREG2</b>	
-	
<b>Z2OTP_GPREG3</b>	
-	
<b>Z2OTP_GPREG4</b>	
-	
<b>Z2OTP_PSWDLOCK</b>	
-	
<b>Z2OTP_CRCLOCK</b>	
-	
<b>Z1_LINKPOINTER</b>	
dcsm.c	DCSM_unlockZone1CSM
dcsm.c	DCSM_readZone1CSMPwd
dcsm.h	DCSM_getZone1LinkPointerError
<b>Z1_OTPSECLOCK</b>	
dcsm.h	DCSM_getZone1OTPSecureLockStatus
<b>Z1_JLM_ENABLE</b>	
-	
<b>Z1_LINKPOINTERERR</b>	
dcsm.h	DCSM_getZone1LinkPointerError
<b>Z1_GPREG1</b>	
-	
<b>Z1_GPREG2</b>	
-	

**Table 5-4. DCSM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>Z1_GPREG3</b>	
-	
<b>Z1_GPREG4</b>	
-	
<b>Z1_CSMKEY0</b>	
dcsm.c	DCSM_unlockZone1CSM
dcsm.c	DCSM_writeZone1CSM
<b>Z1_CSMKEY1</b>	
dcsm.c	DCSM_unlockZone1CSM
dcsm.c	DCSM_writeZone1CSM
<b>Z1_CSMKEY2</b>	
dcsm.c	DCSM_unlockZone1CSM
dcsm.c	DCSM_writeZone1CSM
<b>Z1_CSMKEY3</b>	
dcsm.c	DCSM_unlockZone1CSM
dcsm.c	DCSM_writeZone1CSM
<b>Z1_CR</b>	
dcsm.h	DCSM_secureZone1
dcsm.h	DCSM_getZone1CSMSecurityStatus
dcsm.h	DCSM_getZone1ControlStatus
<b>Z1_GRABSECT1R</b>	
-	
<b>Z1_GRABSECT2R</b>	
-	
<b>Z1_GRABSECT3R</b>	
-	
<b>Z1_GRABRAM1R</b>	
-	
<b>Z1_EXEONLYSECT1R</b>	
dcsm.c	DCSM_getZone1FlashEXEStatus
<b>Z1_EXEONLYSECT2R</b>	
dcsm.c	DCSM_getZone1FlashEXEStatus
<b>Z1_EXEONLYRAM1R</b>	
dcsm.c	DCSM_getZone1RAMEXEStatus
<b>Z1_JTAGKEY0</b>	
-	
<b>Z1_JTAGKEY1</b>	
-	
<b>Z1_JTAGKEY2</b>	
-	
<b>Z1_JTAGKEY3</b>	
-	
<b>Z1_CMACKKEY0</b>	
-	
<b>Z1_CMACKKEY1</b>	

**Table 5-4. DCSM Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>Z1_CMACKKEY2</b>	
-	
<b>Z1_CMACKKEY3</b>	
-	
<b>Z1_DIAG</b>	
-	
<b>Z2_LINKPOINTER</b>	
dcsm.c	DCSM_unlockZone2CSM
dcsm.c	DCSM_readZone2CSMPwd
dcsm.h	DCSM_getZone2LinkPointerError
<b>Z2_OTPSECLOCK</b>	
dcsm.h	DCSM_getZone2OTPSecureLockStatus
<b>Z2_LINKPOINTERERR</b>	
dcsm.h	DCSM_getZone2LinkPointerError
<b>Z2_GPREG1</b>	
-	
<b>Z2_GPREG2</b>	
-	
<b>Z2_GPREG3</b>	
-	
<b>Z2_GPREG4</b>	
-	
<b>Z2_CSMKEY0</b>	
dcsm.c	DCSM_unlockZone2CSM
dcsm.c	DCSM_writeZone2CSM
<b>Z2_CSMKEY1</b>	
dcsm.c	DCSM_unlockZone2CSM
dcsm.c	DCSM_writeZone2CSM
<b>Z2_CSMKEY2</b>	
dcsm.c	DCSM_unlockZone2CSM
dcsm.c	DCSM_writeZone2CSM
<b>Z2_CSMKEY3</b>	
dcsm.c	DCSM_unlockZone2CSM
dcsm.c	DCSM_writeZone2CSM
<b>Z2_CR</b>	
dcsm.h	DCSM_secureZone2
dcsm.h	DCSM_getZone2CSMSecurityStatus
dcsm.h	DCSM_getZone2ControlStatus
<b>Z2_GRABSECT1R</b>	
-	
<b>Z2_GRABSECT2R</b>	
-	
<b>Z2_GRABSECT3R</b>	
-	

**Table 5-4. DCSM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>Z2_GRABRAM1R</b>	
-	
<b>Z2_EXEONLYSECT1R</b>	
dcsm.c	DCSM_getZone2FlashEXEStatus
<b>Z2_EXEONLYSECT2R</b>	
dcsm.c	DCSM_getZone2FlashEXEStatus
<b>Z2_EXEONLYRAM1R</b>	
dcsm.c	DCSM_getZone2RAMEXEStatus
<b>FLSEM</b>	
dcsm.c	DCSM_claimZoneSemaphore
dcsm.c	DCSM_releaseZoneSemaphore
<b>SECTSTAT1</b>	
dcsm.h	DCSM_getFlashSectorZone
<b>SECTSTAT2</b>	
dcsm.h	DCSM_getFlashSectorZone
<b>SECTSTAT3</b>	
dcsm.h	DCSM_getFlashSectorZone
<b>RAMSTAT1</b>	
dcsm.h	DCSM_getRAMZone
<b>SECERRSTAT</b>	
dcsm.h	DCSM_getFlashErrorStatus
<b>SECERRCLR</b>	
dcsm.h	DCSM_clearFlashErrorStatus
<b>SECERRFRC</b>	
dcsm.h	DCSM_forceFlashErrorStatus
<b>DENYCODE</b>	
dcsm.h	DCSM_getFlashDenyCodeStatus
<b>UID_UNIQUE_31_0</b>	
dcsm.h	DCSM_getDeviceUIDLow
<b>UID_UNIQUE_63_32</b>	
dcsm.h	DCSM_getDeviceUIDHigh
<b>PARTIDH</b>	
dcsm.h	DCSM_getDevicePartID
<b>PERSEM1</b>	
dcsm.h	DCSM_getPerSemStatus
dcsm.h	DCSM_forcePerSemStatus

### 5.8.2 DCSM Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/dcsm

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

#### 5.8.2.1 Empty DCSM Tool Example

FILE: dcsm\_security\_tool.c

This example is an empty project setup for DCSM Tool and Driverlib development. For guidance refer to: [C2000 DCSM Security Tool](#)

## 5.9 DCSM Registers

This Section describes the DCSM Registers.

### 5.9.1 DCSM Base Address Table

**Table 5-5. DCSM Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
DcsmZ1Regs	<a href="#">DCSM_Z1_REGS</a>	DCSM_Z1_BASE	0x0005_F000	YES	-	-	YES
DcsmZ2Regs	<a href="#">DCSM_Z2_REGS</a>	DCSM_Z2_BASE	0x0005_F080	YES	-	-	YES
DcsmCommonRegs	<a href="#">DCSM_COMMON_REGS</a>	DCSMCOMMON_BASE	0x0005_F0C0	YES	-	-	YES
DcsmZ1OtpRegs	<a href="#">DCSM_Z1_OTP</a>	DCSM_Z1OTP_BASE	0x0007_8000	YES	-	-	-
DcsmZ2OtpRegs	<a href="#">DCSM_Z2_OTP</a>	DCSM_Z2OTP_BASE	0x0007_8200	YES	-	-	-



### 5.9.2 DCSM\_Z1\_REGS Registers

Table 5-6 lists the memory-mapped registers for the DCSM\_Z1\_REGS registers. All register offset addresses not listed in Table 5-6 should be considered as reserved locations and the register contents should not be modified.

**Table 5-6. DCSM\_Z1\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	Z1_LINKPOINTER	Zone 1 Link Pointer		<a href="#">Go</a>
2h	Z1_OTPSECLOCK	Zone 1 OTP Secure Lock		<a href="#">Go</a>
4h	Z1_JLM_ENABLE	Zone 1 JTAGLOCK Enable Register		<a href="#">Go</a>
6h	Z1_LINKPOINTERERR	Link Pointer Error		<a href="#">Go</a>
8h	Z1_GPREG1	Zone 1 General Purpose Register-1		<a href="#">Go</a>
Ah	Z1_GPREG2	Zone 1 General Purpose Register-2		<a href="#">Go</a>
Ch	Z1_GPREG3	Zone 1 General Purpose Register-3		<a href="#">Go</a>
Eh	Z1_GPREG4	Zone 1 General Purpose Register-4		<a href="#">Go</a>
10h	Z1_CSMKEY0	Zone 1 CSM Key 0		<a href="#">Go</a>
12h	Z1_CSMKEY1	Zone 1 CSM Key 1		<a href="#">Go</a>
14h	Z1_CSMKEY2	Zone 1 CSM Key 2		<a href="#">Go</a>
16h	Z1_CSMKEY3	Zone 1 CSM Key 3		<a href="#">Go</a>
18h	Z1_CR	Zone 1 CSM Control Register		<a href="#">Go</a>
1Ah	Z1_GRABSECT1R	Zone 1 Grab Flash Status Register 1		<a href="#">Go</a>
1Ch	Z1_GRABSECT2R	Zone 1 Grab Flash Status Register 2		<a href="#">Go</a>
1Eh	Z1_GRABSECT3R	Zone 1 Grab Flash Status Register 3		<a href="#">Go</a>
20h	Z1_GRABRAM1R	Zone 1 Grab RAM Status Register 1		<a href="#">Go</a>
26h	Z1_EXEONLYSECT1R	Zone 1 Execute Only Flash Status Register 1		<a href="#">Go</a>
28h	Z1_EXEONLYSECT2R	Zone 1 Execute Only Flash Status Register 2		<a href="#">Go</a>
2Ah	Z1_EXEONLYRAM1R	Zone 1 Execute Only RAM Status Register 1		<a href="#">Go</a>
2Eh	Z1_JTAGKEY0	JTAG Unlock Key Register 0		<a href="#">Go</a>
30h	Z1_JTAGKEY1	JTAG Unlock Key Register 1		<a href="#">Go</a>
32h	Z1_JTAGKEY2	JTAG Unlock Key Register 2		<a href="#">Go</a>
34h	Z1_JTAGKEY3	JTAG Unlock Key Register 3		<a href="#">Go</a>
36h	Z1_CMACKKEY0	Secure Boot CMAC Key Status Register 0		<a href="#">Go</a>
38h	Z1_CMACKKEY1	Secure Boot CMAC Key Status Register 1		<a href="#">Go</a>
3Ah	Z1_CMACKKEY2	Secure Boot CMAC Key Status Register 2		<a href="#">Go</a>
3Ch	Z1_CMACKKEY3	Secure Boot CMAC Key Status Register 3		<a href="#">Go</a>
3Eh	Z1_DIAG	Diagnostics Configuration Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 5-7 shows the codes that are used for access types in this section.

**Table 5-7. DCSM\_Z1\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		

**Table 5-7. DCSM\_Z1\_REGS Access Type Codes  
(continued)**

Access Type	Code	Description
-n		Value after reset or the default value

### 5.9.2.1 Z1\_LINKPOINTER Register (Offset = 0h) [Reset = FFFFC000h]

Z1\_LINKPOINTER is shown in [Figure 5-5](#) and described in [Table 5-8](#).

Return to the [Summary Table](#).

Zone 1 Link Pointer

**Figure 5-5. Z1\_LINKPOINTER Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														LINKPOINTER																	
R-0003FFFFh														R-0h																	

**Table 5-8. Z1\_LINKPOINTER Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R	0003FFFFh	Reserved
13-0	LINKPOINTER	R	0h	This is resolved Link-Pointer value which is generated by looking at the three physical Link-Pointer values loaded from OTP Reset type: SYSRSn

### 5.9.2.2 Z1\_OTPSECLOCK Register (Offset = 2h) [Reset = 0000001h]

Z1\_OTPSECLOCK is shown in [Figure 5-6](#) and described in [Table 5-9](#).

Return to the [Summary Table](#).

Zone 1 OTP Secure Lock

**Figure 5-6. Z1\_OTPSECLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				CRCLOCK			
R-0h				R-0h			
7	6	5	4	3	2	1	0
PSWDLOCK				RESERVED			JTAGLOCK
R-0h				R-0h			R-1h

**Table 5-9. Z1\_OTPSECLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	RESERVED	R	0h	Reserved
11-8	CRCLOCK	R	0h	Value in this field gets loaded from Z1_CRCLOCK[3:0] when a read is issued to address location of Z1_CRCLOCK in OTP. 1111 : VCU has ability to calculate CRC on secure memories. Other Value : VCU doesn't have ability to calculate CRC on secure memories. Reset type: XRSn
7-4	PSWDLOCK	R	0h	Value in this field gets loaded from Z1_PSWDLOCK[3:0] when a read is issued to address location of Z1_PSWDLOCK in OTP. 1111 : CSM password locations in OTP are not protected and can be read from debugger as well as code running from anywhere. Other Value : CSM password locations in OTP are protected and can't be read without unlocking CSM of that zone. Reset type: XRSn
3-1	RESERVED	R	0h	Reserved
0	JTAGLOCK	R	1h	Reflects the state of the JTAGLOCK feature. 0 : JTAG is not locked 1 : JTAG is locked Reset type: PORESETn

### 5.9.2.3 Z1\_JLM\_ENABLE Register (Offset = 4h) [Reset = 000000Fh]

Z1\_JLM\_ENABLE is shown in [Figure 5-7](#) and described in [Table 5-10](#).

Return to the [Summary Table](#).

Zone 1 JTAGLOCK Enable Register

**Figure 5-7. Z1\_JLM\_ENABLE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				Z1_JLM_ENABLE			
R-0-0h				R-Fh			

**Table 5-10. Z1\_JLM\_ENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3-0	Z1_JLM_ENABLE	R	Fh	Zone1 JLM_ENABLE register. The value in this field gets loaded from Z1OTP_JLM_ENABLE[3:0] when a read is issued to address location of Z1OTP_JLM_ENABLE in OTP. If Z1OTP_JLM_ENABLE[31:0] is equal to all ones during the load, the JTAGLOCK is not bypassed (is enabled). If the value of Z1OTP_JLM_ENABLE[31:0] is not all ones during the load, the JTAGLOCK is governed as follows by the Z1_JLM_ENABLE bits: 1111 : JTAG/Emulation access is allowed (JTAGLOCK is not enabled) Other values: JTAGLOCK is governed by the JTAGKEY==JTAGPSWD match condition Reset type: PORESETn

### 5.9.2.4 Z1\_LINKPOINTERERR Register (Offset = 6h) [Reset = 0000000h]

Z1\_LINKPOINTERERR is shown in [Figure 5-8](#) and described in [Table 5-11](#).

Return to the [Summary Table](#).

Link Pointer Error

**Figure 5-8. Z1\_LINKPOINTERERR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED		Z1_LINKPOINTERERR													
R-0-0h		R-0h													

**Table 5-11. Z1\_LINKPOINTERERR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R-0	0h	Reserved
13-0	Z1_LINKPOINTERERR	R	0h	These bits indicate errors during formation of the resolved Link-Pointer value after the three physical Link-Pointer values loaded of OTP in flash. 0 : No Error. Other : Error on bit positions which is set to 1. Reset type: SYSRSn


### 5.9.2.5 Z1\_GPREG1 Register (Offset = 8h) [Reset = 0000000h]

Z1\_GPREG1 is shown in [Figure 5-9](#) and described in [Table 5-12](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register-1

**Figure 5-9. Z1\_GPREG1 Register**



**Table 5-12. Z1\_GPREG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG1	R	0h	This field gets loaded with the contents of Z1OTP_GPREG1 locations in Zone-1-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-1 Reset type: SYSRSn

### 5.9.2.6 Z1\_GPREG2 Register (Offset = Ah) [Reset = 0000000h]

Z1\_GPREG2 is shown in [Figure 5-10](#) and described in [Table 5-13](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register-2

**Figure 5-10. Z1\_GPREG2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPREG2																															
R-0h																															

**Table 5-13. Z1\_GPREG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG2	R	0h	This field gets loaded with the contents of Z1OTP_GPREG2 locations in Zone-1-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-1 Reset type: SYSRSn




### 5.9.2.7 Z1\_GPREG3 Register (Offset = Ch) [Reset = 0000000h]

Z1\_GPREG3 is shown in [Figure 5-11](#) and described in [Table 5-14](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register-3

**Figure 5-11. Z1\_GPREG3 Register**



**Table 5-14. Z1\_GPREG3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG3	R	0h	This field gets loaded with the contents of Z1OTP_GPREG3 locations in Zone-1-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-1 Reset type: SYSRStn

### 5.9.2.8 Z1\_GPREG4 Register (Offset = Eh) [Reset = 0000000h]

Z1\_GPREG4 is shown in [Figure 5-12](#) and described in [Table 5-15](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register-4

**Figure 5-12. Z1\_GPREG4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPREG4																															
R-0h																															

**Table 5-15. Z1\_GPREG4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG4	R	0h	This field gets loaded with the contents of Z1OTP_GPREG4 locations in Zone-1-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-1 Reset type: SYSRSn

### 5.9.2.9 Z1\_CSMKEY0 Register (Offset = 10h) [Reset = 0000000h]

Z1\_CSMKEY0 is shown in [Figure 5-13](#) and described in [Table 5-16](#).

Return to the [Summary Table](#).

Zone 1 CSM Key 0

**Figure 5-13. Z1\_CSMKEY0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1_CSMKEY0																															
R/W-0h																															

**Table 5-16. Z1\_CSMKEY0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1_CSMKEY0	R/W	0h	To unlock Zone1, user needs to write this register with exact value as Z1_CSMPWD0, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.2.10 Z1\_CSMKEY1 Register (Offset = 12h) [Reset = 0000000h]

Z1\_CSMKEY1 is shown in [Figure 5-14](#) and described in [Table 5-17](#).

Return to the [Summary Table](#).

Zone 1 CSM Key 1

**Figure 5-14. Z1\_CSMKEY1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1_CSMKEY1																															
R/W-0h																															

**Table 5-17. Z1\_CSMKEY1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1_CSMKEY1	R/W	0h	To unlock Zone1, user needs to write this register with exact value as Z1_CSMPWD1, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.2.11 Z1\_CSMKEY2 Register (Offset = 14h) [Reset = 0000000h]

Z1\_CSMKEY2 is shown in [Figure 5-15](#) and described in [Table 5-18](#).

Return to the [Summary Table](#).

Zone 1 CSM Key 2

**Figure 5-15. Z1\_CSMKEY2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1_CSMKEY2																															
R/W-0h																															

**Table 5-18. Z1\_CSMKEY2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1_CSMKEY2	R/W	0h	To unlock Zone1, user needs to write this register with exact value as Z1_CSMPSWD2, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.2.12 Z1\_CSMKEY3 Register (Offset = 16h) [Reset = 0000000h]

Z1\_CSMKEY3 is shown in [Figure 5-16](#) and described in [Table 5-19](#).

Return to the [Summary Table](#).

Zone 1 CSM Key 3

**Figure 5-16. Z1\_CSMKEY3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1_CSMKEY3																															
R/W-0h																															

**Table 5-19. Z1\_CSMKEY3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1_CSMKEY3	R/W	0h	To unlock Zone1, user needs to write this register with exact value as Z1_CSMPWD3, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.2.13 Z1\_CR Register (Offset = 18h) [Reset = 00080000h]

Z1\_CR is shown in [Figure 5-17](#) and described in [Table 5-20](#).

Return to the [Summary Table](#).

Zone 1 CSM Control Register

**Figure 5-17. Z1\_CR Register**

31	30	29	28	27	26	25	24
FORCESEC	RESERVED						
R-0/W-0h				R-0h			
23	22	21	20	19	18	17	16
RESERVED	ARMED	UNSECURE	ALLONE	ALLZERO	RESERVED		
R-0h	R-0h	R-0h	R-0h	R-1h	R-0h		
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h				R-0h	R-0h	R-0h	R-0h

**Table 5-20. Z1\_CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	FORCESEC	R-0/W	0h	A write of '1' to this bit clears the CSMKEYx registers. If writing to this bit after performing an update of the security passwords, it is advised to immediately perform a dummy load of the passwords by initiating a read of the passwords from their flash locations. Reset type: SYSRSn
30-24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	ARMED	R	0h	0 : Dummy read to CSM Password locations in OTP hasn't been performed. 1 : Dummy read to CSM Password locations in OTP has been performed. Reset type: SYSRSn
21	UNSECURE	R	0h	Indicates the state of Zone. 0 : Zone is in lock(secure) state. 1 : Zone is in unlock(unsecure) state. Reset type: SYSRSn
20	ALLONE	R	0h	Indicates the state of CSM passwords. 0 : Zone CSM Passwords are not all ones. 1 : Zone CSM Passwords are all ones. Reset type: SYSRSn
19	ALLZERO	R	1h	Indicates the state of CSM passwords. 0 : CSM Passwords are not all zeros. 1 : CSM Passwords are all zero and device is permanently locked. Reset type: SYSRSn
18-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved

**Table 5-20. Z1\_CR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RESERVED	R	0h	Reserved



### 5.9.2.14 Z1\_GRABSECT1R Register (Offset = 1Ah) [Reset = 0000000h]

Z1\_GRABSECT1R is shown in [Figure 5-18](#) and described in [Table 5-21](#).

Return to the [Summary Table](#).

Zone 1 Grab Flash Status Register 1

**Figure 5-18. Z1\_GRABSECT1R Register**

31	30	29	28	27	26	25	24
GRAB_B1_SECT127_96		GRAB_B1_SECT95_64		GRAB_B1_SECT63_32		GRAB_B1_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
GRAB_B1_SECT3		GRAB_B1_SECT2		GRAB_B1_SECT1		GRAB_B1_SECT0	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
GRAB_B0_SECT127_96		GRAB_B0_SECT95_64		GRAB_B0_SECT63_32		GRAB_B0_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_B0_SECT3		GRAB_B0_SECT2		GRAB_B0_SECT1		GRAB_B0_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-21. Z1\_GRABSECT1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GRAB_B1_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
29-28	GRAB_B1_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
27-26	GRAB_B1_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-21. Z1\_GRABSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25-24	GRAB_B1_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
23-22	GRAB_B1_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
21-20	GRAB_B1_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
19-18	GRAB_B1_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
17-16	GRAB_B1_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
15-14	GRAB_B0_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-21. Z1\_GRABSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13-12	GRAB_B0_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_B0_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
9-8	GRAB_B0_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_B0_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_B0_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_B0_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-21. Z1\_GRABSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRAB_B0_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

### 5.9.2.15 Z1\_GRABSECT2R Register (Offset = 1Ch) [Reset = 0000000h]

Z1\_GRABSECT2R is shown in [Figure 5-19](#) and described in [Table 5-22](#).

Return to the [Summary Table](#).

Zone 1 Grab Flash Status Register 2

**Figure 5-19. Z1\_GRABSECT2R Register**

31	30	29	28	27	26	25	24
GRAB_B3_SECT127_96		GRAB_B3_SECT95_64		GRAB_B3_SECT63_32		GRAB_B3_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
GRAB_B3_SECT3		GRAB_B3_SECT2		GRAB_B3_SECT1		GRAB_B3_SECT0	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
GRAB_B2_SECT127_96		GRAB_B2_SECT95_64		GRAB_B2_SECT63_32		GRAB_B2_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_B2_SECT3		GRAB_B2_SECT2		GRAB_B2_SECT1		GRAB_B2_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-22. Z1\_GRABSECT2R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GRAB_B3_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
29-28	GRAB_B3_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
27-26	GRAB_B3_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-22. Z1\_GRABSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25-24	GRAB_B3_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
23-22	GRAB_B3_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
21-20	GRAB_B3_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
19-18	GRAB_B3_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
17-16	GRAB_B3_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
15-14	GRAB_B2_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-22. Z1\_GRABSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13-12	GRAB_B2_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_B2_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
9-8	GRAB_B2_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_B2_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_B2_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_B2_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-22. Z1\_GRABSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRAB_B2_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn



### 5.9.2.16 Z1\_GRABSECT3R Register (Offset = 1Eh) [Reset = 0000000h]

Z1\_GRABSECT3R is shown in [Figure 5-20](#) and described in [Table 5-23](#).

Return to the [Summary Table](#).

Zone 1 Grab Flash Status Register 3

**Figure 5-20. Z1\_GRABSECT3R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						GRAB_B4_SECT31_4	
R-0h						R-0h	
7	6	5	4	3	2	1	0
GRAB_B4_SECT3		GRAB_B4_SECT2		GRAB_B4_SECT1		GRAB_B4_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-23. Z1\_GRABSECT3R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9-8	GRAB_B4_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_B4_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_B4_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-23. Z1\_GRABSECT3R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	GRAB_B4_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
1-0	GRAB_B4_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

### 5.9.2.17 Z1\_GRABRAM1R Register (Offset = 20h) [Reset = 0000000h]

Z1\_GRABRAM1R is shown in [Figure 5-21](#) and described in [Table 5-24](#).

Return to the [Summary Table](#).

Zone 1 Grab RAM Status Register 1

**Figure 5-21. Z1\_GRABRAM1R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED				GRAB_RAM9		GRAB_RAM8	
R-0h				R-0h		R-0h	
15	14	13	12	11	10	9	8
GRAB_RAM7		GRAB_RAM6		GRAB_RAM5		GRAB_RAM4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_RAM3		GRAB_RAM2		GRAB_RAM1		GRAB_RAM0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-24. Z1\_GRABRAM1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-18	GRAB_RAM9	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
17-16	GRAB_RAM8	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
15-14	GRAB_RAM7	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-24. Z1\_GRABRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13-12	GRAB_RAM6	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_RAM5	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
9-8	GRAB_RAM4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_RAM3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_RAM2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_RAM1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-24. Z1\_GRABRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRAB_RAM0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

### 5.9.2.18 Z1\_EXEONLYSECT1R Register (Offset = 26h) [Reset = 0000000h]

Z1\_EXEONLYSECT1R is shown in [Figure 5-22](#) and described in [Table 5-25](#).

Return to the [Summary Table](#).

Zone 1 Execute Only Flash Status Register 1

**Figure 5-22. Z1\_EXEONLYSECT1R Register**

31	30	29	28	27	26	25	24
EXEONLY_B3_SECT127_96	EXEONLY_B3_SECT95_64	EXEONLY_B3_SECT63_32	EXEONLY_B3_SECT31_4	EXEONLY_B3_SECT3	EXEONLY_B3_SECT2	EXEONLY_B3_SECT1	EXEONLY_B3_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
EXEONLY_B2_SECT127_96	EXEONLY_B2_SECT95_64	EXEONLY_B2_SECT63_32	EXEONLY_B2_SECT31_4	EXEONLY_B2_SECT3	EXEONLY_B2_SECT2	EXEONLY_B2_SECT1	EXEONLY_B2_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
EXEONLY_B1_SECT127_96	EXEONLY_B1_SECT95_64	EXEONLY_B1_SECT63_32	EXEONLY_B1_SECT31_4	EXEONLY_B1_SECT3	EXEONLY_B1_SECT2	EXEONLY_B1_SECT1	EXEONLY_B1_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
EXEONLY_B0_SECT127_96	EXEONLY_B0_SECT95_64	EXEONLY_B0_SECT63_32	EXEONLY_B0_SECT31_4	EXEONLY_B0_SECT3	EXEONLY_B0_SECT2	EXEONLY_B0_SECT1	EXEONLY_B0_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-25. Z1\_EXEONLYSECT1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	EXEONLY_B3_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
30	EXEONLY_B3_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
29	EXEONLY_B3_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn

**Table 5-25. Z1\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
28	EXEONLY_B3_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
27	EXEONLY_B3_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
26	EXEONLY_B3_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
25	EXEONLY_B3_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
24	EXEONLY_B3_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
23	EXEONLY_B2_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
22	EXEONLY_B2_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn

**Table 5-25. Z1\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	EXEONLY_B2_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
20	EXEONLY_B2_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
19	EXEONLY_B2_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
18	EXEONLY_B2_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
17	EXEONLY_B2_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
16	EXEONLY_B2_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
15	EXEONLY_B1_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn



**Table 5-25. Z1\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	EXEONLY_B1_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
13	EXEONLY_B1_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
12	EXEONLY_B1_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
11	EXEONLY_B1_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
10	EXEONLY_B1_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
9	EXEONLY_B1_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
8	EXEONLY_B1_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn

**Table 5-25. Z1\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	EXEONLY_B0_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
6	EXEONLY_B0_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
5	EXEONLY_B0_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
4	EXEONLY_B0_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
3	EXEONLY_B0_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
2	EXEONLY_B0_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
1	EXEONLY_B0_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn

**Table 5-25. Z1\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	EXEONLY_B0_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn

### 5.9.2.19 Z1\_EXEONLYSECT2R Register (Offset = 28h) [Reset = 0000000h]

Z1\_EXEONLYSECT2R is shown in [Figure 5-23](#) and described in [Table 5-26](#).

Return to the [Summary Table](#).

Zone 1 Execute Only Flash Status Register 2

**Figure 5-23. Z1\_EXEONLYSECT2R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			EXEONLY_B4_SECT31_4	EXEONLY_B4_SECT3	EXEONLY_B4_SECT2	EXEONLY_B4_SECT1	EXEONLY_B4_SECT0
R-0h			R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-26. Z1\_EXEONLYSECT2R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	EXEONLY_B4_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
3	EXEONLY_B4_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
2	EXEONLY_B4_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn

**Table 5-26. Z1\_EXEONLYSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	EXEONLY_B4_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
0	EXEONLY_B4_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn

### 5.9.2.20 Z1\_EXEONLYRAM1R Register (Offset = 2Ah) [Reset = 0000000h]

Z1\_EXEONLYRAM1R is shown in [Figure 5-24](#) and described in [Table 5-27](#).

Return to the [Summary Table](#).

Zone 1 Execute Only RAM Status Register 1

**Figure 5-24. Z1\_EXEONLYRAM1R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						EXEONLY_RA M9	EXEONLY_RA M8
R-0h						R-0h	R-0h
7	6	5	4	3	2	1	0
EXEONLY_RA M7	EXEONLY_RA M6	EXEONLY_RA M5	EXEONLY_RA M4	EXEONLY_RA M3	EXEONLY_RA M2	EXEONLY_RA M1	EXEONLY_RA M0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-27. Z1\_EXEONLYRAM1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	EXEONLY_RAM9	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1) Reset type: SYSRSn
8	EXEONLY_RAM8	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1) Reset type: SYSRSn
7	EXEONLY_RAM7	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1) Reset type: SYSRSn

**Table 5-27. Z1\_EXEONLYRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	EXEONLY_RAM6	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1) Reset type: SYSRSn
5	EXEONLY_RAM5	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1) Reset type: SYSRSn
4	EXEONLY_RAM4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1) Reset type: SYSRSn
3	EXEONLY_RAM3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1) Reset type: SYSRSn
2	EXEONLY_RAM2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1) Reset type: SYSRSn
1	EXEONLY_RAM1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1) Reset type: SYSRSn
0	EXEONLY_RAM0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1) Reset type: SYSRSn

### 5.9.2.21 Z1\_JTAGKEY0 Register (Offset = 2Eh) [Reset = 0000000h]

Z1\_JTAGKEY0 is shown in [Figure 5-25](#) and described in [Table 5-28](#).

Return to the [Summary Table](#).

JTAG Unlock Key Register 0

**Figure 5-25. Z1\_JTAGKEY0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY0																															
R-0h																															

**Table 5-28. Z1\_JTAGKEY0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY0	R	0h	Value in this field is scanned in via the JLM scan chain. JTAGKEY is compared to a hidden register that gets dummy loaded when a read is issued to the JTAGPSWD locations in OTP. Reset type: PORESETn



### 5.9.2.22 Z1\_JTAGKEY1 Register (Offset = 30h) [Reset = 00000000h]

Z1\_JTAGKEY1 is shown in [Figure 5-26](#) and described in [Table 5-29](#).

Return to the [Summary Table](#).

JTAG Unlock Key Register 1

**Figure 5-26. Z1\_JTAGKEY1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
KEY1																																	
R-0h																																	

**Table 5-29. Z1\_JTAGKEY1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY1	R	0h	Value in this field is scanned in via the JLM scan chain. JTAGKEY is compared to a hidden register that gets dummy loaded when a read is issued to the JTAGPSWD locations in OTP. Reset type: PORESETn

### 5.9.2.23 Z1\_JTAGKEY2 Register (Offset = 32h) [Reset = 0000000h]

Z1\_JTAGKEY2 is shown in [Figure 5-27](#) and described in [Table 5-30](#).

Return to the [Summary Table](#).

JTAG Unlock Key Register 2

**Figure 5-27. Z1\_JTAGKEY2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY2																															
R-0h																															

**Table 5-30. Z1\_JTAGKEY2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY2	R	0h	Value in this field is scanned in via the JLM scan chain. JTAGKEY is compared to a hidden register that gets dummy loaded when a read is issued to the JTAGPSWD locations in OTP. Reset type: PORESETn

### 5.9.2.24 Z1\_JTAGKEY3 Register (Offset = 34h) [Reset = 0000000h]

Z1\_JTAGKEY3 is shown in [Figure 5-28](#) and described in [Table 5-31](#).

Return to the [Summary Table](#).

JTAG Unlock Key Register 3

**Figure 5-28. Z1\_JTAGKEY3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
KEY3																																	
R-0h																																	

**Table 5-31. Z1\_JTAGKEY3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY3	R	0h	Value in this field is scanned in via the JLM scan chain. JTAGKEY is compared to a hidden register that gets dummy loaded when a read is issued to the JTAGPSWD locations in OTP. Reset type: PORESETn

### 5.9.2.25 Z1\_CMACKKEY0 Register (Offset = 36h) [Reset = 0000000h]

Z1\_CMACKKEY0 is shown in [Figure 5-29](#) and described in [Table 5-32](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key Status Register 0

**Figure 5-29. Z1\_CMACKKEY0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	KEY0														
																	R-0h														

**Table 5-32. Z1\_CMACKKEY0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY0	R	0h	Value in this field gets loaded from CMACKKEY0 when a read is issued to its address in OTP. Reset type: SYSRSn

### 5.9.2.26 Z1\_CMACKKEY1 Register (Offset = 38h) [Reset = 0000000h]

Z1\_CMACKKEY1 is shown in [Figure 5-30](#) and described in [Table 5-33](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key Status Register 1

**Figure 5-30. Z1\_CMACKKEY1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
																	KEY1																				
R-0h																																					

**Table 5-33. Z1\_CMACKKEY1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY1	R	0h	Value in this field gets loaded from CMACKKEY1 when a read is issued to its address in OTP. Reset type: SYSRSn

### 5.9.2.27 Z1\_CMACKKEY2 Register (Offset = 3Ah) [Reset = 0000000h]

Z1\_CMACKKEY2 is shown in [Figure 5-31](#) and described in [Table 5-34](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key Status Register 2

**Figure 5-31. Z1\_CMACKKEY2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	KEY2														
																	R-0h														

**Table 5-34. Z1\_CMACKKEY2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY2	R	0h	Value in this field gets loaded from CMACKKEY2 when a read is issued to its address in OTP. Reset type: SYSRSn

### 5.9.2.28 Z1\_CMACEY3 Register (Offset = 3Ch) [Reset = 0000000h]

Z1\_CMACEY3 is shown in [Figure 5-32](#) and described in [Table 5-35](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key Status Register 3

**Figure 5-32. Z1\_CMACEY3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
																	KEY3																				
R-0h																																					

**Table 5-35. Z1\_CMACEY3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY3	R	0h	Value in this field gets loaded from CMACEY3 when a read is issued to its address in OTP. Reset type: SYSRSn

### 5.9.2.29 Z1\_DIAG Register (Offset = 3Eh) [Reset = 0000000h]

Z1\_DIAG is shown in [Figure 5-33](#) and described in [Table 5-36](#).

Return to the [Summary Table](#).

Diagnostics Configuration Register

**Figure 5-33. Z1\_DIAG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		MPOST_EN		RESERVED		RESERVED	
R-0-0h		R-0h		R-0h		R-0h	

**Table 5-36. Z1\_DIAG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5-4	MPOST_EN	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_DIAG address location in the SECURITY sector. MPOST Enable. Indicates whether the boot ROM should run MPOST or not at boot. 01: Enable MPOST. 10: Disable MPOST. Reset type: N/A
3-2	RESERVED	R	0h	Reserved
1-0	RESERVED	R	0h	Reserved



### 5.9.3 DCSM\_Z2\_REGS Registers

Table 5-37 lists the memory-mapped registers for the DCSM\_Z2\_REGS registers. All register offset addresses not listed in Table 5-37 should be considered as reserved locations and the register contents should not be modified.

**Table 5-37. DCSM\_Z2\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	Z2_LINKPOINTER	Zone 2 Link Pointer		<a href="#">Go</a>
2h	Z2_OTPSECLOCK	Zone 2 OTP Secure Lock		<a href="#">Go</a>
6h	Z2_LINKPOINTERERR	Link Pointer Error		<a href="#">Go</a>
8h	Z2_GPREG1	Zone 2 General Purpose Register-1		<a href="#">Go</a>
Ah	Z2_GPREG2	Zone 2 General Purpose Register-2		<a href="#">Go</a>
Ch	Z2_GPREG3	Zone 2 General Purpose Register-3		<a href="#">Go</a>
Eh	Z2_GPREG4	Zone 2 General Purpose Register-4		<a href="#">Go</a>
10h	Z2_CSMKEY0	Zone 2 CSM Key 0		<a href="#">Go</a>
12h	Z2_CSMKEY1	Zone 2 CSM Key 1		<a href="#">Go</a>
14h	Z2_CSMKEY2	Zone 2 CSM Key 2		<a href="#">Go</a>
16h	Z2_CSMKEY3	Zone 2 CSM Key 3		<a href="#">Go</a>
18h	Z2_CR	Zone 2 CSM Control Register		<a href="#">Go</a>
1Ah	Z2_GRABSECT1R	Zone 2 Grab Flash Status Register 1		<a href="#">Go</a>
1Ch	Z2_GRABSECT2R	Zone 2 Grab Flash Status Register 2		<a href="#">Go</a>
1Eh	Z2_GRABSECT3R	Zone 2 Grab Flash Status Register 3		<a href="#">Go</a>
20h	Z2_GRABRAM1R	Zone 2 Grab RAM Status Register 1		<a href="#">Go</a>
26h	Z2_EXEONLYSECT1R	Zone 2 Execute Only Flash Status Register 1		<a href="#">Go</a>
28h	Z2_EXEONLYSECT2R	Zone 2 Execute Only Flash Status Register 2		<a href="#">Go</a>
2Ah	Z2_EXEONLYRAM1R	Zone 2 Execute Only RAM Status Register 1		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 5-38 shows the codes that are used for access types in this section.

**Table 5-38. DCSM\_Z2\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 5.9.3.1 Z2\_LINKPOINTER Register (Offset = 0h) [Reset = FFFFC000h]

Z2\_LINKPOINTER is shown in [Figure 5-34](#) and described in [Table 5-39](#).

Return to the [Summary Table](#).

Zone 2 Link Pointer

**Figure 5-34. Z2\_LINKPOINTER Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														LINKPOINTER																	
R-0003FFFFh														R-0h																	

**Table 5-39. Z2\_LINKPOINTER Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R	0003FFFFh	Reserved
13-0	LINKPOINTER	R	0h	This is resolved Link-Pointer value which is generated by looking at the three physical Link-Pointer values loaded from OTP Reset type: SYSRSn

### 5.9.3.2 Z2\_OTPSECLOCK Register (Offset = 2h) [Reset = 0000001h]

Z2\_OTPSECLOCK is shown in [Figure 5-35](#) and described in [Table 5-40](#).

Return to the [Summary Table](#).

Zone 2 OTP Secure Lock

**Figure 5-35. Z2\_OTPSECLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				CRCLOCK			
R-0h				R-0h			
7	6	5	4	3	2	1	0
PSWDLOCK				RESERVED			JTAGLOCK
R-0h				R-0h			R-1h

**Table 5-40. Z2\_OTPSECLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	RESERVED	R	0h	Reserved
11-8	CRCLOCK	R	0h	Value in this field gets loaded from Z2_CRCLOCK[3:0] when a read is issued to address location of Z2_CRCLOCK in OTP. 1111 : VCU has ability to calculate CRC on secure memories. Other Value : VCU doesn't have ability to calculate CRC on secure memories. Reset type: XRSn
7-4	PSWDLOCK	R	0h	Value in this field gets loaded from Z2_PSWDLOCK[3:0] when a read is issued to address location of Z1_PSWDLOCK in OTP. 1111 : CSM password locations in OTP are not protected and can be read from debugger as well as code running from anywhere. Other Value : CSM password locations in OTP are protected and can't be read without unlocking CSM of that zone. Reset type: XRSn
3-1	RESERVED	R	0h	Reserved
0	JTAGLOCK	R	1h	Reflects the state of the JTAGLOCK feature. 0 : JTAG is not locked 1 : JTAG is locked This bit is a copy of the Z1_OTPSECLOCK.JTAGLOCK bit. Reset type: PORESETn

### 5.9.3.3 Z2\_LINKPOINTERERR Register (Offset = 6h) [Reset = 0000000h]

Z2\_LINKPOINTERERR is shown in [Figure 5-36](#) and described in [Table 5-41](#).

Return to the [Summary Table](#).

Link Pointer Error

**Figure 5-36. Z2\_LINKPOINTERERR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED		Z2_LINKPOINTERERR													
R-0-0h		R-0h													

**Table 5-41. Z2\_LINKPOINTERERR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R-0	0h	Reserved
13-0	Z2_LINKPOINTERERR	R	0h	These bits indicate errors during formation of the resolved Link-Pointer value after the three physical Link-Pointer values loaded of OTP in flash. 0 : No Error. Other : Error on bit positions which is set to 1. Reset type: SYSRSn

### 5.9.3.4 Z2\_GPREG1 Register (Offset = 8h) [Reset = 0000000h]

Z2\_GPREG1 is shown in [Figure 5-37](#) and described in [Table 5-42](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register-1

**Figure 5-37. Z2\_GPREG1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPREG1																															
R-0h																															

**Table 5-42. Z2\_GPREG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG1	R	0h	This field gets loaded with the contents of Z2OTP_GPREG1 locations in Zone-2-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-2 Reset type: SYSRSn

### 5.9.3.5 Z2\_GPREG2 Register (Offset = Ah) [Reset = 0000000h]

Z2\_GPREG2 is shown in [Figure 5-38](#) and described in [Table 5-43](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register-2

**Figure 5-38. Z2\_GPREG2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPREG2																															
R-0h																															

**Table 5-43. Z2\_GPREG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG2	R	0h	This field gets loaded with the contents of Z2OTP_GPREG2 locations in Zone-2-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-2 Reset type: SYSRSn

### 5.9.3.6 Z2\_GPREG3 Register (Offset = Ch) [Reset = 0000000h]

Z2\_GPREG3 is shown in [Figure 5-39](#) and described in [Table 5-44](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register-3

**Figure 5-39. Z2\_GPREG3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPREG3																															
R-0h																															

**Table 5-44. Z2\_GPREG3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG3	R	0h	This field gets loaded with the contents of Z2OTP_GPREG3 locations in Zone-2-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-2 Reset type: SYSRSn

### 5.9.3.7 Z2\_GPREG4 Register (Offset = Eh) [Reset = 0000000h]

Z2\_GPREG4 is shown in [Figure 5-40](#) and described in [Table 5-45](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register-4

**Figure 5-40. Z2\_GPREG4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPREG4																															
R-0h																															

**Table 5-45. Z2\_GPREG4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG4	R	0h	This field gets loaded with the contents of Z2OTP_GPREG4 locations in Zone-2-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-2 Reset type: SYSRSn



### 5.9.3.8 Z2\_CSMKEY0 Register (Offset = 10h) [Reset = 0000000h]

Z2\_CSMKEY0 is shown in [Figure 5-41](#) and described in [Table 5-46](#).

Return to the [Summary Table](#).

Zone 2 CSM Key 0

**Figure 5-41. Z2\_CSMKEY0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2_CSMKEY0																															
R/W-0h																															

**Table 5-46. Z2\_CSMKEY0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2_CSMKEY0	R/W	0h	To unlock Zone2, user needs to write this register with exact value as Z2_CSMPSWD0, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.3.9 Z2\_CSMKEY1 Register (Offset = 12h) [Reset = 0000000h]

Z2\_CSMKEY1 is shown in [Figure 5-42](#) and described in [Table 5-47](#).

Return to the [Summary Table](#).

Zone 2 CSM Key 1

**Figure 5-42. Z2\_CSMKEY1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2_CSMKEY1																															
R/W-0h																															

**Table 5-47. Z2\_CSMKEY1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2_CSMKEY1	R/W	0h	To unlock Zone2, user needs to write this register with exact value as Z2_CSMPSWD1, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.3.10 Z2\_CSMKEY2 Register (Offset = 14h) [Reset = 0000000h]

Z2\_CSMKEY2 is shown in [Figure 5-43](#) and described in [Table 5-48](#).

Return to the [Summary Table](#).

Zone 2 CSM Key 2

**Figure 5-43. Z2\_CSMKEY2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2_CSMKEY2																															
R/W-0h																															

**Table 5-48. Z2\_CSMKEY2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2_CSMKEY2	R/W	0h	To unlock Zone2, user needs to write this register with exact value as Z2_CSMPSWD2, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.3.11 Z2\_CSMKEY3 Register (Offset = 16h) [Reset = 0000000h]

Z2\_CSMKEY3 is shown in [Figure 5-44](#) and described in [Table 5-49](#).

Return to the [Summary Table](#).

Zone 2 CSM Key 3

**Figure 5-44. Z2\_CSMKEY3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2_CSMKEY3																															
R/W-0h																															

**Table 5-49. Z2\_CSMKEY3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2_CSMKEY3	R/W	0h	To unlock Zone2, user needs to write this register with exact value as Z2_CSMPSWD3, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.3.12 Z2\_CR Register (Offset = 18h) [Reset = 00080000h]

Z2\_CR is shown in [Figure 5-45](#) and described in [Table 5-50](#).

Return to the [Summary Table](#).

Zone 2 CSM Control Register

**Figure 5-45. Z2\_CR Register**

31	30	29	28	27	26	25	24
FORCESEC	RESERVED						
R-0/W-0h				R-0h			
23	22	21	20	19	18	17	16
RESERVED	ARMED	UNSECURE	ALLONE	ALLZERO	RESERVED		
R-0h	R-0h	R-0h	R-0h	R-1h	R-0h		
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h				R-0h	R-0h	R-0h	R-0h

**Table 5-50. Z2\_CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	FORCESEC	R-0/W	0h	A write of '1' to this bit clears the CSMKEYx registers. If writing to this bit after performing an update of the security passwords, it is advised to immediately perform a dummy load of the passwords by initiating a read of the passwords from their flash locations. Reset type: SYSRSn
30-24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	ARMED	R	0h	0 : Dummy read to CSM Password locations in OTP hasn't been performed. 1 : Dummy read to CSM Password locations in OTP has been performed. Reset type: SYSRSn
21	UNSECURE	R	0h	Indicates the state of Zone. 0 : Zone is in lock(secure) state. 1 : Zone is in unlock(unsecure) state. Reset type: SYSRSn
20	ALLONE	R	0h	Indicates the state of CSM passwords. 0 : Zone CSM Passwords are not all ones. 1 : Zone CSM Passwords are all ones. Reset type: SYSRSn
19	ALLZERO	R	1h	Indicates the state of CSM passwords. 0 : CSM Passwords are not all zeros. 1 : CSM Passwords are all zero and device is permanently locked. Reset type: SYSRSn
18-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved

**Table 5-50. Z2\_CR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RESERVED	R	0h	Reserved

### 5.9.3.13 Z2\_GRABSECT1R Register (Offset = 1Ah) [Reset = 0000000h]

Z2\_GRABSECT1R is shown in [Figure 5-46](#) and described in [Table 5-51](#).

Return to the [Summary Table](#).

Zone 2 Grab Flash Status Register 1

**Figure 5-46. Z2\_GRABSECT1R Register**

31	30	29	28	27	26	25	24
GRAB_B1_SECT127_96		GRAB_B1_SECT95_64		GRAB_B1_SECT63_32		GRAB_B1_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
GRAB_B1_SECT3		GRAB_B1_SECT2		GRAB_B1_SECT1		GRAB_B1_SECT0	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
GRAB_B0_SECT127_96		GRAB_B0_SECT95_64		GRAB_B0_SECT63_32		GRAB_B0_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_B0_SECT3		GRAB_B0_SECT2		GRAB_B0_SECT1		GRAB_B0_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-51. Z2\_GRABSECT1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GRAB_B1_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
29-28	GRAB_B1_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
27-26	GRAB_B1_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-51. Z2\_GRABSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25-24	GRAB_B1_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
23-22	GRAB_B1_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
21-20	GRAB_B1_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
19-18	GRAB_B1_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
17-16	GRAB_B1_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
15-14	GRAB_B0_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn



**Table 5-51. Z2\_GRABSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13-12	GRAB_B0_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_B0_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
9-8	GRAB_B0_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_B0_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_B0_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_B0_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-51. Z2\_GRABSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRAB_B0_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

### 5.9.3.14 Z2\_GRABSECT2R Register (Offset = 1Ch) [Reset = 0000000h]

Z2\_GRABSECT2R is shown in [Figure 5-47](#) and described in [Table 5-52](#).

Return to the [Summary Table](#).

Zone 2 Grab Flash Status Register 2

**Figure 5-47. Z2\_GRABSECT2R Register**

31	30	29	28	27	26	25	24
GRAB_B3_SECT127_96		GRAB_B3_SECT95_64		GRAB_B3_SECT63_32		GRAB_B3_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
GRAB_B3_SECT3		GRAB_B3_SECT2		GRAB_B3_SECT1		GRAB_B3_SECT0	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
GRAB_B2_SECT127_96		GRAB_B2_SECT95_64		GRAB_B2_SECT63_32		GRAB_B2_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_B2_SECT3		GRAB_B2_SECT2		GRAB_B2_SECT1		GRAB_B2_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-52. Z2\_GRABSECT2R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GRAB_B3_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
29-28	GRAB_B3_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
27-26	GRAB_B3_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-52. Z2\_GRABSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25-24	GRAB_B3_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
23-22	GRAB_B3_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
21-20	GRAB_B3_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
19-18	GRAB_B3_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
17-16	GRAB_B3_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
15-14	GRAB_B2_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-52. Z2\_GRABSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13-12	GRAB_B2_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_B2_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
9-8	GRAB_B2_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_B2_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_B2_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_B2_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-52. Z2\_GRABSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRAB_B2_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

### 5.9.3.15 Z2\_GRABSECT3R Register (Offset = 1Eh) [Reset = 0000000h]

Z2\_GRABSECT3R is shown in [Figure 5-48](#) and described in [Table 5-53](#).

Return to the [Summary Table](#).

Zone 2 Grab Flash Status Register 3

**Figure 5-48. Z2\_GRABSECT3R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						GRAB_B4_SECT31_4	
R-0h						R-0h	
7	6	5	4	3	2	1	0
GRAB_B4_SECT3		GRAB_B4_SECT2		GRAB_B4_SECT1		GRAB_B4_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-53. Z2\_GRABSECT3R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9-8	GRAB_B4_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_B4_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_B4_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-53. Z2\_GRABSECT3R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	GRAB_B4_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
1-0	GRAB_B4_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn



### 5.9.3.16 Z2\_GRABRAM1R Register (Offset = 20h) [Reset = 0000000h]

Z2\_GRABRAM1R is shown in [Figure 5-49](#) and described in [Table 5-54](#).

Return to the [Summary Table](#).

Zone 2 Grab RAM Status Register 1

**Figure 5-49. Z2\_GRABRAM1R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED				GRAB_RAM9		GRAB_RAM8	
R-0h				R-0h		R-0h	
15	14	13	12	11	10	9	8
GRAB_RAM7		GRAB_RAM6		GRAB_RAM5		GRAB_RAM4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_RAM3		GRAB_RAM2		GRAB_RAM1		GRAB_RAM0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-54. Z2\_GRABRAM1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-18	GRAB_RAM9	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
17-16	GRAB_RAM8	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
15-14	GRAB_RAM7	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-54. Z2\_GRABRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13-12	GRAB_RAM6	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_RAM5	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
9-8	GRAB_RAM4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_RAM3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_RAM2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_RAM1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-54. Z2\_GRABRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRAB_RAM0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector. 00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

### 5.9.3.17 Z2\_EXEONLYSECT1R Register (Offset = 26h) [Reset = 0000000h]

Z2\_EXEONLYSECT1R is shown in [Figure 5-50](#) and described in [Table 5-55](#).

Return to the [Summary Table](#).

Zone 2 Execute Only Flash Status Register 1

**Figure 5-50. Z2\_EXEONLYSECT1R Register**

31	30	29	28	27	26	25	24
EXEONLY_B3_SECT127_96	EXEONLY_B3_SECT95_64	EXEONLY_B3_SECT63_32	EXEONLY_B3_SECT31_4	EXEONLY_B3_SECT3	EXEONLY_B3_SECT2	EXEONLY_B3_SECT1	EXEONLY_B3_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
EXEONLY_B2_SECT127_96	EXEONLY_B2_SECT95_64	EXEONLY_B2_SECT63_32	EXEONLY_B2_SECT31_4	EXEONLY_B2_SECT3	EXEONLY_B2_SECT2	EXEONLY_B2_SECT1	EXEONLY_B2_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
EXEONLY_B1_SECT127_96	EXEONLY_B1_SECT95_64	EXEONLY_B1_SECT63_32	EXEONLY_B1_SECT31_4	EXEONLY_B1_SECT3	EXEONLY_B1_SECT2	EXEONLY_B1_SECT1	EXEONLY_B1_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
EXEONLY_B0_SECT127_96	EXEONLY_B0_SECT95_64	EXEONLY_B0_SECT63_32	EXEONLY_B0_SECT31_4	EXEONLY_B0_SECT3	EXEONLY_B0_SECT2	EXEONLY_B0_SECT1	EXEONLY_B0_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-55. Z2\_EXEONLYSECT1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	EXEONLY_B3_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
30	EXEONLY_B3_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
29	EXEONLY_B3_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn

**Table 5-55. Z2\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
28	EXEONLY_B3_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
27	EXEONLY_B3_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
26	EXEONLY_B3_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
25	EXEONLY_B3_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
24	EXEONLY_B3_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
23	EXEONLY_B2_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
22	EXEONLY_B2_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn

**Table 5-55. Z2\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	EXEONLY_B2_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
20	EXEONLY_B2_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
19	EXEONLY_B2_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
18	EXEONLY_B2_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
17	EXEONLY_B2_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
16	EXEONLY_B2_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
15	EXEONLY_B1_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn

**Table 5-55. Z2\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	EXEONLY_B1_SECT95_6 4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
13	EXEONLY_B1_SECT63_3 2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
12	EXEONLY_B1_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
11	EXEONLY_B1_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
10	EXEONLY_B1_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
9	EXEONLY_B1_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
8	EXEONLY_B1_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn

**Table 5-55. Z2\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	EXEONLY_B0_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
6	EXEONLY_B0_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
5	EXEONLY_B0_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
4	EXEONLY_B0_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
3	EXEONLY_B0_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
2	EXEONLY_B0_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
1	EXEONLY_B0_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn



**Table 5-55. Z2\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	EXEONLY_B0_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn

### 5.9.3.18 Z2\_EXEONLYSECT2R Register (Offset = 28h) [Reset = 0000000h]

Z2\_EXEONLYSECT2R is shown in [Figure 5-51](#) and described in [Table 5-56](#).

Return to the [Summary Table](#).

Zone 2 Execute Only Flash Status Register 2

**Figure 5-51. Z2\_EXEONLYSECT2R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			EXEONLY_B4_SECT31_4	EXEONLY_B4_SECT3	EXEONLY_B4_SECT2	EXEONLY_B4_SECT1	EXEONLY_B4_SECT0
R-0h			R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-56. Z2\_EXEONLYSECT2R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	EXEONLY_B4_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
3	EXEONLY_B4_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
2	EXEONLY_B4_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn

**Table 5-56. Z2\_EXEONLYSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	EXEONLY_B4_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
0	EXEONLY_B4_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn

### 5.9.3.19 Z2\_EXEONLYRAM1R Register (Offset = 2Ah) [Reset = 0000000h]

Z2\_EXEONLYRAM1R is shown in [Figure 5-52](#) and described in [Table 5-57](#).

Return to the [Summary Table](#).

Zone 2 Execute Only RAM Status Register 1

**Figure 5-52. Z2\_EXEONLYRAM1R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						EXEONLY_RA M9	EXEONLY_RA M8
R-0h						R-0h	R-0h
7	6	5	4	3	2	1	0
EXEONLY_RA M7	EXEONLY_RA M6	EXEONLY_RA M5	EXEONLY_RA M4	EXEONLY_RA M3	EXEONLY_RA M2	EXEONLY_RA M1	EXEONLY_RA M0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-57. Z2\_EXEONLYRAM1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	EXEONLY_RAM9	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2) Reset type: SYSRSn
8	EXEONLY_RAM8	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2) Reset type: SYSRSn
7	EXEONLY_RAM7	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2) Reset type: SYSRSn

**Table 5-57. Z2\_EXEONLYRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	EXEONLY_RAM6	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2) Reset type: SYSRSn
5	EXEONLY_RAM5	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2) Reset type: SYSRSn
4	EXEONLY_RAM4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2) Reset type: SYSRSn
3	EXEONLY_RAM3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2) Reset type: SYSRSn
2	EXEONLY_RAM2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2) Reset type: SYSRSn
1	EXEONLY_RAM1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2) Reset type: SYSRSn
0	EXEONLY_RAM0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2) Reset type: SYSRSn

### 5.9.4 DCSM\_COMMON\_REGS Registers

Table 5-58 lists the memory-mapped registers for the DCSM\_COMMON\_REGS registers. All register offset addresses not listed in Table 5-58 should be considered as reserved locations and the register contents should not be modified.

**Table 5-58. DCSM\_COMMON\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	FLSEM	Flash Wrapper Semaphore Register	EALLOW	<a href="#">Go</a>
8h	SECTSTAT1	Flash Sectors Status Register 1		<a href="#">Go</a>
Ah	SECTSTAT2	Flash Sectors Status Register 2		<a href="#">Go</a>
Ch	SECTSTAT3	Flash Sectors Status Register 3		<a href="#">Go</a>
10h	RAMSTAT1	RAM Status Register 1		<a href="#">Go</a>
18h	SECERRSTAT	Security Error Status Register		<a href="#">Go</a>
1Ah	SECERRCLR	Security Error Clear Register		<a href="#">Go</a>
1Ch	SECERRFRC	Security Error Force Register		<a href="#">Go</a>
1Eh	DENYCODE	Flash Authorization Denial Code		<a href="#">Go</a>
28h	UID_UNIQUE_31_0	Unique Identification Number Low		<a href="#">Go</a>
2Ah	UID_UNIQUE_63_32	Unique Identification Number High		<a href="#">Go</a>
2Ch	PARTIDH	Part Identification High Register		<a href="#">Go</a>
2Eh	PERSEM1	Peripheral Semaphore Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 5-59 shows the codes that are used for access types in this section.

**Table 5-59. DCSM\_COMMON\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
WOnce	W Once	Write Write once
Reset or Default Value		
-n		Value after reset or the default value

### 5.9.4.1 FLSEM Register (Offset = 0h) [Reset = 0000000h]

FLSEM is shown in [Figure 5-53](#) and described in [Table 5-60](#).

Return to the [Summary Table](#).

Flash Wrapper Semaphore Register

**Figure 5-53. FLSEM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY								RESERVED						SEM	
R-0/W-0h								R-0h						R/W-0h	

**Table 5-60. FLSEM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-8	KEY	R-0/W	0h	Writing a value 0xA5 into this field will allow the writing of the SEM bits, else writes are ignored. Reads will return 0. Reset type: SYSRSn
7-2	RESERVED	R	0h	Reserved
1-0	SEM	R/W	0h	00 : Flash Wrapper registers can be written by code running from anywhere without any restriction. 01 : Flash Wrapper registers can be written by code running from Zone1 security zone. 10 : Flash Wrapper registers can be written by code running from Zone2 security zone 11 : Flash Wrapper registers can be written by code running from anywhere without any restriction Allowed State Transitions in this field. 00 TO 11 : Not allowed. 11 TO 00 : Not allowed. 00/11 TO 01 : Code running from Zone1 only can perform this transition. 01 TO 00/11 : Code running from Zone1 only can perform this transition. 00/11 TO 10 : Code running from Zone2 only can perform this transition. 10 TO 00/11 : Code running from Zone2 can perform this transition 10 TO 01 : Not allowed. 01 TO 10 : Not allowed. Reset type: SYSRSn

### 5.9.4.2 SECTSTAT1 Register (Offset = 8h) [Reset = 0000000h]

SECTSTAT1 is shown in [Figure 5-54](#) and described in [Table 5-61](#).

Return to the [Summary Table](#).

Flash Sectors Status Register 1

**Figure 5-54. SECTSTAT1 Register**

31	30	29	28	27	26	25	24
STATUS_B1_SECT127_96		STATUS_B1_SECT95_64		STATUS_B1_SECT63_32		STATUS_B1_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
STATUS_B1_SECT3		STATUS_B1_SECT2		STATUS_B1_SECT1		STATUS_B1_SECT0	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
STATUS_B0_SECT127_96		STATUS_B0_SECT95_64		STATUS_B0_SECT63_32		STATUS_B0_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
STATUS_B0_SECT3		STATUS_B0_SECT2		STATUS_B0_SECT1		STATUS_B0_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-61. SECTSTAT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	STATUS_B1_SECT127_96	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
29-28	STATUS_B1_SECT95_64	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
27-26	STATUS_B1_SECT63_32	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
25-24	STATUS_B1_SECT31_4	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn



**Table 5-61. SECTSTAT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23-22	STATUS_B1_SECT3	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
21-20	STATUS_B1_SECT2	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
19-18	STATUS_B1_SECT1	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
17-16	STATUS_B1_SECT0	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
15-14	STATUS_B0_SECT127_96	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
13-12	STATUS_B0_SECT95_64	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
11-10	STATUS_B0_SECT63_32	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
9-8	STATUS_B0_SECT31_4	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

**Table 5-61. SECTSTAT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	STATUS_B0_SECT3	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
5-4	STATUS_B0_SECT2	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
3-2	STATUS_B0_SECT1	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
1-0	STATUS_B0_SECT0	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

### 5.9.4.3 SECTSTAT2 Register (Offset = Ah) [Reset = 0000000h]

SECTSTAT2 is shown in [Figure 5-55](#) and described in [Table 5-62](#).

Return to the [Summary Table](#).

Flash Sectors Status Register 2

**Figure 5-55. SECTSTAT2 Register**

31	30	29	28	27	26	25	24
STATUS_B3_SECT127_96		STATUS_B3_SECT95_64		STATUS_B3_SECT63_32		STATUS_B3_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
STATUS_B3_SECT3		STATUS_B3_SECT2		STATUS_B3_SECT1		STATUS_B3_SECT0	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
STATUS_B2_SECT127_96		STATUS_B2_SECT95_64		STATUS_B2_SECT63_32		STATUS_B2_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
STATUS_B2_SECT3		STATUS_B2_SECT2		STATUS_B2_SECT1		STATUS_B2_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-62. SECTSTAT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	STATUS_B3_SECT127_96	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
29-28	STATUS_B3_SECT95_64	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
27-26	STATUS_B3_SECT63_32	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
25-24	STATUS_B3_SECT31_4	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

**Table 5-62. SECTSTAT2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23-22	STATUS_B3_SECT3	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
21-20	STATUS_B3_SECT2	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
19-18	STATUS_B3_SECT1	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
17-16	STATUS_B3_SECT0	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
15-14	STATUS_B2_SECT127_96	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
13-12	STATUS_B2_SECT95_64	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
11-10	STATUS_B2_SECT63_32	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
9-8	STATUS_B2_SECT31_4	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

**Table 5-62. SECTSTAT2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	STATUS_B2_SECT3	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
5-4	STATUS_B2_SECT2	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
3-2	STATUS_B2_SECT1	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
1-0	STATUS_B2_SECT0	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

#### 5.9.4.4 SECTSTAT3 Register (Offset = Ch) [Reset = 0000000h]

SECTSTAT3 is shown in [Figure 5-56](#) and described in [Table 5-63](#).

Return to the [Summary Table](#).

Flash Sectors Status Register 3

**Figure 5-56. SECTSTAT3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						STATUS_B4_SECT31_4	
R-0h						R-0h	
7	6	5	4	3	2	1	0
STATUS_B4_SECT3		STATUS_B4_SECT2		STATUS_B4_SECT1		STATUS_B4_SECT0	
R-0-0h		R-0-0h		R-0-0h		R-0-0h	

**Table 5-63. SECTSTAT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9-8	STATUS_B4_SECT31_4	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
7-6	STATUS_B4_SECT3	R-0	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
5-4	STATUS_B4_SECT2	R-0	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
3-2	STATUS_B4_SECT1	R-0	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

**Table 5-63. SECTSTAT3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	STATUS_B4_SECT0	R-0	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

### 5.9.4.5 RAMSTAT1 Register (Offset = 10h) [Reset = 0000000h]

RAMSTAT1 is shown in [Figure 5-57](#) and described in [Table 5-64](#).

Return to the [Summary Table](#).

RAM Status Register 1

**Figure 5-57. RAMSTAT1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED				STATUS_RAM9		STATUS_RAM8	
R-0h				R-0h		R-0h	
15	14	13	12	11	10	9	8
STATUS_RAM7		STATUS_RAM6		STATUS_RAM5		STATUS_RAM4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
STATUS_RAM3		STATUS_RAM2		STATUS_RAM1		STATUS_RAM0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-64. RAMSTAT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-18	STATUS_RAM9	R	0h	Reflects the status of LS9 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
17-16	STATUS_RAM8	R	0h	Reflects the status of LS8 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
15-14	STATUS_RAM7	R	0h	Reflects the status of LS7 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
13-12	STATUS_RAM6	R	0h	Reflects the status of LS6 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn



**Table 5-64. RAMSTAT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11-10	STATUS_RAM5	R	0h	Reflects the status of LS5 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
9-8	STATUS_RAM4	R	0h	Reflects the status of LS4 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
7-6	STATUS_RAM3	R	0h	Reflects the status of LS3 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
5-4	STATUS_RAM2	R	0h	Reflects the status of LS2 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
3-2	STATUS_RAM1	R	0h	Reflects the status of LS1 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
1-0	STATUS_RAM0	R	0h	Reflects the status of LS0 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

### 5.9.4.6 SECERRSTAT Register (Offset = 18h) [Reset = 0000000h]

SECERRSTAT is shown in [Figure 5-58](#) and described in [Table 5-65](#).

Return to the [Summary Table](#).

Security Error Status Register

**Figure 5-58. SECERRSTAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ERR
R-0-0h															R-0h

**Table 5-65. SECERRSTAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	ERR	R	0h	This bit indicates if any error has occurred in the load of any security configuration from USER-OTP. 0: No error has occurred in the load of security information from USER-OTP 1: Error has occurred in the load of security information from USER-OTP Reset type: PORESETn

### 5.9.4.7 SECERRCLR Register (Offset = 1Ah) [Reset = 0000000h]

SECERRCLR is shown in [Figure 5-59](#) and described in [Table 5-66](#).

Return to the [Summary Table](#).

Security Error Clear Register

**Figure 5-59. SECERRCLR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ERR
R-0-0h															R-0/ W1S-0 h

**Table 5-66. SECERRCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	ERR	R-0/W1S	0h	A write of '1' clears the SECERRSTAT.ERR bit. Write of '0' is ignored. This bit always reads back '0'. Reset type: N/A

### 5.9.4.8 SECERRFRC Register (Offset = 1Ch) [Reset = 0000000h]

SECERRFRC is shown in [Figure 5-60](#) and described in [Table 5-67](#).

Return to the [Summary Table](#).

Security Error Force Register

**Figure 5-60. SECERRFRC Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
KEY															
R-0/W-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ERR
R-0-0h															R-0/ W1S-0 h

**Table 5-67. SECERRFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	In order to write to the ERR bits, 0x5a5a must be written to these key bits at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every write to ERR. Reads will return 0. Reset type: N/A
15-1	RESERVED	R-0	0h	Reserved
0	ERR	R-0/W1S	0h	A write of '1', along with the proper KEY, sets the SECERRSTAT.ERR bit. Write of '0' is ignored. This bit always reads back '0'. Reset type: N/A

### 5.9.4.9 DENYCODE Register (Offset = 1Eh) [Reset = 0000000h]

DENYCODE is shown in [Figure 5-61](#) and described in [Table 5-68](#).

Return to the [Summary Table](#).

Flash Authorization Denial Code

**Figure 5-61. DENYCODE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
ILLSIZE	ILLCMD	ILLMODECH	ILLRDVER	ILLERASE	ILLPROG	ILLADDR	BLOCKED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-68. DENYCODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	ILLSIZE	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because an illegal command size was requested. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal command size 1 : Flash operation was stopped due to an illegal command size Reset type: SYSRSn
6	ILLCMD	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because an illegal command type was requested. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal command type 1 : Flash operation was stopped due to an illegal command type Reset type: SYSRSn
5	ILLMODECH	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because a mode change command tried to move it into a reserved mode. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal mode change 1 : Flash operation was stopped due to an illegal mode change Reset type: SYSRSn
4	ILLRDVER	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because a read verify command provided an illegal address. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal read verify address 1 : Flash operation was stopped due to an illegal read verify address Reset type: SYSRSn

**Table 5-68. DENYCODE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	ILLERASE	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because an erase command provided an illegal address. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal erase address 1 : Flash operation was stopped due to an illegal erase address Reset type: SYSRSn
2	ILLPROG	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because a programming command provided an illegal address. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal programming address 1 : Flash operation was stopped due to an illegal programming address Reset type: SYSRSn
1	ILLADDR	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because the command provided contained a non-flash address. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to a non-flash address 1 : Flash operation was stopped due to a non-flash address Reset type: SYSRSn
0	BLOCKED	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because the DCSM was in the BLOCKED state. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to the BLOCKED state 1 : Flash operation was stopped due to the BLOCKED state Reset type: SYSRSn

#### 5.9.4.10 UID\_UNIQUE\_31\_0 Register (Offset = 28h) [Reset = 00000000h]

UID\_UNIQUE\_31\_0 is shown in [Figure 5-62](#) and described in [Table 5-69](#).

Return to the [Summary Table](#).

Unique Identification Number Low

**Figure 5-62. UID\_UNIQUE\_31\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UID_L																															
R/WOnce-0h																															

**Table 5-69. UID\_UNIQUE\_31\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UID_L	R/WOnce	0h	This register contains a copy of the device UID_UNIQUE value bits 31 to 0. Reset type: PORESETn

### 5.9.4.11 UID\_UNIQUE\_63\_32 Register (Offset = 2Ah) [Reset = 0000000h]

UID\_UNIQUE\_63\_32 is shown in [Figure 5-63](#) and described in [Table 5-70](#).

Return to the [Summary Table](#).

Unique Identification Number High

**Figure 5-63. UID\_UNIQUE\_63\_32 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UID_H																															
R/WOnce-0h																															

**Table 5-70. UID\_UNIQUE\_63\_32 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UID_H	R/WOnce	0h	This register contains a copy of the device UID_UNIQUE value bits 63 to 32. Reset type: PORESETn



#### 5.9.4.12 PARTIDH Register (Offset = 2Ch) [Reset = 0000000h]

PARTIDH is shown in [Figure 5-64](#) and described in [Table 5-71](#).

Return to the [Summary Table](#).

Part Identification High Register

**Figure 5-64. PARTIDH Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																															
R/WOnce-0h																															

**Table 5-71. PARTIDH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ID	R/WOnce	0h	This register contains a copy of the device PARTIDH value. Reset type: PORESETn

### 5.9.4.13 PERSEM1 Register (Offset = 2Eh) [Reset = 0000000h]

PERSEM1 is shown in [Figure 5-65](#) and described in [Table 5-72](#).

Return to the [Summary Table](#).

Peripheral Semaphore Register

**Figure 5-65. PERSEM1 Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED						GRABRSTCTL	
R-0-0h						R/W-0h	
7	6	5	4	3	2	1	0
GRABCLKCTL		GRABTIMER1		GRABNMIWD		GRABWD	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 5-72. PERSEM1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	KEY	R-0/W	0h	Writing a value 0xA5 into this field will allow the update to any bit field, else writes are ignored. Reads will return 0. Reset type: SYSRSn
23-16	RESERVED	R-0	0h	Reserved
15-10	RESERVED	R-0	0h	Reserved
9-8	GRABRSTCTL	R/W	0h	Grab Reset configuration. Reset type: SYSRSn
7-6	GRABCLKCTL	R/W	0h	Grab Clock configuration. Reset type: SYSRSn
5-4	GRABTIMER1	R/W	0h	Grab TIMER1 module. Reset type: SYSRSn
3-2	GRABNMIWD	R/W	0h	GRAB NMIWD module. Reset type: SYSRSn

**Table 5-72. PERSEM1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRABWD	R/W	0h	Grab Watchdog module 00 : Module configuration registers can be written by code running from anywhere without any restriction. 01 : Module configuration registers can be written by code running from Zone1 security zone. 10 : Module configuration registers can be written by code running from Zone2 security zone 11 : Module configuration registers can be written by code running from anywhere without any restriction Allowed State Transitions in this field. 00 TO 11 : Not allowed. 11 TO 00 : Not allowed. 00/11 TO 01 : Code running from Zone1 only can perform this transition. 01 TO 00/11 : Code running from Zone1 only can perform this transition. 00/11 TO 10 : Code running from Zone2 only can perform this transition. 10 TO 00/11 : Code running from Zone2 can perform this transition 10 TO 01 : Not allowed. 01 TO 10 : Not allowed. Reset type: SYSRSn

### 5.9.5 DCSM\_Z1\_OTP Registers

Table 5-73 lists the memory-mapped registers for the DCSM\_Z1\_OTP registers. All register offset addresses not listed in Table 5-73 should be considered as reserved locations and the register contents should not be modified.

**Table 5-73. DCSM\_Z1\_OTP Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	Z1OTP_LINKPOINTER1	Zone 1 Link Pointer1		<a href="#">Go</a>
2h	Z1OTP_LINKPOINTER2	Zone 1 Link Pointer2		<a href="#">Go</a>
4h	Z1OTP_LINKPOINTER3	Zone 1 Link Pointer3		<a href="#">Go</a>
6h	Z1OTP_JLM_ENABLE	Zone 1 JTAGLOCK Enable Register		<a href="#">Go</a>
8h	Z1OTP_GPREG1	Zone 1 General Purpose Register 1		<a href="#">Go</a>
Ah	Z1OTP_GPREG2	Zone 1 General Purpose Register 2		<a href="#">Go</a>
Ch	Z1OTP_GPREG3	Zone 1 General Purpose Register 3		<a href="#">Go</a>
Eh	Z1OTP_GPREG4	Zone 1 General Purpose Register 4		<a href="#">Go</a>
10h	Z1OTP_PSWDLOCK	Secure Password Lock		<a href="#">Go</a>
12h	Z1OTP_CRCLOCK	Secure CRC Lock		<a href="#">Go</a>
14h	Z1OTP_JTAGPSWDH0	JTAG Lock Permanent Password 0		<a href="#">Go</a>
16h	Z1OTP_JTAGPSWDH1	JTAG Lock Permanent Password 1		<a href="#">Go</a>
18h	Z1OTP_CMACKKEY0	Secure Boot CMAC Key 0		<a href="#">Go</a>
1Ah	Z1OTP_CMACKKEY1	Secure Boot CMAC Key 1		<a href="#">Go</a>
1Ch	Z1OTP_CMACKKEY2	Secure Boot CMAC Key 2		<a href="#">Go</a>
1Eh	Z1OTP_CMACKKEY3	Secure Boot CMAC Key 3		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 5-74 shows the codes that are used for access types in this section.

**Table 5-74. DCSM\_Z1\_OTP Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value

### 5.9.5.1 Z1OTP\_LINKPOINTER1 Register (Offset = 0h) [Reset = FFFFFFFFh]

Z1OTP\_LINKPOINTER1 is shown in [Figure 5-66](#) and described in [Table 5-75](#).

Return to the [Summary Table](#).

Zone 1 Link Pointer1

**Figure 5-66. Z1OTP\_LINKPOINTER1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_LINKPOINTER1																															
R-FFFFFFFh																															

**Table 5-75. Z1OTP\_LINKPOINTER1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_LINKPOINTER1	R	FFFFFFFh	Zone1 Link Pointer 1 location in USER OTP. Note: [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. Reset type: N/A

### 5.9.5.2 Z1OTP\_LINKPOINTER2 Register (Offset = 2h) [Reset = FFFFFFFFh]

Z1OTP\_LINKPOINTER2 is shown in [Figure 5-67](#) and described in [Table 5-76](#).

Return to the [Summary Table](#).

Zone 1 Link Pointer2

**Figure 5-67. Z1OTP\_LINKPOINTER2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_LINKPOINTER2																															
R-FFFFFFFh																															

**Table 5-76. Z1OTP\_LINKPOINTER2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_LINKPOINTER2	R	FFFFFFFh	Zone1 Link Pointer 2 location in USER OTP. Note: [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. Reset type: N/A

### 5.9.5.3 Z1OTP\_LINKPOINTER3 Register (Offset = 4h) [Reset = FFFFFFFFh]

Z1OTP\_LINKPOINTER3 is shown in [Figure 5-68](#) and described in [Table 5-77](#).

Return to the [Summary Table](#).

Zone 1 Link Pointer3

**Figure 5-68. Z1OTP\_LINKPOINTER3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_LINKPOINTER3																															
R-FFFFFFFh																															

**Table 5-77. Z1OTP\_LINKPOINTER3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_LINKPOINTER3	R	FFFFFFFh	Zone1 Link Pointer 3 location in USER OTP. Note: [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. Reset type: N/A

#### 5.9.5.4 Z1OTP\_JLM\_ENABLE Register (Offset = 6h) [Reset = FFFFFFFFh]

Z1OTP\_JLM\_ENABLE is shown in [Figure 5-69](#) and described in [Table 5-78](#).

Return to the [Summary Table](#).

Zone 1 JTAGLOCK Enable Register

**Figure 5-69. Z1OTP\_JLM\_ENABLE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_JLM_ENABLE																															
R-FFFFFFFh																															

**Table 5-78. Z1OTP\_JLM\_ENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_JLM_ENABLE	R	FFFFFFFh	Zone1 JLM_ENABLE register location in USER OTP. Note: When this value is loaded into Z1_JLM_ENABLE, if the value is 32-bit all-1s, the JTAGLOCK will be enabled. Before shipping parts to customers, TI will program the default value to 0xFFFF_000F, which will disable the JTAGLOCK feature. Users should program 0xFFFF_0000 to enable the JTAGLOCK feature. Reset type: N/A



### 5.9.5.5 Z1OTP\_GPREG1 Register (Offset = 8h) [Reset = FFFFFFFFh]

Z1OTP\_GPREG1 is shown in [Figure 5-70](#) and described in [Table 5-79](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register 1

**Figure 5-70. Z1OTP\_GPREG1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_GPREG1																															
R-FFFFFFFh																															

**Table 5-79. Z1OTP\_GPREG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_GPREG1	R	FFFFFFFh	Zone1 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.5.6 Z1OTP\_GPREG2 Register (Offset = Ah) [Reset = FFFFFFFFh]

Z1OTP\_GPREG2 is shown in [Figure 5-71](#) and described in [Table 5-80](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register 2

**Figure 5-71. Z1OTP\_GPREG2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_GPREG2																															
R-FFFFFFFh																															

**Table 5-80. Z1OTP\_GPREG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_GPREG2	R	FFFFFFFh	Zone1 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.5.7 Z1OTP\_GPREG3 Register (Offset = Ch) [Reset = FFFFFFFFh]

Z1OTP\_GPREG3 is shown in [Figure 5-72](#) and described in [Table 5-81](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register 3

**Figure 5-72. Z1OTP\_GPREG3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_GPREG3																															
R-FFFFFFFh																															

**Table 5-81. Z1OTP\_GPREG3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_GPREG3	R	FFFFFFFh	Zone1 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.5.8 Z1OTP\_GPREG4 Register (Offset = Eh) [Reset = FFFFFFFFh]

Z1OTP\_GPREG4 is shown in [Figure 5-73](#) and described in [Table 5-82](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register 4

**Figure 5-73. Z1OTP\_GPREG4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_GPREG4																															
R-FFFFFFFh																															

**Table 5-82. Z1OTP\_GPREG4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_GPREG4	R	FFFFFFFh	Zone1 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.5.9 Z1OTP\_PSWDLOCK Register (Offset = 10h) [Reset = FFFFFFFFh]

Z1OTP\_PSWDLOCK is shown in [Figure 5-74](#) and described in [Table 5-83](#).

Return to the [Summary Table](#).

Secure Password Lock

**Figure 5-74. Z1OTP\_PSWDLOCK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_PSWDLOCK																															
R-FFFFFFFh																															

**Table 5-83. Z1OTP\_PSWDLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_PSWDLOCK	R	FFFFFFFh	Zone1 password lock location in USER OTP. Note: When this value is loaded into DCSM, if the value is 32-bit all-1s, CSMPSWD will remain locked. Before shipping parts to customers, TI would change the value of this location in such a way that the ECC field remains all-1s and also LSB 4-bits remain 4'b1111. Reset type: N/A

### 5.9.5.10 Z1OTP\_CRCLOCK Register (Offset = 12h) [Reset = FFFFFFFFh]

Z1OTP\_CRCLOCK is shown in [Figure 5-75](#) and described in [Table 5-84](#).

Return to the [Summary Table](#).

Secure CRC Lock

**Figure 5-75. Z1OTP\_CRCLOCK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_CRCLOCK																															
R-FFFFFFFh																															

**Table 5-84. Z1OTP\_CRCLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_CRCLOCK	R	FFFFFFFh	Zone1 CRC lock location in USER OTP. Note: When this value is loaded into DCSM, if the value is 32-bit all-1s, VCU will not have ability to calculate CRC on secured memory content.. Before shipping parts to customers, TI would change the value of this location in such a way that the ECC field remains all-1s and also LSB 4-bits remain 4'b1111. Reset type: N/A

### 5.9.5.11 Z1OTP\_JTAGPSWDH0 Register (Offset = 14h) [Reset = FFFFFFFFh]

Z1OTP\_JTAGPSWDH0 is shown in [Figure 5-76](#) and described in [Table 5-85](#).

Return to the [Summary Table](#).

JTAG Lock Permanent Password 0

**Figure 5-76. Z1OTP\_JTAGPSWDH0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JTAGPSWDH0																															
R-FFFFFFFh																															

**Table 5-85. Z1OTP\_JTAGPSWDH0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	JTAGPSWDH0	R	FFFFFFFh	JTAG Lock Password High 0 (bits 95:64) location in USER Z1 OTP. This value is dummy loaded into the non-memory-mapped JTAGPSWD register, bits 95:64. TI must program a default value into this location, leaving the ECC bits all 1's. Reset type: N/A

### 5.9.5.12 Z1OTP\_JTAGPSWDH1 Register (Offset = 16h) [Reset = FFFFFFFFh]

Z1OTP\_JTAGPSWDH1 is shown in [Figure 5-77](#) and described in [Table 5-86](#).

Return to the [Summary Table](#).

JTAG Lock Permanent Password 1

**Figure 5-77. Z1OTP\_JTAGPSWDH1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JTAGPSWDH1																															
R-FFFFFFFh																															

**Table 5-86. Z1OTP\_JTAGPSWDH1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	JTAGPSWDH1	R	FFFFFFFh	JTAG Lock Password High 1 (bits 127:96) location in USER Z1 OTP. This value is dummy loaded into the non-memory-mapped JTAGPSWD register, bits 127:96. Reset type: N/A



### 5.9.5.13 Z1OTP\_CMACKKEY0 Register (Offset = 18h) [Reset = FFFFFFFFh]

Z1OTP\_CMACKKEY0 is shown in [Figure 5-78](#) and described in [Table 5-87](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key 0

**Figure 5-78. Z1OTP\_CMACKKEY0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMACKKEY0																															
R-FFFFFFFh																															

**Table 5-87. Z1OTP\_CMACKKEY0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CMACKKEY0	R	FFFFFFFh	Secure Boot CMAC Key 0 (bits 31:0) location in User Z1 OTP. This value is dummy loaded into the CMACKKEY0 register. Reset type: N/A

#### 5.9.5.14 Z1OTP\_CMACKKEY1 Register (Offset = 1Ah) [Reset = FFFFFFFFh]

Z1OTP\_CMACKKEY1 is shown in [Figure 5-79](#) and described in [Table 5-88](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key 1

**Figure 5-79. Z1OTP\_CMACKKEY1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMACKKEY1																															
R-FFFFFFFh																															

**Table 5-88. Z1OTP\_CMACKKEY1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CMACKKEY1	R	FFFFFFFh	Secure Boot CMAC Key 1 (bits 63:32) location in User Z1 OTP. This value is dummy loaded into the CMACKKEY1 register. Reset type: N/A

### 5.9.5.15 Z1OTP\_CMACKKEY2 Register (Offset = 1Ch) [Reset = FFFFFFFFh]

Z1OTP\_CMACKKEY2 is shown in [Figure 5-80](#) and described in [Table 5-89](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key 2

**Figure 5-80. Z1OTP\_CMACKKEY2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMACKKEY2																															
R-FFFFFFFh																															

**Table 5-89. Z1OTP\_CMACKKEY2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CMACKKEY2	R	FFFFFFFh	Secure Boot CMAC Key 2 (bits 95:64) location in User Z1 OTP. This value is dummy loaded into the CMACKKEY2 register. Reset type: N/A

### 5.9.5.16 Z1OTP\_CMACKKEY3 Register (Offset = 1Eh) [Reset = FFFFFFFFh]

Z1OTP\_CMACKKEY3 is shown in [Figure 5-81](#) and described in [Table 5-90](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key 3

**Figure 5-81. Z1OTP\_CMACKKEY3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMACKKEY3																															
R-FFFFFFFh																															

**Table 5-90. Z1OTP\_CMACKKEY3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CMACKKEY3	R	FFFFFFFh	Secure Boot CMAC Key 3 (bits 127:96) location in User Z1 OTP. This value is dummy loaded into the CMACKKEY3 register. Reset type: N/A

### 5.9.6 DCSM\_Z2\_OTP Registers

Table 5-91 lists the memory-mapped registers for the DCSM\_Z2\_OTP registers. All register offset addresses not listed in Table 5-91 should be considered as reserved locations and the register contents should not be modified.

**Table 5-91. DCSM\_Z2\_OTP Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	Z2OTP_LINKPOINTER1	Zone 2 Link Pointer1		<a href="#">Go</a>
2h	Z2OTP_LINKPOINTER2	Zone 2 Link Pointer2		<a href="#">Go</a>
4h	Z2OTP_LINKPOINTER3	Zone 2 Link Pointer3		<a href="#">Go</a>
8h	Z2OTP_GPREG1	Zone 2 General Purpose Register 1		<a href="#">Go</a>
Ah	Z2OTP_GPREG2	Zone 2 General Purpose Register 2		<a href="#">Go</a>
Ch	Z2OTP_GPREG3	Zone 2 General Purpose Register 3		<a href="#">Go</a>
Eh	Z2OTP_GPREG4	Zone 2 General Purpose Register 4		<a href="#">Go</a>
10h	Z2OTP_PSWDLOCK	Secure Password Lock		<a href="#">Go</a>
12h	Z2OTP_CRCLOCK	Secure CRC Lock		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 5-92 shows the codes that are used for access types in this section.

**Table 5-92. DCSM\_Z2\_OTP Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value

### 5.9.6.1 Z2OTP\_LINKPOINTER1 Register (Offset = 0h) [Reset = FFFFFFFFh]

Z2OTP\_LINKPOINTER1 is shown in [Figure 5-82](#) and described in [Table 5-93](#).

Return to the [Summary Table](#).

Zone 2 Link Pointer1

**Figure 5-82. Z2OTP\_LINKPOINTER1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_LINKPOINTER1																															
R-FFFFFFFh																															

**Table 5-93. Z2OTP\_LINKPOINTER1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_LINKPOINTER1	R	FFFFFFFh	Zone2 Link Pointer 1 location in USER OTP. Note: [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. Reset type: N/A

### 5.9.6.2 Z2OTP\_LINKPOINTER2 Register (Offset = 2h) [Reset = FFFFFFFFh]

Z2OTP\_LINKPOINTER2 is shown in [Figure 5-83](#) and described in [Table 5-94](#).

Return to the [Summary Table](#).

Zone 2 Link Pointer2

**Figure 5-83. Z2OTP\_LINKPOINTER2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_LINKPOINTER2																															
R-FFFFFFFh																															

**Table 5-94. Z2OTP\_LINKPOINTER2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_LINKPOINTER2	R	FFFFFFFh	Zone2 Link Pointer 2 location in USER OTP. Note: [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. Reset type: N/A

### 5.9.6.3 Z2OTP\_LINKPOINTER3 Register (Offset = 4h) [Reset = FFFFFFFFh]

Z2OTP\_LINKPOINTER3 is shown in [Figure 5-84](#) and described in [Table 5-95](#).

Return to the [Summary Table](#).

Zone 2 Link Pointer3

**Figure 5-84. Z2OTP\_LINKPOINTER3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_LINKPOINTER3																															
R-FFFFFFFh																															

**Table 5-95. Z2OTP\_LINKPOINTER3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_LINKPOINTER3	R	FFFFFFFh	Zone2 Link Pointer 3 location in USER OTP. Note: [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. Reset type: N/A



#### 5.9.6.4 Z2OTP\_GPREG1 Register (Offset = 8h) [Reset = FFFFFFFFh]

Z2OTP\_GPREG1 is shown in [Figure 5-85](#) and described in [Table 5-96](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register 1

**Figure 5-85. Z2OTP\_GPREG1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_GPREG1																															
R-FFFFFFFh																															

**Table 5-96. Z2OTP\_GPREG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_GPREG1	R	FFFFFFFh	Zone2 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.6.5 Z2OTP\_GPREG2 Register (Offset = Ah) [Reset = FFFFFFFFh]

Z2OTP\_GPREG2 is shown in [Figure 5-86](#) and described in [Table 5-97](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register 2

**Figure 5-86. Z2OTP\_GPREG2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_GPREG2																															
R-FFFFFFFh																															

**Table 5-97. Z2OTP\_GPREG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_GPREG2	R	FFFFFFFh	Zone2 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.6.6 Z2OTP\_GPREG3 Register (Offset = Ch) [Reset = FFFFFFFFh]

Z2OTP\_GPREG3 is shown in [Figure 5-87](#) and described in [Table 5-98](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register 3

**Figure 5-87. Z2OTP\_GPREG3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_GPREG3																															
R-FFFFFFFh																															

**Table 5-98. Z2OTP\_GPREG3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_GPREG3	R	FFFFFFFh	Zone2 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.6.7 Z2OTP\_GPREG4 Register (Offset = Eh) [Reset = FFFFFFFFh]

Z2OTP\_GPREG4 is shown in [Figure 5-88](#) and described in [Table 5-99](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register 4

**Figure 5-88. Z2OTP\_GPREG4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_GPREG4																															
R-FFFFFFFh																															

**Table 5-99. Z2OTP\_GPREG4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_GPREG4	R	FFFFFFFh	Zone2 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.6.8 Z2OTP\_PSWDLOCK Register (Offset = 10h) [Reset = FFFFFFFFh]

Z2OTP\_PSWDLOCK is shown in [Figure 5-89](#) and described in [Table 5-100](#).

Return to the [Summary Table](#).

Secure Password Lock

**Figure 5-89. Z2OTP\_PSWDLOCK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_PSWDLOCK																															
R-FFFFFFFh																															

**Table 5-100. Z2OTP\_PSWDLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_PSWDLOCK	R	FFFFFFFh	Zone2 password lock location in USER OTP. Note: When this value is loaded into DCSM, if the value is 32-bit all-1s, CSMPSWD will remain locked. Before shipping parts to customers, TI would change the value of this location in such a way that the ECC field remains all-1s and also LSB 4-bits remain 4'b1111. Reset type: N/A

### 5.9.6.9 Z2OTP\_CRCLOCK Register (Offset = 12h) [Reset = FFFFFFFFh]

Z2OTP\_CRCLOCK is shown in [Figure 5-90](#) and described in [Table 5-101](#).

Return to the [Summary Table](#).

Secure CRC Lock

**Figure 5-90. Z2OTP\_CRCLOCK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_CRCLOCK																															
R-FFFFFFFh																															

**Table 5-101. Z2OTP\_CRCLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_CRCLOCK	R	FFFFFFFh	Zone2 CRC lock location in USER OTP. Note: When this value is loaded into DCSM, if the value is 32-bit all-1s, VCU will not have ability to calculate CRC on secured memory content. Before shipping parts to customers, TI would change the value of this location in such a way that the ECC field remains all-1s and also LSB 4-bits remain 4'b1111. Reset type: N/A



This chapter describes the Flash module.

<b>6.1 Introduction to Flash and OTP Memory</b> .....	<b>808</b>
<b>6.2 Flash Bank, OTP, and Pump</b> .....	<b>809</b>
<b>6.3 Flash Wrapper</b> .....	<b>810</b>
<b>6.4 Flash and OTP Memory Performance</b> .....	<b>811</b>
<b>6.5 Flash Read Interface</b> .....	<b>811</b>
<b>6.6 Flash Erase and Program</b> .....	<b>814</b>
<b>6.7 Error Correction Code (ECC) Protection</b> .....	<b>815</b>
<b>6.8 Reserved Locations Within Flash and OTP</b> .....	<b>819</b>
<b>6.9 Migrating an Application from RAM to Flash</b> .....	<b>819</b>
<b>6.10 Procedure to Change the Flash Control Registers</b> .....	<b>820</b>
<b>6.11 Software</b> .....	<b>820</b>
<b>6.12 FLASH Registers</b> .....	<b>821</b>

## 6.1 Introduction to Flash and OTP Memory

Flash is an electrically erasable/programmable nonvolatile memory that can be programmed and erased many times to ease code development. Flash memory can be used primarily as a program memory for the core, and secondarily as static data memory.

This section describes the proper sequence to configure the wait states and operating mode of Flash. This section also includes information on Flash and OTP power modes, how to improve Flash performance by enabling the Flash prefetch/cache mode, and the SECDED safety feature.

### 6.1.1 FLASH Related Collateral

#### Foundational Materials

- [C2000 Academy - FLASH](#)
- [Embedded Flash Memory](#) (Video)

#### Getting Started Materials

- [Serial Flash Programming of C2000 Microcontrollers Application Report](#)
- [\[FAQ\] FAQ for Flash ECC usage in C2000 devices - Includes ECC test mode, Linker ECC options:](#)
- [\[FAQ\] FAQ on Flash API usage for C2000 devices](#)
- [\[FAQ\] Flash - How to modify an application from RAM configuration to Flash configuration?](#)
- [\[FAQ\] How can we improve the Flash tool performance?](#)
- [\[FAQ\] TI C2000 Device Programming Tools and Services](#)

### 6.1.2 Features

Features of Flash memory include:

- Up to five Flash banks (refer to device data sheet for the number and size of Flash banks);
- One Flash Wrapper controlling up to five Flash banks (Bank0, 1, 2, 3, 4);
- Program or erase one Flash bank while simultaneously reading another Flash bank;
- 128-bit wide Flash programming;
- Configurable Flash programming options, with ECC support;
- Multiple sectors, with the ability to erase individual/specific sectors while leaving others programmed;
- User-programmable locations in user-configurable DCSM OTP (also referred to as USER OTP), for configuring security, OTP boot mode and boot mode selection pins (if the user is unable to use factory-default boot mode select pins);
- Code prefetch mechanism and data cache for enhanced performance;
- Configurable wait states to achieve the best performance at a given clock frequency;
- Safety Features:
  - SECDED: Single-error correction and double-error detection is supported;
  - Address bits are included in ECC;
  - Test mode to check the health of ECC logic;
- Integrated Flash program and erase state machine in the Flash Wrapper:
  - Simple Flash API algorithms;
  - Fast erase and program times (refer to the device data sheet for details);



### 6.1.3 Flash Tools

Texas Instruments provides the following tools for Flash:

- Code Composer Studio™ (CCS) IDE - the development environment with integrated Flash plugin. TI recommends performing a debug reset and restart after programming the code into Flash using CCS.
- Flash API Library - a set of software peripheral functions to erase/program Flash
- UniFlash - standalone tool to erase/program/verify the Flash content through JTAG. No CCS is required.
- Users must check and install available updates for CCS On-Chip Flash Plugin and UniFlash tools.

### 6.1.4 Default Flash Configuration

The following are Flash module configuration settings at power-up:

- Flash Bank and Pump are powered up on device reset.
- ECC is enabled
- Wait-states are set to the maximum (0xF)
- Code-prefetch mechanism and data cache are disabled

During the boot process, the boot ROM performs a dummy read of the Code Security Module (CSM) password locations in the OTP. This read is performed to unlock a new device that has no password stored in the device, so that Flash programming or loading of code into CSM-protected SRAM can be performed. On devices with a password, this read has no effect and the device remains locked.

User application software must initialize wait-states using the FRDCNTL register, and configure cache/prefetch features using the FRD\_INTF\_CTRL register, to achieve optimum system performance. Software that configures Flash settings like wait-states, cache/prefetch features, and so on, must be executed only from RAM memory, **not** from Flash memory.

---

#### Note

Before initializing wait-states, turn off the pre-fetch and data caching in the FRD\_INTF\_CTRL register.

## 6.2 Flash Bank, OTP, and Pump

This device includes up to five Flash banks. In addition, there is one-time programmable Flash memory (OTP) in each Flash bank. Flash and OTP are uniformly mapped in both program and data memory space.

There are two OTP regions. The first OTP region, TI-OTP, contains manufacturing information, trims, Flash operation settings, and other device data. TI-OTP can be read by the user application, but TI-OTP cannot be programmed or erased. The second OTP region, USER-OTP, is primarily used for programming device security (DCSM module) settings. USER-OTP can be programmed only once and cannot be erased afterwards. For information on the memory-map, Flash bank sizes, TI-OTP, USER-OTP, and corresponding ECC locations, refer to the device data sheet.

The *Location of Zone-Select Block Based on Link-Pointer* figure in the *Dual Code Security Module (DCSM)* chapter shows the user-programmable OTP locations in CPU1 USER-OTP. For more information on the functionality of these fields, refer to the *ROM Code and Peripheral Booting* chapter and the *Dual Code Security Module (DCSM)* chapter.

### 6.3 Flash Wrapper

The CPU interfaces with the Flash wrapper, which interfaces with the Flash banks and the pump (see Figure 6-1). The Flash wrapper has the following primary features:

- Provides a simple interface for software to program or erase the Flash memory.
- Provides an interface for the CPU to read Flash data, including data caching and prefetch features.
- Performs ECC error checking and correction, and generates interrupts when an error is detected.
- Provides the capability to prevent unwanted bank program or erase operations.




Figure 6-1. Flash Interface Block Diagram

## 6.4 Flash and OTP Memory Performance

Flash read or instruction fetch accesses can be classified either as a Flash access (access to an address location in Flash), or an OTP access (access to an address location in OTP).

When the CPU performs an access to a Flash memory address, data is returned after (RWAIT+1) SYSCLK cycles.

For a USER-OTP access, data is returned after 11 SYSCLK cycles.

RWAIT defines the number of random access wait states, and is configured using the RWAIT field in the FRDCNTL register. At reset, RWAIT defaults to a worst-case wait state count (15), and therefore must be initialized to the appropriate number of wait states to improve performance, based on the CPU clock frequency and the access time of the Flash. The Flash supports zero-wait accesses when RWAIT is set to zero, when the CPU clock frequency is low enough to accommodate the Flash access time.

For a given system clock frequency, configure RWAIT using the following formula:

For C28x Flash Bank:  $RWAIT = \text{ceiling}[(SYSCLK/FCLK)-1]$

where SYSCLK is the system operating frequency for CPU1, and FCLK is the clock frequency for Flash.

FCLK must be  $\leq FCLK_{max}$ , the allowed maximum Flash clock frequency at RWAIT = 0.

If RWAIT results in a fractional value when calculated using the above formula, round up RWAIT to the nearest integer.

---

### Note

When programming the FRDCNTL register, be sure to avoid writing values to bits other than the RWAIT field as described in the register description. Overwriting reserved register fields can result in errors or unpredictable behavior.

---

## 6.5 Flash Read Interface

This section provides details about the data read modes to access Flash bank/OTP and the configuration registers that control the read interface. In addition to a standard read mode, the Flash wrapper has a built-in prefetch and cache mechanism to allow increased clock speeds and CPU throughput wherever applicable.

### 6.5.1 C28x-Flash Read Interface

#### 6.5.1.1 Standard Read Mode

Standard read mode is the default Flash read mode after reset. In this mode, the code prefetch mechanism and data cache are disabled. When standard read mode is active, every read access to Flash is decoded by the Flash wrapper to fetch the data from the addressed location, and the data is returned after RWAIT+1 cycles (except User OTP).

Flash data buffers associated with the prefetch mechanism and data cache are bypassed in standard read mode; therefore, every access to the Flash/OTP is used by the CPU immediately, and every access creates a unique Flash bank access.

Standard read mode is the recommended mode for lower system frequency operation, where RWAIT can be set to zero to provide single-cycle access operation. The Flash wrapper can operate at higher frequencies using standard read mode, at the expense of adding wait states. At higher system frequencies, it is recommended to enable the data cache and prefetch mechanisms to improve performance. Refer to the device data sheet to determine the maximum Flash frequency allowed in standard read mode (that is, maximum Flash clock frequency with RWAIT = 0, FCLK<sub>MAX</sub>).

### 6.5.1.2 Prefetch Mode


Flash memory is typically used to store application code. During code execution, instructions are fetched from contiguous memory addresses, except when a discontinuity occurs. Usually, the portion of the code that resides in contiguous address locations makes up the majority of the application code, and is referred to as linear code. To improve the performance of linear code execution, a Flash prefetch mechanism has been implemented.

Figure 6-2 illustrates how this mode functions.

The prefetch mechanism does a look-ahead prefetch on linear address increments, starting from the address of the last instruction fetch. The Flash prefetch mechanism is disabled by default. To enable prefetch mode, set the PREFETCH\_EN bit in the FRD\_INTF\_CTRL register, or call the `Flash_enablePrefetch()` driverlib function.

Each instruction fetch from the Flash or OTP reads out 128 bits. The starting address of the access from Flash is automatically aligned to a 128-bit boundary, such that the instruction location is within the 128 bits to be fetched. When Flash prefetch mode is enabled, the 128 bits read from the instruction fetch are stored in a 128-bit wide by 2-level deep instruction prefetch buffer. The contents of this prefetch buffer are then sent to the CPU for processing as required.

Up to four 32-bit or eight 16-bit instructions can reside within a single 128-bit access. The majority of C28x instructions are 16 bits, so for every 128-bit instruction fetch from the Flash bank there are up to eight instructions in the prefetch buffer ready to process through the CPU. During the time to process these instructions, the Flash prefetch mechanism automatically initiates another access to the Flash bank to prefetch the next 128 bits. The Flash prefetch mechanism works in the background to keep the instruction prefetch buffers as full as possible. Using this technique, the overall efficiency of sequential code execution from Flash or OTP is improved significantly.



**Figure 6-2. Flash Prefetch Mode**

The Flash prefetch is aborted only when there is a code discontinuity caused by executing an instruction such as a branch, function call, or loop. When this occurs, the prefetch mechanism is aborted, and the contents of the prefetch buffer are flushed. There are two possible scenarios when this occurs:

1. If the destination address is within the Flash or OTP, the prefetch aborts and then resumes at the destination address.
2. If the destination address is outside of the Flash and OTP, the prefetch is aborted, and begins again only when the code branches back into the Flash or OTP. The Flash prefetch mechanism only applies to instruction fetches from program space. Data reads from data memory and from program memory do not utilize the prefetch mechanism and thus bypass the prefetch buffer. For example, instructions such as MAC, DMAC, and PREAD read a data value from program memory. When such a read happens, the prefetch buffer is bypassed, but the buffer is not flushed. If an instruction prefetch is already in progress when a data read operation is initiated, then the data read is stalled until the prefetch completes.

Note that the prefetch mechanism gets bypassed when RWAIT is configured as zero.

### 6.5.1.3 Data Cache

In addition to the prefetch mechanism, a data cache of 128-bits wide has been implemented to improve data space read performance. This data cache is separate from the instruction prefetch buffer, and is used for data reads only. Whenever a data read access is performed by the CPU to a Flash bank address, if the data located at that address is not presently loaded into the data cache, then the Flash wrapper reads 128 bits of data from the Flash bank and stores the data in the data cache. This data is eventually sent to the CPU for processing. The starting address of the Flash bank access is automatically aligned to a 128-bit boundary, such that the requested address location is within the 128 bits to be read from the bank.

The data cache is disabled by default at reset. To enable the data cache, set the DATA\_CACHE\_EN bit in the FRD\_INTF\_CTRL register, or call the `Flash_enableCache()` driverlib function. Note that the data cache gets bypassed when RWAIT is set to zero.

---

#### Note

The data cache does not get updated on a debugger access, or when a read to the ECC memory-mapped region is performed.

---

### 6.5.1.4 Flash Read Operation

There are a few important points to keep in mind when using Flash or OTP memory:

- Reads of USER OTP locations are hardwired for 9 wait states. The RWAIT bits have no effect on these locations.
- CPU writes to Flash or OTP memory addresses are ignored, and complete within a single cycle. Flash memory can only be modified by issuing program or erase commands, using the Flash API.
- When a security zone is in the locked state, and the respective password lock bits are not all ones, then:
  - Data reads to Zx-CSMPSWD return zero;
  - Program space reads to Zx-CSMPSWD return zero; and
  - Program fetches to Zx-CSMPSWD return zero.
- When the Code Security Module (CSM) is secured, reads to Flash or OTP memory addresses from outside the secure zone take the same number of cycles as a normal access. However, the read operation returns zero.
- The arbitration scheme in the Flash wrapper prioritizes CPU accesses in the fixed priority order of data space read (highest priority), program space read, and program fetches/program prefetches (lowest priority).
- When Flash state machine is activated for erase or program operations, the contents of the prefetch buffer and data cache are automatically flushed.

---

#### Note

ECC checks are performed on data read from Flash before the data is stored in the prefetch buffer or data cache. Once data has entered the cache or buffer, there are no further ECC checks performed.

---

## 6.6 Flash Erase and Program

Flash memory can be programmed either by using the CCS Flash plug-in or by using the UniFlash application. If these methods are not feasible in an application, the Flash API can be used. The Flash memory can be programmed, erased, and verified only by using the Flash API library. These functions are written, compiled and validated by Texas Instruments. The Flash module contains a Flash state machine (FSM) to perform program and erase operations.

The recommended flow for programming Flash is:

Erase → Program → Verify

### 6.6.1 Erase

When the target Flash is erased, the Flash reads as all 1s. This state is called 'blank.' The erase function must be executed before programming. The user cannot skip erase on sectors that read as 'blank' because these sectors can require additional erasing due to marginally erased bits columns. The FSM provides an Erase Sector command to erase the target sector. The erase function erases the data and the ECC together. Bank erase is also supported in this device.

### 6.6.2 Program

The Flash wrapper provides a command to program the Flash and User OTP. This command is also used to program ECC check bits.

---

#### Note

The main array Flash programming must be aligned to 64-bit address boundaries, and each 64-bit word can only be programmed once per write/erase cycle.

The DCSM OTP programming must be aligned to 128-bit address boundaries and each 128-bit word can only be programmed once. The exceptions are:

- The DCSM Zx-LINKPOINTER1 and Zx-LINKPOINTER2 values in the DCSM OTP can be programmed together and can be programmed one bit at a time as required by the DCSM operation.
- The DCSM Zx-LINKPOINTER3 values in the DCSM OTP can be programmed one bit at a time as required by the DCSM operation.

To avoid exceeding data retention capability limits, do not perform more than 4 program operations on the same Flash word line before performing an erase operation. Each Flash word line consists of sixteen 128-bit words (256 bytes). This limit is especially important to observe when writing to one-time-programmable/non-erasable Flash regions, such as the User OTP.

---

### 6.6.3 Verify

After programming, the user must perform verify using API function `Fapi_doVerify()`. This function verifies the Flash contents against supplied data.

Application software typically perform a CRC check of the Flash memory contents during power-up and at regular intervals during runtime (as needed). Apart from this, ECC logic, when enabled (enabled by default), catches single-bit errors, double-bit errors, and address errors whenever the CPU reads/fetches from a Flash address.

## 6.7 Error Correction Code (ECC) Protection

There are two ECC blocks (ECC64\_H and ECC64\_L) inside the Flash Read Interface. These ECC blocks correct single-bit Flash read errors, and can detect uncorrectable errors of two or more bits. The ECC blocks are also capable of detecting address errors. The ECC blocks operate using eight user-calculated ECC check bits associated with each 64-bit wide data word and the corresponding 128-bit memory-aligned address. Users must program these ECC check bits into ECC memory space, along with Flash data during the Flash programming operation. Refer to the device data sheet for the Flash/OTP ECC memory-map.

The ECC bits for a given Flash address and 64-bit data word can be calculated using the Flash API; however, TI recommends using the AutoEccGeneration option available in the Flash Plugin or API to auto-calculated and program ECC bits. The Flash API uses hardware ECC logic in the device to generate the ECC data for the given Flash data. The Flash Plugin, the Flash programming tool integrated with the Code Composer Studio™ IDE, uses the Flash API to generate and program ECC data.

Figure 6-3 illustrates the ECC logic inputs and outputs.

During an instruction fetch or a data read operation, the 19 most-significant address bits (the three least-significant bits of address are not considered), together with the 64-bit data/8-bit ECC read-out of Flash banks/ECC memory-map area, pass through the ECC logic, and the eight check bits are produced in ECC block. These eight calculated ECC check bits are then XORed with the stored check bits (user programmed check bits) associated with the address and the read data. The 8-bit output is decoded inside the ECC block to determine one of three conditions:

- No error occurred
- A correctable error (single bit data error) occurred
- A non-correctable error (double bit data error or address error) occurred




Figure 6-3. ECC Logic Inputs and Outputs

A single-bit error in the address field is considered to be a non-correctable error.

### Note

Since ECC is calculated for an entire 64-bit data word, a non 64-bit read such as a byte read or a half-word read still forces the entire 64-bit data word to be read and calculated, even though only the byte or half-word is actually used by the CPU.

The ECC feature is enabled by default at reset, and can be enabled or disabled by writing to the ECC\_ENABLE register. ECC logic is automatically bypassed when the 64 data bits and associated ECC bits fetched from the bank are either all ones or all zeros.

#### 6.7.1 Single-Bit Data Error

This section provides information for both single-bit data errors and single-bit ECC check bit errors. If there is a single bit flip (0 to 1 or 1 to 0) in Flash data or in ECC data, then the error is considered as a single-bit data error. The SECDED module detects and corrects single-bit errors, if any, in the 64-bit Flash data or eight ECC check bits read from the Flash/ECC memory map before the read data is provided to the CPU.

When SECDED finds and corrects single bit data errors, the following information is logged in the ECC registers if the ECC feature is enabled:

- Address where the error occurred: if the single-bit error occurs in the lower 64 bits of a 128-bit memory-aligned Flash data word, the address of the lower 64-bit word is captured in the SINGLE\_ERR\_ADDR\_LOW register. If the single-bit error occurs in the upper 64 bits of the 128-bit data word, then the address of the upper 64-bit word is captured in the SINGLE\_ERR\_ADDR\_HIGH register.
- Whether the error occurred in data bits or ECC bits: the ERR\_TYPE\_L and ERR\_TYPE\_H bit fields in the ERR\_POS register indicate whether the error occurred in data bits or ECC bits of the lower 64 bits, or the upper 64 bits respectively, of a 128-bit memory-aligned Flash data word.
- Bit position at which the error occurred: the ERR\_POS\_L and ERR\_POS\_H bit fields in the ERR\_POS register indicate the bit position of the error in the lower 64 bits/lower 8-bit ECC, or the upper 64 bits/upper 8-bit ECC respectively, of a 128-bit memory-aligned Flash data word.
- Whether the corrected value is 0 (FAIL\_0\_L, FAIL\_0\_H flags in ERR\_STATUS register).
- Whether the corrected value is 1 (FAIL\_1\_L, FAIL\_1\_H flags in ERR\_STATUS register).
- A single bit error counter that increments on every single bit error occurrence (ERR\_CNT register) until a user-configurable threshold (see ERR\_THRESHOLD) is met.
- A flag that gets set when one or more single-bit errors occurs after ERR\_CNT equals ERR\_THRESHOLD (SINGLE\_ERR\_INT\_FLG flag in the ERR\_INTFLG register).

When the ERR\_CNT value equals ERR\_THRESHOLD+1, and a single bit error occurs, the Flash module sets the SINGLE\_ERR\_INT flag and generates an interrupt signal. To enable propagation of the generated interrupt pulse to the CPU, the user application must enable the FLASH\_CORRECTABLE\_ERROR channel in the C28 Peripheral Interrupt Expansion module (PIE). The interrupt signal remains high until the application clears the SINGLE\_ERR\_INTFLG flag by writing to the SINGLE\_ERR\_INTCLR bit in the ERR\_INTCLR register. The Flash module cannot generate any further FLASH\_CORRECTABLE\_ERROR interrupt signals to the PIE/CPU until SINGLE\_ERR\_INTFLG is cleared, as this is an edge-based interrupt.

When multiple single-bit errors have been detected by ECC logic, the contents of the Flash ECC registers reflect the most recent ECC error. When multiple single-bit errors have been detected, both FAIL\_0\_L and FAIL\_1\_L (or FAIL\_0\_H and FAIL\_1\_H) can be set, indicating that single-bit fail0/fail1 occurred in different 64-bit aligned addresses.

Although ECC is calculated on 64-bit basis, a read of any address location within a 128-bit aligned Flash data word causes the single-bit error flag to get set, if there is a single-bit error in both or in either the lower 64 or upper 64 bits (or corresponding ECC check bits) of that 128-bit data word.



### 6.7.2 Uncorrectable Error

Uncorrectable errors include address errors and double-bit errors in data or ECC. When the ECC logic finds uncorrectable errors, the following information is logged in ECC registers if the ECC feature is enabled:

- Address where the error occurred: if the uncorrectable error occurs in the lower 64 bits of a 128-bit memory-aligned Flash data word, the lower 64-bit memory-aligned address is captured in the UNC\_ERR\_ADDR\_LOW register. If the uncorrectable error occurs in the upper 64 bits of a 128-bit memory-aligned Flash data word, the upper 64-bit memory-aligned address is captured in the UNC\_ERR\_ADDR\_HIGH register.
- A flag is set indicating that an uncorrectable error occurred – the UNC\_ERR\_L and UNC\_ERR\_H flags in the ERR\_STATUS register indicate the uncorrectable error occurrence in the lower 64 bits/lower 8-bit ECC, or the upper 64 bits/upper 8-bit ECC, respectively, of a 128-bit memory-aligned Flash data word.
- A flag is set indicating that an uncorrectable error interrupt is generated (UNC\_ERR\_INTFLG in ERR\_INTFLG register).

When an uncorrectable error occurs, the Flash module sets the UNC\_ERR\_INTFLG bit and generates an uncorrectable error interrupt. This uncorrectable error interrupt generates a non-maskable interrupt (NMI), if enabled, in the CPU. If an uncorrectable error interrupt flag is not cleared by writing to the UNC\_ERR\_INTCLR bit in the ERR\_INTCLR register, the Flash module cannot generate new uncorrectable interrupt signals, as this is an edge-based interrupt.

Although ECC is calculated on 64-bit basis, a read of any address location within a 128-bit aligned Flash word causes the uncorrectable error flag to get set, and an uncorrectable error interrupt/NMI to occur, when there is a uncorrectable error in both or in either the lower 64 bits or upper 64 bits (or corresponding ECC check bits) of that 128-bit data word.

### 6.7.3 Mechanism to Check the Correctness of ECC Logic

To make sure the correctness of the ECC logic, a redundant ECC logic block for each of the ECC64\_L and ECC64\_H checkers is used. Each 64-bit ECC checker block and the corresponding redundant checker block receive the same inputs. The output of each 64-bit checker block is bitwise XORed with the output of the corresponding redundant checker block; a non-zero output from this comparison generates an uncorrectable error (UNC\_ERR) signal. This redundancy makes sure that any fault in ECC logic circuits can be detected and trigger an NMI.

A mechanism has been added to enable self-testing of the ECC logic for additional diagnostic coverage. To use this mechanism, configure the ECC\_TEST\_EN field in the FECC\_CTRL register. A value of 01 in ECC\_TEST\_EN injects a single-bit error into the redundant ECC logic upon a Flash read access, and a value of 11 injects a double-bit error upon a Flash read access. This causes an output comparison failure. In this mode, the diagnostic outputs of each of the high and low comparators (DIAG\_H and DIAG\_L) are captured in the FLUCERRSTATUS Memconfig register.

---

#### Note

When ECC self-test is enabled and CPU issues a read access to the Flash, ECC errors are captured in the data cache and prefetch buffers. TI recommends that application software disables caching while performing diagnostic checks.

---




Figure 6-4. Testing ECC Logic

## 6.8 Reserved Locations Within Flash and OTP

When allocating code and data to Flash and OTP memory, keep the following reserved locations in mind:

- Refer to the *ROM Code and Peripheral Booting* chapter for reserved locations in Flash for real-time operating system usage and a boot-to-Flash entry point. A boot-to-Flash entry point is reserved for an entry-into-Flash branch instruction. When the boot-to-Flash boot option is used, the boot ROM jumps to this address in Flash. If you program a branch instruction here, that redirects code execution to the entry point of the application.

## 6.9 Migrating an Application from RAM to Flash

To migrate an existing application that is configured to run from RAM to a Flash-based linker configuration, follow these steps:

1. Replace the RAM linker command file with a Flash linker command file. For examples of Flash-based linker command files, see the `device_support\<device>\common\cmd` directory.
2. When modifying the Flash-based linker command file, be sure to map any initialized sections to Flash memory regions.
3. Make sure the boot mode pins are configured for Flash boot. This tells the boot ROM to redirect execution to the application programmed into Flash memory after boot code execution is complete. For more information on boot mode configuration, see *Detailed Description > Device Boot Modes* in the device data sheet.
4. When the device is configured for Flash boot, the boot ROM redirects execution to the Flash entry point location (defined as BEGIN in TI-provided Flash linker command files) at the end of boot code execution. Make sure there is a branch instruction at the Flash entry point to your code initialization (for example, `_c_int00`) function. In the C2000Ware examples, the entry point code is specified in the `codestartbranch.asm` file.
5. To achieve best performance for Flash execution, configure the Flash wait states as per the device operating clock frequency, as specified in the device data sheet. In addition, enable prefetch mode and data cache mode. Calling the `Flash_initModule()` driverlib function achieves these steps. Note that code that initializes the Flash module must execute from a RAM location. This is accomplished by assigning the Flash initialization function to the `.TI.ramfunc` section. In the linker command file, map this section to Flash for load, and RAM for execution. The example cmd files provided in C2000Ware show how to do this correctly.
6. For any functions that require 0- or 1-wait state performance, be sure to map to RAM for execution in the linker command file, similar to the Flash initialization function. The `.TI.ramfunc` section in the TI-provided Flash linker command files accomplishes this purpose.
7. Align all code and data sections to 128-bit address boundaries when mapping to Flash memory, using the ALIGN directive in the linker command file.
8. For EABI executable formats, define all uninitialized sections mapped to RAM as NOINIT sections (using the directive `"type=NOINIT"`) in the linker command file.
9. Be sure to program ECC bits correctly for the Flash application image. Keep the AutoEccGeneration option enabled in the Code Composer Studio Flash Plugin or UniFlash GUI.

## 6.10 Procedure to Change the Flash Control Registers

During Flash configuration, no accesses to the Flash or OTP can be in progress. This includes instructions still in the CPU pipeline, data reads, and instruction prefetch operations. To be sure that no access takes place during the configuration change, follow the procedure shown below for any code that modifies the Flash control registers.

1. Start executing application code from RAM/Flash/OTP.
2. Branch to or call the Flash configuration code (that writes to Flash control registers) in RAM. This is required to properly flush the CPU pipeline before the configuration change. The function that changes the Flash configuration cannot execute from the Flash or OTP and must reside in RAM.
3. Execute the Flash configuration code (located in RAM) that writes to Flash control registers like FRDCNTL, FRD\_INTF\_CTRL, and so on.
4. At the end of the Flash configuration code execution, wait eight cycles to let the write instructions propagate through the CPU pipeline. This must be done before the return-from-function call is made.
5. Return to the calling function that resides in RAM or Flash/OTP and continue execution.

## 6.11 Software

### 6.11.1 FLASH Registers to Driverlib Functions

**Table 6-1. FLASH Registers to Driverlib Functions**

File	Driverlib Function
<b>FRDCNTL</b>	
flash.h	Flash_setWaitstates
<b>FLPROT</b>	
flash.h	Flash_setFLWEPROT
<b>FRD_INTF_CTRL</b>	
flash.h	Flash_enablePrefetch
flash.h	Flash_disablePrefetch
flash.h	Flash_enableCache
flash.h	Flash_disableCache
<b>ECC_ENABLE</b>	
flash.h	Flash_enableECC
flash.h	Flash_disableECC
<b>FECC_CTRL</b>	
flash.h	Flash_enableSingleBitECCTestMode
flash.h	Flash_enableDoubleBitECCTestMode
flash.h	Flash_disableSingleBitECCTestMode
flash.h	Flash_disableDoubleBitECCTestMode

### 6.11.2 FLASH Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/flash

Cloud access to these examples is available at the following link: [dev.ti.com](https://dev.ti.com) [C2000Ware Examples](#).

#### 6.11.2.1 Flash Programming with AutoECC, DataAndECC, DataOnly and EccOnly

FILE: flashapi\_128bit\_programming.c

This example demonstrates how to program Flash using API's following options

1. AutoEcc generation
2. DataOnly and EccOnly
3. DataAndECC

#### External Connections

- None.

#### Watch Variables

- None.

### 6.11.2.2 Flash Programming with AutoECC, DataAndECC, DataOnly and EccOnly

FILE: flashapi\_512bit\_programming.c

This example demonstrates how to program Flash using API's following options

1. AutoEcc generation
2. DataOnly and EccOnly
3. DataAndECC

#### External Connections

- None.

#### Watch Variables

- None.

## 6.12 FLASH Registers

This Section describes the FLASH Registers.

### 6.12.1 FLASH Base Address Table

**Table 6-2. FLASH Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
Flash0CtrlRegs	FLASH_CTRL_REGS	FLASH0CTRL_BASE	0x0005_F800	YES	-	-	YES
Flash0EccRegs	FLASH_ECC_REGS	FLASH0ECC_BASE	0x0005_FB00	YES	-	-	YES

### 6.12.2 FLASH\_CTRL\_REGS Registers

Table 6-3 lists the memory-mapped registers for the FLASH\_CTRL\_REGS registers. All register offset addresses not listed in Table 6-3 should be considered as reserved locations and the register contents should not be modified.

**Table 6-3. FLASH\_CTRL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	FRDCNTL	Flash Read Control Register	EALLOW	<a href="#">Go</a>
4h	FLPROT	Flash program/erase protect register	EALLOW	<a href="#">Go</a>
180h	FRD_INTF_CTRL	Flash Read Interface Control Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 6-4 shows the codes that are used for access types in this section.

**Table 6-4. FLASH\_CTRL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 6.12.2.1 FRDCNTL Register (Offset = 0h) [Reset = 0F000F00h]

FRDCNTL is shown in [Figure 6-5](#) and described in [Table 6-5](#).

Return to the [Summary Table](#).

Flash Read Control Register

**Figure 6-5. FRDCNTL Register**

31	30	29	28	27	26	25	24
RESERVED				RESERVED			
R-0h				R/W-Fh			
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RWAIT			
R-0h				R/W-Fh			
7	6	5	4	3	2	1	0
RESERVED							
R-0h							

**Table 6-5. FRDCNTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R	0h	Reserved
27-24	RESERVED	R/W	Fh	Reserved
23-12	RESERVED	R	0h	Reserved
11-8	RWAIT	R/W	Fh	Random read waitstate These bits indicate how many waitstates are added to a flash read/ fetch access. The RWAIT value can be set anywhere from 0 to 0xF. For a flash access, data is returned in RWAIT+1 SYSCLK cycles. Note: The required wait states for each SYSCLK frequency can be found in the device data manual. Reset type: SYSRSn
7-0	RESERVED	R	0h	Reserved

### 6.12.2.2 FLPROT Register (Offset = 4h) [Reset = 0000000h]

FLPROT is shown in [Figure 6-6](#) and described in [Table 6-6](#).

Return to the [Summary Table](#).

Flash program/erase protect register

**Figure 6-6. FLPROT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							FLWEPROT
R-0h							R/W-0h

**Table 6-6. FLPROT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	FLWEPROT	R/W	0h	Flash program/erase protect bit. 0 : Program erase operation allowed subject to security settings. 1 : Program erase operation blocked in hardware. Reset type: SYSRSn



### 6.12.2.3 FRD\_INTF\_CTRL Register (Offset = 180h) [Reset = 0000000h]

FRD\_INTF\_CTRL is shown in [Figure 6-7](#) and described in [Table 6-7](#).

Return to the [Summary Table](#).

Flash Read Interface Control Register

**Figure 6-7. FRD\_INTF\_CTRL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						DATA_CACHE_	PREFETCH_E
R-0h						EN	N
R-0h						R/W-0h	R/W-0h

**Table 6-7. FRD\_INTF\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-2	RESERVED	R	0h	Reserved
1	DATA_CACHE_EN	R/W	0h	Data cache enable. 0 A value of 0 disables the data cache. 1 A value of 1 enables the data cache. Reset type: SYSRSn
0	PREFETCH_EN	R/W	0h	Prefetch enable. 0 A value of 0 disables prefetch mechanism. 1 A value of 1 enables pre-fetch mechanism. Reset type: SYSRSn

### 6.12.3 FLASH\_ECC\_REGS Registers

Table 6-8 lists the memory-mapped registers for the FLASH\_ECC\_REGS registers. All register offset addresses not listed in Table 6-8 should be considered as reserved locations and the register contents should not be modified.

**Table 6-8. FLASH\_ECC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	ECC_ENABLE	ECC Enable	EALLOW	<a href="#">Go</a>
20h	FECC_CTRL	ECC Control	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 6-9 shows the codes that are used for access types in this section.

**Table 6-9. FLASH\_ECC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 6.12.3.1 ECC\_ENABLE Register (Offset = 0h) [Reset = 000000Ah]

ECC\_ENABLE is shown in [Figure 6-8](#) and described in [Table 6-10](#).

Return to the [Summary Table](#).

ECC Enable

**Figure 6-8. ECC\_ENABLE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												ENABLE			
R-0h												R/W-Ah			

**Table 6-10. ECC\_ENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3-0	ENABLE	R/W	Ah	ECC enable. A value of 0xA would enable ECC. Any other value would disable ECC. Reset type: SYSRSn

### 6.12.3.2 FECC\_CTRL Register (Offset = 20h) [Reset = 0000000h]

FECC\_CTRL is shown in [Figure 6-9](#) and described in [Table 6-11](#).

Return to the [Summary Table](#).

ECC Control

**Figure 6-9. FECC\_CTRL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						ECC_TEST_EN	
R-0h						R/W-0h	

**Table 6-11. FECC\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-2	RESERVED	R	0h	Reserved
1-0	ECC_TEST_EN	R/W	0h	ECC test mode enable. 00 ECC test mode disabled 01 ECC test mode enabled, one of the 64 data bits is flipped and fed to the redundant ECC logic (on both ECC logic low and ECC logic high blocks). 11 ECC test mode enabled, Two of the 64 data bits are flipped and fed to the redundant ECC logic (on both ECC logic low and ECC logic high blocks). 10 Reserved Reset type: SYSRSn

Chapter 7  
**Control Law Accelerator (CLA)**

---



The Control Law Accelerator (CLA) Type-2 is an independent, fully-programmable, 32-bit floating-point math processor that brings concurrent control-loop execution to the C28x family. The low interrupt latency of the CLA allows the CLA to read ADC samples "just-in-time." This significantly reduces the ADC sample to output delay to enable faster system response and higher MHz control loops. By using the CLA to service time-critical control loops, the main CPU is free to perform other system tasks such as communications and diagnostics. This chapter provides an overview of the architectural structure and components of the control law accelerator.

<b>7.1 Introduction</b> .....	<b>830</b>
<b>7.2 CLA Interface</b> .....	<b>832</b>
<b>7.3 CLA, DMA, and CPU Arbitration</b> .....	<b>838</b>
<b>7.4 CLA Configuration and Debug</b> .....	<b>841</b>
<b>7.5 Pipeline</b> .....	<b>844</b>
<b>7.6 Software</b> .....	<b>850</b>
<b>7.7 Instruction Set</b> .....	<b>857</b>
<b>7.8 CLA Registers</b> .....	<b>988</b>

## 7.1 Introduction

The Control Law Accelerator extends the capabilities of the C28x CPU by adding parallel processing. Time-critical control loops serviced by the CLA can achieve low ADC sample to output delay. Thus, the CLA enables faster system response and higher frequency control loops. Utilizing the CLA for time-critical tasks frees up the main CPU to perform other system and communication functions concurrently.

### 7.1.1 Features

The following is a list of major features of the CLA:

- C compilers are available for CLA software development.
- Clocked at the same rate as the main CPU (SYSCLKOUT).
- An independent architecture allowing CLA algorithm execution independent of the main C28x CPU.
  - Complete bus architecture:
    - Program Address Bus (PAB) and Program Data Bus (PDB)
    - Data Read Address Bus (DRAB), Data Read Data Bus (DRDB), Data Write Address Bus (DWAB), and Data Write Data Bus (DWDB)
  - Independent eight stage pipeline.
  - 16-bit program counter (MPC)
  - Four 32-bit result registers (MR0-MR3)
  - Two 16-bit auxiliary registers (MAR0, MAR1)
  - Status register (MSTF)
- Instruction set includes:
  - IEEE single-precision (32-bit) floating-point math operations
  - Floating-point math with parallel load or store
  - Floating-point multiply with parallel add or subtract
  - 1/X and 1/sqrt(X) estimations
  - Data type conversions.
  - Conditional branch and call
  - Data load/store operations
- The CLA program code can consist of up to eight tasks or interrupt service routines
  - The start address of each task is specified by the MVECT registers.
  - No limit on task size as long as the tasks fit within the configurable CLA program memory space.
  - One task is serviced at a time until completion. There is no nesting of tasks.
  - Upon task completion a task-specific interrupt is flagged within the PIE.
  - When a task finishes the next highest-priority pending task is automatically started.
- Task trigger mechanisms:
  - C28x CPU using the IACK instruction
  - Task1 to Task8: trigger sources from peripherals connected to the shared bus on which the CLA assumes secondary ownership.
- Memory and Shared Peripherals:
  - Two dedicated message RAMs for communication between the CLA and the main CPU.
  - The C28x CPU can map CLA program and data memory to the main CPU space or CLA space.

### 7.1.2 CLA Related Collateral

#### Foundational Materials

- [C2000 Academy - CLA](#)
- [C2000 CLA C Compiler Series](#) (Video)
- [CLA Hands On Workshop](#) (Video)
- [CLA usage in Valley Switching Boost Power Factor Correction \(PFC\) Reference Design](#) (Video)
- [Enhancing the Computational Performance of the C2000™ Microcontroller Family Application Report](#)

**Getting Started Materials**


- [CLA Software Development Guide](#)
- [Software Examples to Showcase Unique Capabilities of TI's C2000™ CLA Application Report](#)

**Expert Materials**

- [Digital Control of Two Phase Interleaved PFC and Motor Drive Using MCU With CLA Application Report](#)
- [Sensorless Field Oriented Control:3-Phase Perm.Magnet Synch. Motors With CLA Application Report](#)

**7.1.3 Block Diagram**

Figure 7-1 is a block diagram of the CLA.



**Figure 7-1. CLA Block Diagram**

## 7.2 CLA Interface

This section describes how the C28x main CPU can interface to the CLA and conversely.

### 7.2.1 CLA Memory

The CLA can access three types of memory: program, data and message RAMs. The behavior and arbitration for each type of memory is described in this chapter.

- **CLA Program Memory**

The CLA program can be loaded with any of the local shared memories (LSxRAM). At reset, all memory blocks are mapped to the CPU. While mapped to the CPU space, the CPU can copy the CLA program code into the memory. During debug, the memory can also be loaded directly by the Code Composer Studio™ IDE.

Once the memory is initialized with CLA code, the CPU maps the memory to the CLA program space by:

1. Assigning ownership of the memory block to the CLA by writing a 1 to the memory block's MemCfgRegs.LSxMSEL[MSEL\_LSx] bit.
2. Specifying the memory block as a code block for the CLA by writing a 1 to the MemCfgRegs.LSxCLAPGM[CLAPGM\_LSx] bit.

When a memory block is configured as CLA program memory, debug accesses are allowed only on cycles where the CLA is not fetching a new instruction. A detailed explanation of the memory configurations and access arbitration (CPU, CLA, and DEBUG) process can be found in the *Memory Controller Module* section of the *System Control and Interrupts* chapter.

All CLA program fetches are performed as 32-bit read operations and all opcodes must be aligned to an even address. Since all CLA opcodes are 32-bits, this alignment occurs naturally.

- **CLA Data Memory**

Any of the device's LSxRAMs can serve as data memory blocks to the CLA. At reset, all blocks are mapped to the CPU memory space, whereby the CPU can initialize the memory with data tables, coefficients, and so on, for the CLA to use.

Once the memory is initialized with CLA data, the CPU maps the memory to the CLA data space by:

1. Assigning ownership of the memory block to the CLA by writing a 1 to the memory block's MemCfgRegs.LSxMSEL[MSEL\_LSx] bit.
2. Specifying the memory block as a data block for the CLA by writing a 0 to the MemCfgRegs.LSxCLAPGM[CLAPGM\_LSx] bit. The value of this bit at reset is 0.

When a memory block is configured as CLA data memory, CLA read and write accesses are arbitrated along with CPU accesses. The user has the option of turning on CPU fetch or write protection to the memory by writing to the appropriate bits of the MemCfgRegs.LSxACCPROT<sub>x</sub> registers. A detailed explanation of the memory configurations and access arbitration (CPU, CLA, and DEBUG) process can be found in the *Memory Controller Module* section of the *System Control and Interrupts* chapter.



- **CLA Shared Message RAMs**

There are two memory blocks for data sharing and communication between the CLA and the CPU. The message RAMs are always mapped to both CPU and CLA memory spaces, and only data access is allowed; no program fetches can be performed.

- **CLA to CPU Message RAM:** The CLA can use this block to pass data to the CPU. This block is both readable and writable by the CLA. This block is also readable by the CPU but writes by the CPU are ignored.
- **CPU to CLA Message RAM:** The CPU can use this block to pass data and messages to the CLA. This message RAM is both readable and writable by the CPU. The CLA can perform reads but writes by the CLA are ignored.

### 7.2.2 CLA Memory Bus

The CLA has dedicated bus architecture similar to that of the C28x CPU where there are separate program read, data read, and data write buses. Thus, there can be simultaneous instruction fetch, data read, and data write in a single cycle. Like the C28x CPU, the CLA expects memory logic to align any 32-bit read or write to an even address. If the address-generation logic generates an odd address, the CLA can begin reading or writing at the previous even address. This alignment does not affect the address values generated by the address-generation logic.

- **CLA Program Bus**

The CLA program bus has an access range of 32-bit instructions. Since all CLA instructions are 32 bits, this bus always fetches 32 bits at a time and the opcodes must be even-word aligned. The amount of program space available for the CLA is limited to the number of blocks. This number is device-dependent and can be described in the data sheet.

- **CLA Data Read Bus**

The CLA data read bus has a 64K x 16 address range. The bus can perform 16 or 32-bit reads and can automatically stall if there are memory access conflicts. The data read bus has access to both the message RAMs, CLA data memory, and the shared peripherals.

- **CLA Data Write Bus**

The CLA data write bus has a 64K x 16 address range. This bus can perform 16 or 32-bit writes. The bus can automatically stall if there are memory access conflicts. The data write bus has access to the CLA to CPU message RAM, CLA data memory, and the shared peripherals.

### 7.2.3 Shared Peripherals and EALLOW Protection

Refer to the device data sheet for the list of peripherals connected to the bus.

Several peripheral control registers are protected from spurious 28x CPU writes by the EALLOW protection mechanism. These same registers are also protected from spurious CLA writes. The EALLOW bit in the CPU status register 1 (ST1) indicates the state of protection for the CPU. Likewise, the MEALLOW bit in the CLA status register (MSTF) indicates the state of write protection for the CLA. The MEALLOW CLA instruction enables write access by the CLA to EALLOW protected registers. Likewise, the MEDIS CLA instruction disables write access. This way the CLA can enable and disable write access independent of the CPU.

The ADC offers the option to generate an early interrupt pulse at the start of a sample conversion. If this option is used to start an ADC-triggered CLA task, use the intervening cycles until the completion of the conversion to perform preliminary calculations or loads and stores before finally reading the ADC value. The CLA pipeline activity for this scenario is shown in [Section 7.5](#).

### 7.2.4 CLA Tasks and Interrupt Vectors

The CLA program code is divided up into tasks or interrupt service routines. Tasks do not have a fixed starting location or length. The CLA program memory can be divided up as desired. The CLA uses the contents of the interrupt vectors (MVECT1 to MVECT8) to determine where a task begins; tasks are terminated by the MSTOP instruction.

The CLA supports eight tasks. Task 1 has the highest priority and task 8 has the lowest priority. The Type-2 CLA offers the option of setting the lowest priority task, for example, task 8, as a background task that, once triggered, runs continuously until the user either terminates the task or resets the CLA or the device. The remaining tasks, 1 through 7, maintain the priority levels and interrupt the background task when triggered.

The background task is enabled by setting the BGEN bit in the MCTLBGRND register; this causes the hardware to disable task 8 in the MIER register. The background task derives the interrupt vector from the MVECTBGRND register instead of MVECT8.

A task can be requested by a peripheral interrupt or by software:

- **Peripheral interrupt trigger**

Each task can be triggered by software-selectable interrupt sources. The trigger for each task is defined by writing an appropriate value to the DmaClaSrcSelRegs.CLA1TASKSRCSELx[TASKx] bit field. Each option specifies an interrupt source from a specific peripheral on the shared bus. The peripheral interrupt triggers are listed in [Table 7-1](#).

For example, task 1 (MVECT1) can be set to trigger on EPWMINT1 by writing 36 to DmaClaSrcSelRegs.CLA1TASKSRCSEL1.TASK1. To disable the triggering of a task by a peripheral, set the DmaClaSrcSelRegs.CLA1TASKSRCSELx[TASKx] bit field to 0. Note that a CLA task only triggers on a level transition (an edge) of the configured interrupt source.

**Table 7-1. Configuration Options**

Select Value	CLA Trigger Source
0	CLA_SOFTWARE_TRIGGER
1	ADCAINT1
2	ADCAINT2
3	ADCAINT3
4	ADCAINT4
5	ADCA_EVT_INT
6	ADCBINT1
7	ADCBINT2
8	ADCBINT3
9	ADCBINT4
10	ADCB_EVT_INT
11	ADCCINT1
12	ADCCINT2
13	ADCCINT3
14	ADCCINT4
15	ADCC_EVT_INT
16	ADCDINT1
17	ADCDINT2
18	ADCDINT3

**Table 7-1. Configuration Options (continued)**

Select Value	CLA Trigger Source
19	ADCDINT4
20	ADCD_EVT_INT
21-28	Reserved
29	XINT1
30	XINT2
31	XINT3
32	XINT4
33	XINT5
34-35	Reserved
36	EPWM1_INT
37	EPWM2_INT
38	EPWM3_INT
39	EPWM4_INT
40	EPWM5_INT
41	EPWM6_INT
42	EPWM7_INT
43	EPWM8_INT
44	EPWM9_INT
45	EPWM10_INT
46	EPWM11_INT
47	EPWM12_INT
48-51	Reserved
52	MCANA_FEVT0
53	MCANA_FEVT1
54	MCANA_FEVT2
55	MCANB_FEVT0
56	MCANB_FEVT1
57	MCANB_FEVT2
58-67	Reserved
68	CPU_TINT0
69	CPU_TINT1
70	CPU_TINT2
71-74	Reserved
75	ECAP1_INT
76	ECAP2_INT
77-82	Reserved
83	EQEP1_INT
84	EQEP2_INT

**Table 7-1. Configuration Options (continued)**

Select Value	CLA Trigger Source
85	EQEP3_INT
86-98	Reserved
99	LINA_INT1
100	LINA_INT0
101-104	Reserved
105	PMBUSA_INT
106-108	Reserved
109	SPIA_TXINT
110	SPIA_RXINT
111	SPIB_TXINT
112	SPIB_RXINT
113-122	Reserved
123	FSITXA_INT1
124	FSITXA_INT2
125	FSIRXA_INT1
126	FSIRXA_INT2
127	CLB1_INT
128	CLB2_INT
129-136	Reserved
137	ADCEINT1
138	ADCEINT2
139	ADCEINT3
140	ADCEINT4
141	ADCE_EVT_INT
142-183	Reserved
184	DMA_CH1INT
185	DMA_CH2INT
186	DMA_CH3INT
187	DMA_CH4INT
188	DMA_CH5INT
189	DMA_CH6INT

- **Software Trigger**

CPU software can trigger tasks by writing to the MIFRC register or by the IACK instruction. Using the IACK instruction is more efficient because the instruction does not require the need to issue an EALLOW to set MIFR bits. Set the MCTL[JACKE] bit to enable the IACK feature. Each bit in the operand of the IACK instruction corresponds to a task. For example, IACK #0x0001 sets bit 0 in the MIFR register to start task 1. Likewise, IACK #0x0003 set bits 0 and 1 in the MIFR register to start task 1 and task 2.

- **Background Task**

The Type-2 CLA allows the use of Task 8 as a background task that runs continuously until Task 8 disables the task or resets the device (or the CLA using a soft reset). The background task vector is given by the MVECTBGRND register and the operation is controlled by the MCTLBGRND register; the task is enabled by setting the BGEN bit to 1. Then start the task through software by writing a 1 to the BGSTART bit (TRIGEN must be 0), or through a peripheral by setting the TRIGEN bit to 1 and then setting the trigger source in the bit-field, DmaClaSrcSelRegs.CLA1TASKSRCSEL2.bit.TASK8. By default, the background task is interruptible; the highest priority pending task is executed first. When a task completes and there are not any pending tasks, the execution returns to the background task. The CLA keeps track of the branching point by saving the return address to the MVECTBGRNDACTIVE register, and then popping this address to the MPC when execution returns. Choose to make sections of the background task uninterruptible by possibly doing this with the MSETC BGINTM assembly instruction.

Subsequently, enabling interrupts with the MCLRC BGINTM instruction.

The background interrupt mask bit, BGINTM, can be queried in the MSTSBGRND register. This register also provides the current status of the background task. If the task is currently executing, the RUN bit is set to 1, if another trigger for the background task is received while the task has already started, the overflow (BGOVF) bit is set.

The CLA has a fetch mechanism and can run and execute a task independently of the CPU. Only one task is serviced at a time; there is no nesting of tasks unless the background task is enabled, then one level of nesting is possible. The task currently running is indicated in the MIRUN register; if the background task is enabled and running, the task is reflected in the MSTSBGRND register (the RUN bit).

Interrupts that have been received but not yet serviced are indicated in the flag register (MIFR). If an interrupt request from a peripheral is received and that same task is already flagged, then the overflow flag bit is set. Overflow flags remain set until the flags are cleared by the CPU. If the CLA is idle (no task is currently running) or is executing the background task, then the highest priority interrupt request that is both flagged (MIFR) and enabled (MIER) starts.

The flow is as follows:

1. The associated RUN register bit is set (MIRUN) and the flag bit (MIFR) is cleared.
2. The CLA begins execution at the location indicated by the associated interrupt vector (MVECTx). MVECT contains the absolute 16-bit address of the task in the lower 64K memory space. If a task is interrupting the background task then the current program address is stored in the MVECTBGRNDACTIVE register before execution jumps to the task; this saved address is restored to the MPC when the task completes and execution returns to the background task.
3. The CLA executes instructions until the MSTOP instruction is found. This indicates the end of the task.
4. The MIRUN bit is cleared.
5. The task-specific interrupt to the PIE is issued. This informs the main CPU that the task has completed.
6. The CLA returns to idle (or to the background task, if enabled). Once a task completes the next highest-priority pending task is automatically serviced and this sequence repeats.

## 7.3 CLA, DMA, and CPU Arbitration

Typically, CLA activity is independent of the CPU activity. Under the circumstance where the CLA or CPU attempt to concurrently access memory or a peripheral register within the same interface, an arbitration procedure occurs. This section describes this arbitration.

The arbitration follows a fixed arbitration scheme with highest priority first:

1. DMA WRITE
2. DMA READ
3. CLA WRITE
4. CLA READ
5. CPU WRITE
6. CPU READ

Refer to the Memory Controller Module section of the *System Control and Interrupts* chapter.

### 7.3.1 CLA Message RAM

Message RAMs consist of four blocks:

- CLA to CPU Message RAM
- CPU to CLA Message RAM
- DMA to CLA Message RAM
- CLA to DMA Message RAM

These blocks are useful for passing data between the CLA and CPU or CLA and DMA. No opcode fetches, from either the CLA or CPU, are allowed from the message RAMs. A write protection violation is not generated if the CLA attempts to write to the CPU to CLA or DMA to CLA message RAM, but the write is ignored. The arbitration scheme for the message RAMs are the same as those for the shared memories, described in the Memory Controller Module section of the *System Control and Interrupts* chapter.

The message RAMs have the following characteristics:

- CLA to CPU Message RAM:
  - The following accesses are allowed:
    - CPU reads
    - CLA data reads and writes
    - CPU debug reads and writes
  - The following accesses are ignored:
    - CPU writes
- CPU to CLA Message RAM:
  - The following accesses are allowed:
    - CPU reads and writes
    - CLA reads
    - CPU debug reads and writes
  - The following accesses are ignored:
    - CLA writes

### 7.3.2 CLA Program Memory

The behavior of the program memory depends on the state of the MMEMCFG[PROGE] bit. This bit controls whether the memory is mapped to CLA space or CPU space.

- **MMEMCFG[PROGE] == 0**

In this case, the memory is mapped to the CPU. The CLA is halted and no tasks can be incoming.

- Any CLA fetch is treated as an illegal opcode condition as described in [Section 7.4.4](#). This condition does not occur, if the proper procedure is followed to map the program memory.
- CLA reads and writes cannot occur
- The memory block behaves as any normal RAM block mapped to CPU memory space.

Priority of accesses are (highest priority first):

1. CPU data write, program write, debug write
2. CPU data read, program read, debug read
3. CPU fetch, program read

- **MMEMCFG[PROGE] == 1**

In this case, the memory block is mapped to CLA space. The CPU can only make debug accesses.

- CLA reads and writes cannot occur
- CLA fetches are allowed
- CPU fetches return 0 that is an illegal opcode and causes an ITRAP interrupt.
- CPU data reads and program reads return 0
- CPU data writes and program writes are ignored

Priority of accesses are (highest priority first):

1. CLA fetch
2. CPU debug write
3. CPU debug read

---

#### Note

Because the CLA fetch has higher priority than CPU debug reads, there is a possibility for the CLA to permanently block debug accesses if the CLA is executing in a loop. This can occur when initially developing CLA code due to a bug. To avoid this issue, the program memory returns all 0x0000 for CPU debug reads (ignore writes) when the CLA is running. When the CLA is halted or idle, then normal CPU debug read and write access can be performed.

---

### 7.3.3 CLA Data Memory

There are independent data memory blocks. The behavior of the data memory depends on the state of the MMEMCFG[RAM0E] MMEMCFG[RAM1E] bits. These bits determine whether the memory blocks are mapped to CLA space or CPU space.

- **MMEMCFG[RAMxE] == 0**

In this case the memory block is mapped to the CPU.

- CLA fetches cannot occur to this block.
- CLA reads return 0.
- CLA writes are ignored.
- The memory block behaves as any normal RAM block mapped to the CPU memory space.

Priority of accesses are (highest priority first):

1. CPU data write/program write/debug access write
2. CPU data read/debug access read
3. CPU fetch/program read

- **MMEMCFG[RAMxE] == 1**

In this case the memory block is mapped to CLA space. The CPU can make only debug accesses.

- CLA fetches cannot occur to this block.
- CLA read and CLA writes are allowed.
- CPU fetches return 0
- CPU data reads and program reads return 0.
- CPU data writes and program writes are ignored.

Priority of accesses are (highest priority first):

1. CLA data write
2. CPU debug write
3. CPU debug read
4. CLA read

### 7.3.4 Peripheral Registers (ePWM, HRPWM, Comparator)

Accesses to the registers follow these rules:

- If both the CPU and CLA request access at the same time, then the CLA has priority and the main CPU is stalled.
- If a CPU access is in-progress and another CPU access is pending, then the CLA has priority over the pending CPU access. In this case, the CLA access begins when the current CPU access completes.
- While a CPU access is in-progress, any incoming CLA access is stalled.
- While a CLA access is in-progress, any incoming CPU access is stalled.
- A CPU write operation has priority over a CPU read operation.
- A CLA write operation has priority over a CLA read operation.
- If the CPU is performing a read-modify-write operation and the CLA performs a write to the same location, the CLA write can be lost if the operation occurs in-between the CPU read and write. For this reason, do not mix CPU and CLA accesses to same location.



## 7.4 CLA Configuration and Debug

This section discusses the steps necessary to configure and debug the CLA.

### 7.4.1 Building a CLA Application

The control law accelerator can be programmed in either CLA assembly code, using the instructions described in [Section 7.7](#), or a reduced subset of the C language. CLA assembly code resides in the same project with C28x code. The only restriction is the CLA code must be in the assembly section. This can be easily done using the `.sect` assembly directive. This does not prevent CLA and C28x code from being linked into the same memory region in the linker command file.

System and CLA initialization are performed by the main CPU. This can typically be done in C or C++ but can also include C28x assembly code. The main CPU also copies the CLA code to the program memory and, if needed, initialize the CLA data RAMs. Once system initialization is complete and the application begins, the CLA services the interrupts using the CLA assembly code (or tasks). The main CPU can perform other tasks concurrently with CLA program execution.

### 7.4.2 Typical CLA Initialization Sequence

A typical CLA initialization sequence is performed by the main CPU as described in this section.

1. **Copy CLA code into the CLA program RAM:** The source for the CLA code can initially reside in the Flash or a data stream from a communications peripheral or anywhere the main CPU can access. The debugger can also be used to load code directly to the CLA program RAM during development.
2. **Initialize CLA data RAM, if necessary:** Populate the CLA data RAM with any required data coefficients or constants.
3. **Configure the CLA registers:** Configure the CLA registers, but keep interrupts disabled until later (leave MIER = 0):
  - **Enable the CLA peripheral clock using the assigned PCLKCRn register:** The peripheral clock control (PCLKCRn) registers are defined in the *System Control and Interrupts* chapter.
  - **Populate the CLA task interrupt vectors:**
    - MVECT1 to MVECT8
  - **Select the task interrupt sources:** For each task select the interrupt source in the CLA1TASKSRCSELx register. If a task is software triggered, select no interrupt.
  - **Enable IACK to start a task from software, if desired:** To enable the IACK instruction to start a task set the MCTL[IACKE] bit. Using the IACK instruction avoids having to set and clear the EALLOW bit.
  - **Map CLA data RAM to CLA space, if necessary:**
  - **Map CLA program RAM to CLA space:**
4. **Initialize the PIE vector table and registers:** When a CLA task completes, the associated interrupt in the PIE is flagged. The CLA overflow and underflow flags also have associated interrupts within the PIE.
5. **Enable CLA tasks/interrupts:** Set appropriate bits in the interrupt enable register (MIER) to allow the CLA to service interrupts. Note that a CLA task only triggers on a level transition (a falling edge) of the configured interrupt source. If a peripheral is enabled and an interrupt fires before the CLA is configured, then the CLA does not recognize the interrupt edge and does not respond. To avoid this, configure the CLA before the peripherals or clear any pending peripheral interrupts before setting bits in the MIER register.
6. **Initialize other peripherals:** Initialize any peripherals (such as ePWM, ADC, and others) that generate interrupt triggers for enabled CLA tasks.

The CLA is now ready to service interrupts and the message RAMs can be used to pass data between the CPU and the CLA. Mapping of the CLA program and data RAMs typically occurs only during the initialization process. If the RAM mapping needs to be changed after initialization, the CLA interrupts must be disabled and all tasks must be completed (by checking the MIRUN register) prior to modifying the RAM ownership.

### 7.4.3 Debugging CLA Code

Debugging the CLA code is a simple process that occurs independently of the main CPU. The type 2 CLA adds a true software breakpoint feature.

#### 7.4.3.1 Breakpoint Support (MDEBUGSTOP)

##### 1. Insert a breakpoint in CLA code

Insert a CLA breakpoint (MDEBUGSTOP instruction) into the code where the CLA is to halt, then rebuild and reload the code. Because the CLA does not flush the pipeline when in single-step, the MDEBUGSTOP instruction must be inserted as part of the code. The debugger cannot insert the MDEBUGSTOP instruction as needed.

If CLA breakpoints are not enabled, then the MDEBUGSTOP instruction is ignored and is treated as a MNOP. The MDEBUGSTOP instruction can be placed anywhere in the CLA code as long as the MDEBUGSTOP instruction is not within three instructions of a MBCNDD, MCCNDD, or MRCNDD instruction. When programming in C, the user can use the `__mdebugstop()` intrinsic instead; the compiler makes sure that the placement of the MDEBUSTOP instruction in the generated assembly does not violate any of the pipeline restrictions.

##### 2. Enable CLA breakpoints

Enable the CLA breakpoints in the debugger. In the Code Composer Studio™ IDE, this is done by connecting to the CLA core (or tap) from the debug perspective. Breakpoints are disabled when the core is disconnected.

##### 3. Start the task

There are three ways to start the task:

- a. The peripheral can assert an interrupt,
- b. The main CPU can execute an IACK instruction, or
- c. The user can manually write to the MIFRC register in the debugger window

When the task starts, the CLA executes instructions until the MDEBUGSTOP is in the D2 phase of the pipeline. At this point, the CLA halts and the pipeline is frozen. The MPC register reflects the address of the MDEBUGSTOP instruction.

#### 4. Single-step the CLA code

Once halted, the user can single-step the CLA code. The behavior of a CLA single-step is different than the main C28x. When issuing a CLA single-step, the pipeline is clocked only one cycle and then again frozen. On the C28x CPU, the pipeline is flushed for each single-step.

Run to the next MDEBUGSTOP or to the end of the task. If another task is pending, the task automatically starts when run to the end of the task.

---

#### Note

A CLA fetch has higher priority than CPU debug reads. For this reason, the CLA to permanently block CPU debug accesses if the CLA is executing in a loop is possible. This can occur when initially developing CLA code due to a bug that causes an infinite loop. To avoid locking up the main CPU, the program memory returns all 0x0000 for CPU debug reads when the CLA is running. When the CLA is halted or idle, then normal CPU debug read and write access to CLA program memory can be performed.

If the CLA gets caught in an infinite loop, use a soft or hard reset to exit the condition. A debugger reset also exits the condition.

---

There are special cases that can occur when single-stepping a task such that the program counter, MPC, reaches the MSTOP instruction at the end of the task.

- **MPC halts at or after the MSTOP with a task already pending**

If single-stepping or halted in "task A" and "task B" comes in before the MPC reaches the MSTOP, then "task B" starts if continuing to step through the MSTOP instruction. Basically, if "task B" is pending before the MPC reaches MSTOP in "task A" then there is no issue in "task B" starting and no special action is required.

- **MPC halts at or after the MSTOP with no task pending**

In this case, if single-stepped or halted in "task A" and the MPC has reached the MSTOP with no tasks pending. If "task B" comes in at this point, "task B" is flagged in the MIFR register but "task B" can or cannot start if continuing to single-step through the MSTOP instruction of "task A."

Depending on exactly when the new task comes in, to reliably start "task B", perform a soft reset and reconfigure the MIER bits. Once this is done, start single-stepping "task B."

This case can be handled slightly differently if there is control over when "task B" comes in (for example, using the IACK instruction to start the task). In this case, the task is single-stepped or halted in "task A" and the MPC has reached the MSTOP with no tasks pending. Before forcing "task B," run free to force the CLA out of the debug state. Once this is done, force "task B" and continue debugging.

#### 5. Disable CLA breakpoints, if desired

In the Code Composer Studio™ IDE, disable the CLA breakpoints by disconnecting the CLA core in the debug perspective. Make sure to first issue a run or reset; otherwise, the CLA is halted and no other tasks start.

#### 7.4.4 CLA Illegal Opcode Behavior

If the CLA fetches an opcode that does not correspond to a legal instruction, the CLA behaves as follows:

- The CLA halts with the illegal opcode in the D2 phase of the pipeline as if a breakpoint. This occurs whether CLA breakpoints are enabled or not.
- The CLA issues the task-specific interrupt to the PIE.
- The MIRUN bit for the task remains set.

Further single-stepping is ignored once execution halts due to an illegal op-code. To exit this situation, issue either a soft or hard reset of the CLA as described in [Section 7.4.5](#).

### 7.4.5 Resetting the CLA

There are times when resetting the CLA is needed. For example, during code debug the CLA can enter an infinite loop due to a code bug. The CLA has two types of resets: hard and soft. Both of these resets can be performed by the debugger or by the main CPU.

- **Hard Reset** Writing a 1 to the MCTL[HARDRESET] bit performs a hard reset of the CLA. The behavior of a hard reset is the same as a system reset (using  $\overline{\text{XRS}}$  or the debugger). In this case, all CLA configuration and execution registers can be set to the default state and CLA execution halts.
- **Soft Reset** Writing a 1 to the MCTL[SOFTRESET] bit performs a soft reset of the CLA. If a task is executing, the task halts and the associated MIRUN bit is cleared. All bits within the interrupt enable (MIER) register are also cleared, so that no new tasks start.

## 7.5 Pipeline

This section describes the CLA pipeline stages and presents cases where pipeline alignment must be considered.

### 7.5.1 Pipeline Overview

The CLA pipeline is very similar to the C28x pipeline with eight stages:

1. **Fetch 1 (F1):** During the F1 stage the program read address is placed on the CLA program address bus.
2. **Fetch 2 (F2):** During the F2 stage the instruction is read using the CLA program data bus.
3. **Decode 1 (D1):** During D1 the instruction is decoded.
4. **Decode 2 (D2):** Generate the data read address. Changes to MAR0 and MAR1 due to post-increment using indirect addressing takes place in the D2 phase. Conditional branch decisions are also made at this stage based on the MSTF register flags.
5. **Read 1 (R1):** Place the data read address on the CLA data-read address bus. If a memory conflict exists, the R1 stage is stalled.
6. **Read 2 (R2):** Read the data value using the CLA data read data bus.
7. **Execute (EXE):** Execute the operation. Changes to MAR0 and MAR1 due to loading an immediate value or value from memory take place in this stage.
8. **Write (W):** Place the write address and write data on the CLA write data bus. If a memory conflict exists, the W stage is stalled.

### 7.5.2 CLA Pipeline Alignment

The majority of the CLA instructions do not require any special pipeline considerations. This section lists the few operations that do require special consideration.

- **Write Followed by Read**

In both the C28x pipeline and the CLA pipeline, the read operation occurs before the write. This means that if a read operation immediately follows a write, then the read completes first as shown in [Table 7-2](#). In most cases this does not cause a problem since the contents of one memory location does not depend on the state of another. For accesses to peripherals where a write to one location can affect the value in another location, the code must wait for the write to complete before issuing the read as shown in [Table 7-3](#).

This behavior is different for the C28x CPU. For the C28x CPU, any write followed by read to the same location is protected by what is called write-followed-by-read protection. This protection automatically stalls the pipeline so that the write completes before the read. In addition, some peripheral frames are protected such that a C28x CPU write to one location within the frame always completes before a read to the frame. The CLA does not have this protection mechanism. Instead, the code must wait to perform the read.

**Table 7-2. Write Followed by Read - Read Occurs First**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1 MMOV16 @Reg1, MR3	I1							
I2 MMOV16 MR2, @Reg2	I2	I1						
		I2	I1					
			I2	I1				
				I2	I1			
					I2	I1		
						I2	I1	
							I2	I1

**Table 7-3. Write Followed by Read - Write Occurs First**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1 MMOV16 @Reg1, MR3	I1							
I2	I2	I1						
I3	I3	I2	I1					
I4	I4	I3	I2	I1				
I5 MMOV16 MR2, @Reg2	I5	I4	I3	I2	I1			
		I5	I4	I3	I2	I1		
			I5	I4	I3	I2	I1	
				I5	I4	I3	I2	I1
					I5	I4	I3	I1
						I5	I4	I1
							I5	I1

- **Delayed Conditional instructions: MBCNDD, MCCNDD, and MRCNDD**

Referring to [Example 7-1](#), the following applies to delayed conditional instructions:

- **I1:** I1 is the last instruction that can effect the CNDF flags for the branch, call, or return instruction. The CNDF flags are tested in the D2 phase of the pipeline. That is, a decision is made whether to branch or not when MBCNDD, MCCNDD, or MRCNDD is in the D2 phase.
- **I2, I3, and I4:** The three instructions preceding MBCNDD can change the MSTF flags but have no effect on whether the MBCNDD instruction branches or not. This is because the flag modification occurs after the D2 phase of the branch, call, or return instruction. These three instructions must not be a MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.
- **I5, I6, and I7:** The three instructions following a branch, call, or return are always executed irrespective of whether the condition is true or not. These instructions must not be MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.

For a more detailed description, refer to the description for [MBCNDD](#), [MCCNDD](#), and [MRCNDD](#).

**Example 7-1. Code Fragment For MBCNDD, MCCNDD, or MRCNDD**

```

<Instruction 1>      ; I1 Last instruction that can affect flags for
                   ;   the branch, call or return operation
<Instruction 2>      ; I2 Cannot be stop, branch, call or return
<Instruction 3>      ; I3 Cannot be stop, branch, call or return
<Instruction 4>      ; I4 Cannot be stop, branch, call or return
<branch/call/ret>    ; MBCNDD, MCCNDD or MRCNDD
                   ; I5-I7: Three instructions after are always
                   ;   executed whether the branch/call or return is
                   ;   taken or not
<Instruction 5>      ; I5 Cannot be stop, branch, call or return
<Instruction 6>      ; I6 Cannot be stop, branch, call or return
<Instruction 7>      ; I7 Cannot be stop, branch, call or return
<Instruction 8>      ; I8
<Instruction 9>      ; I9
....

```

- **Stop or Halting a Task: MSTOP and MDEBUGSTOP**

The MSTOP and MDEBUGSTOP instructions cannot be placed three instructions before or after a conditional branch, call or return instruction (MBCNDD, MCCNDD, or MRCNDD). Refer to [Example 7-1](#). To single-step through a branch/call or return, insert the MDEBUGSTOP at least four instructions back and step from there.

- **Loading MAR0 or MAR1**

A load of auxiliary register MAR0 or MAR1 occurs in the EXE phase of the pipeline. Any post increment of MAR0 or MAR1 using indirect addressing occurs in the D2 phase of the pipeline. Referring to [Example 7-2](#), the following applies when loading the auxiliary registers:

- **I1 and I2:** The two instructions following the load instruction use the value in MAR0 or MAR1 before the update occurs.
- **I3:** Loading of an auxiliary register occurs in the EXE phase while updates due to post-increment addressing occur in the D2 phase. Thus I3 cannot use the auxiliary register or there is a conflict. In the case of a conflict, the update due to address-mode post increment wins and the auxiliary register is not updated with #\_X.
- **I4:** Starting with the 4th instruction MAR0 or MAR1 has the new value.

**Example 7-2. Code Fragment for Loading MAR0 or MAR1**

```

; Assume MAR0 is 50 and #_X is 20
MMOVI16 MAR0, #_X ; Load MAR0 with address of X (20)
<Instruction 1> ; I1 uses the old value of MAR0 (50)
<Instruction 2> ; I2 uses the old value of MAR0 (50)
<Instruction 3> ; I3 Cannot use MAR0
<Instruction 4> ; I4 uses the new value of MAR0 (20)
<Instruction 5> ; I5 uses the new value of MAR0 (20)
....

```

### 7.5.2.1 ADC Early Interrupt to CLA Response

The ADC can be configured to generate an early interrupt pulse before the ADC conversion completes. If this option is used to start a CLA task, the CLA is able to read the result as soon as the conversion result is available in the ADC result register. This combination of just-in-time sampling along with the low interrupt response of the CLA enable faster system response and higher frequency control loops. The CLA task trigger to first instruction fetch interrupt latency is 4 cycles.

Timings for ADC conversions are shown in the timing diagrams of the ADC chapter. If the ADCCLK is a divided down version of the SYSCLK, the user has to account for the conversion time in SYSCLK cycles.

From a CLA perspective, the pipeline activity is shown in [Table 7-4](#) for an N-cycle (SYSCLK) ADC conversion. The N-2 instruction arrives in the R2 phase just in time to read the result register. While the prior instructions enter the R2 phase of the pipeline too soon to read the conversion, the instructions can be efficiently used for pre-processing calculations needed by the task.

**Table 7-4. ADC to CLA Early Interrupt Response**

ADC Activity	CLA Activity	F1	F2	D1	D2	R1	R2	E	W
Sample									
Sample									
...									
Sample									
Conversion <sub>(Cycle 1)</sub>	Interrupt Received								
Conversion <sub>(Cycle 2)</sub>	Task Startup								
Conversion <sub>(Cycle 3)</sub>	Task Startup								
Conversion <sub>(Cycle 4)</sub>	I <sub>(Cycle 4)</sub>	I <sub>(Cycle 4)</sub>							
Conversion <sub>(Cycle 5)</sub>	I <sub>(Cycle 5)</sub>	I <sub>(Cycle 5)</sub>	I <sub>(Cycle 4)</sub>						
Conversion <sub>(...)</sub>	...	...	...	...	...	...	...		
Conversion <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-7)</sub>	I <sub>(Cycle N-8)</sub>	I <sub>(Cycle N-9)</sub>	I <sub>(Cycle N-10)</sub>	I <sub>(Cycle N-11)</sub>		
Conversion <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-7)</sub>	I <sub>(Cycle N-8)</sub>	I <sub>(Cycle N-9)</sub>	I <sub>(Cycle N-10)</sub>		
Conversion <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-7)</sub>	I <sub>(Cycle N-8)</sub>	I <sub>(Cycle N-9)</sub>		
Conversion <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-7)</sub>	I <sub>(Cycle N-8)</sub>		
Conversion <sub>(Cycle N-2)</sub>	<b>Read RESULT</b>	<b>Read RESULT</b>	I <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-7)</sub>		
Conversion <sub>(Cycle N-1)</sub>			<b>Read RESULT</b>	I <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-6)</sub>		
Conversion <sub>(Cycle N-0)</sub>				<b>Read RESULT</b>	I <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-5)</sub>		
Conversion Complete					<b>Read RESULT</b>	I <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-4)</sub>		
RESULT Latched						<b>Read RESULT</b>	I <sub>(Cycle N-3)</sub>		
<b>RESULT Available</b>							<b>Read RESULT</b>		

The ADCINTCYCLE register of the ADC can be programmed by the application to adjust the generation of the interrupt pulse to align with the ADC read operation. For example, if the first instruction in the task reads the ADC and the conversion time is N SYSCLK cycles, then the delay programmed is  $(N-2) - 4 = N-6$ .



### 7.5.3 Parallel Instructions

Parallel instructions are single opcodes that perform two operations in parallel. The following types of parallel instructions are available: math operation in parallel with a move operation, or two math operations in parallel. Both operations complete in a single cycle and there are no special pipeline alignment requirements.

#### Example 7-3. Math Operation with Parallel Load

```

; MADDF32 || MMOV32 instruction: 32-bit floating-point add with parallel move
; MADDF32 is a 1 cycle operation
; MMOV32 is a 1 cycle operation
; MADDF32 MR0, MR1, #2 ; MR0 = MR1 + 2,
|| MMOV32 MR1, @val ; MR1 gets the contents of val
; <-- MMOV32 completes here (MR1 is valid)
; <-- DDF32 completes here (MR0 is valid)
MMPYF32 MR0, MR0, MR1 ; Any instruction, can use MR1 and/or MR0

```

#### Example 7-4. Multiply with Parallel Add

```

; MMPYF32 || MADDF32 instruction: 32-bit floating-point multiply with parallel add
; MMPYF32 is a 1 cycle operation
; MADDF32 is a 1 cycle operation
; MMPYF32 MR0, MR1, MR3 ; MR0 = MR1 * MR3
|| MADDF32 MR1, MR2, MR0 ; MR1 = MR2 + MR0 (Uses value of MR0 before MMPYF32)
; <-- MMPYF32 and MADDF32 complete here (MR0 and MR1 are valid)
MMPYF32 MR1, MR1, MR0 ; Any instruction, can use MR1 and/or MR0

```

### 7.5.4 CLA Task Execution Latency

The CLA task execution latency depends on the state of the system:

- CLA task trigger of new task (normal or background) without background task active:

Task takes 8 cycles from CLA task trigger to first instruction of task to reach the D2 phase of pipeline.

#### Note

If background task has been configured in the system, then the compiler during code compilation adds context save instructions at the start of each regular task and restore instructions at end of each task so that register content can be saved and restored in case a background task is executing while the regular task is triggered. When a regular task is entered, this compiler-generated context save instruction is the first instruction of the task.

- CLA task trigger of normal task when background task is active:

Task takes 9 cycles from CLA task trigger to first instruction of normal task to reach the D2 phase of pipeline. There is a difference of one clock cycle to force the MSTOP in the D2 phase of the background task before the task exits as compared to a new task trigger without the background task active.

#### Note

If the MBCNDD/MCCNDD/MRCNDD instructions in the background task are in the D2 phase of the pipeline when a new task gets triggered, the task takes a minimum of 3 more cycles to complete these uninterruptible instructions adding to the delay.

- Returning to background task from normal task:

The task takes 5 cycles to return from a normal task to resume the background task instruction at the D2 phase of the pipeline.

## 7.6 Software

### 7.6.1 CLA Registers to Driverlib Functions

**Table 7-5. CLA Registers to Driverlib Functions**

File	Driverlib Function
<b>MVECT1</b>	
cla.h	CLA_mapTaskVector
<b>MVECT2</b>	
-	See MVECT1
<b>MVECT3</b>	
-	See MVECT1
<b>MVECT4</b>	
-	See MVECT1
<b>MVECT5</b>	
-	See MVECT1
<b>MVECT6</b>	
-	See MVECT1
<b>MVECT7</b>	
-	See MVECT1
<b>MVECT8</b>	
-	See MVECT1
<b>MCTL</b>	
cla.h	CLA_performHardReset
cla.h	CLA_performSoftReset
cla.h	CLA_enableIACK
cla.h	CLA_disableIACK
cla.h	CLA_enableBackgroundTask
cla.h	CLA_disableBackgroundTask
cla.h	CLA_startBackgroundTask
cla.h	CLA_enableHardwareTrigger
cla.h	CLA_disableHardwareTrigger
<b>MVECTBGRNDACTIVE</b>	
cla.h	CLA_getBackgroundActiveVector
<b>SOFTINTEN</b>	
cla.h	CLA_enableSoftwareInterrupt
cla.h	CLA_disableSoftwareInterrupt
<b>MSTSBGRND</b>	
cla.h	CLA_getBackgroundTaskStatus
<b>MCTLBGRND</b>	
cla.h	CLA_enableBackgroundTask
cla.h	CLA_disableBackgroundTask
cla.h	CLA_startBackgroundTask
cla.h	CLA_enableHardwareTrigger
cla.h	CLA_disableHardwareTrigger
<b>MVECTBGRND</b>	
cla.h	CLA_getBackgroundActiveVector
cla.h	CLA_mapBackgroundTaskVector

**Table 7-5. CLA Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>MIFR</b>	
cla.h	CLA_getPendingTaskFlag
cla.h	CLA_getAllPendingTaskFlags
cla.h	CLA_forceTasks
<b>MIOVF</b>	
cla.h	CLA_getTaskOverflowFlag
cla.h	CLA_getAllTaskOverflowFlags
<b>MIFRC</b>	
cla.h	CLA_forceTasks
<b>MICLR</b>	
cla.h	CLA_clearTaskFlags
<b>MICLROVF</b>	
-	
<b>MIER</b>	
cla.h	CLA_enableTasks
cla.h	CLA_disableTasks
<b>MIRUN</b>	
cla.h	CLA_getTaskRunStatus
cla.h	CLA_getAllTaskRunStatus
<b>MPC</b>	
-	
<b>MAR0</b>	
-	
<b>MAR1</b>	
-	
<b>MSTF</b>	
-	
<b>MR0</b>	
-	
<b>MR1</b>	
-	
<b>MR2</b>	
-	
<b>MR3</b>	
-	
<b>MPSACTL</b>	
-	
<b>MPSA1</b>	
-	
<b>MPSA2</b>	
-	
<b>MVECTBGRNDACTIVE</b>	
cla.h	CLA_getBackgroundActiveVector
<b>MPSACTL</b>	
-	

**Table 7-5. CLA Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>MPSA1</b>	
-	
<b>MPSA2</b>	
-	
<b>SOFTINTEN</b>	
cla.h	CLA_enableSoftwareInterrupt
cla.h	CLA_disableSoftwareInterrupt
<b>SOFTINTFRC</b>	
cla.h	CLA_forceSoftwareInterrupt

### 7.6.2 CLA Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/cla

Cloud access to these examples is available at the following link: [dev.ti.com](https://dev.ti.com) [C2000Ware Examples](#).

#### 7.6.2.1 CLA arcsine(x) using a lookup table (cla\_asin\_cpu01)

FILE: cla\_asin\_ls8\_9.c

In this example, Task 1 of the CLA will calculate the arcsine of an input argument in the range (-1.0 to 1.0) using a lookup table.

Note that since this example does not use background CLA task, the compile flag `cla_background_task` is turned off for this project. Set this flag as on to enable background CLA task. The option is available in Project Properties -> C2000 Build -> C2000 Compiler -> Advanced Options -> Runtime Model Options.

##### Memory Allocation

- CLA1 Math Tables (RAMLS0)
  - CLAasinTable - Lookup table
- CLA1 to CPU Message RAM
  - fResult - Result of the lookup algorithm
- CPU to CLA1 Message RAM
  - fVal - Sample input to the lookup algorithm

##### Watch Variables

- fVal - Argument to task 1
- fResult - Result of arcsin(fVal)

#### 7.6.2.2 CLA arcsine(x) using a lookup table (cla\_asin\_cpu01)

FILE: cla\_ex1\_asin.c

In this example, Task 1 of the CLA will calculate the arcsine of an input argument in the range (-1.0 to 1.0) using a lookup table.

Note that since this example does not use background CLA task, the compile flag `cla_background_task` is turned off for this project. Set this flag as on to enable background CLA task. The option is available in Project Properties -> C2000 Build -> C2000 Compiler -> Advanced Options -> Runtime Model Options.

##### Memory Allocation

- CLA1 Math Tables (RAMLS1)
  - CLAasinTable - Lookup table
- CLA1 to CPU Message RAM

- fResult - Result of the lookup algorithm
- CPU to CLA1 Message RAM
  - fVal - Sample input to the lookup algorithm

#### Watch Variables

- fVal - Argument to task 1
- fResult - Result of arcsin(fVal)

#### 7.6.2.3 CLA arctangent(x) using a lookup table (cla\_atan\_cpu01)

FILE: cla\_ex2\_atan.c

In this example, Task 1 of the CLA will calculate the arctangent of an input argument using a lookup table.

Note that since this example does not use background CLA task, the compile flag `cla_background_task` is turned off for this project. Set this flag as on to enable background CLA task. The option is available in Project Properties -> C2000 Build -> C2000 Compiler -> Advanced Options -> Runtime Model Options.

#### Memory Allocation

- CLA1 Math Tables (RAMLS1)
  - CLAatan2Table - Lookup table
- CLA1 to CPU Message RAM
  - fResult - Result of the lookup algorithm
- CPU to CLA1 Message RAM
  - fNum - Numerator of sample input
  - fDen - Denominator of sample input

#### Watch Variables

- fVal - Argument to task 1
- fResult - Result of arctan(fVal)

#### 7.6.2.4 CLA background nesting task

FILE: cla\_ex3\_background\_nesting\_task.c

This example configures CLA task 1 to be triggered by EPWM1 running at 2 Hz (period = 0.5s). A background task is configured to be triggered by CPU timer running at .5 Hz (period = 2s). CLA task 1 toggles LED1 at the start and end of the task and the background task toggles LED2 at the start and end of the task. Background task will be preempted by Task1 and hence LED1 will be toggling even while LED2 is ON.

Note that the compile flag `cla_background_task` is turned on in this project. Enabling background task adds additional context save/restore cycles during task switching thus increasing the overall trigger-to-task latency. If the application does not use the background CLA task, it is recommended to turn this flag off for better performance. The option is available in Project Properties -> C2000 Build -> C2000 Compiler -> Advanced Options -> Runtime Model Options.

#### External Connections

- None

#### Watch Variables

- None

#### 7.6.2.5 Controlling PWM output using CLA

FILE: cla\_ex4\_pwm\_control.c

This example showcases how to update PWM signal output using CLA. EPWM1 is configured to generate complementary signals on both of its channels of fixed frequency 100 KHz. EPWM4 is configured to trigger a periodic CLA control task of frequency 10 KHz. The CLA task implements a very simple logic to vary the duty of the EPWM1 outputs by increasing it by 0.1 in every iteration and maintaining it in the range of 0.1-0.9. For actual

use-cases, the control logic could be modified to much more complex depending upon the application. The other CLA task (CLA task 8) is triggered by software at beginning to initialize the CLA global variables

#### External Connections

- Observe GPIO0 (EPWM1A) on oscilloscope
- Observe GPIO1 (EPWM1B) on oscilloscope

#### Watch Variables

- duty

#### 7.6.2.6 Just-in-time ADC sampling with CLA

FILE: cla\_ex5\_adc\_just\_in\_time.c

This example showcases how to utilize early-interrupt feature of ADC in combination with the low interrupt response of CLA to enable faster system response and achieve high frequency control loops. EPWM1 is configured to generate a PWM output signal of frequency 1 MHz and this is also used to trigger the ADC sampling at each cycle. ADCA is configured to sample the input on Channel 0 and to generate the early interrupt at the end of S/H + offset cycles. This interrupt is used to trigger the CLA control task. The CLA task implements the control logic to update the duty of the PWM output based on reading the ADC sample data just-in-time i.e. as soon as the ADC results gets latched. The early interrupt feature and low interrupt latency of CLA allows to do some pre-processing as well before reading the ADC data and still completes updating the PWM output before the next interrupts comes in i.e. data read and PWM update is done within a 1 MHz cycle. For illustration purposes, 3-point moving average filter is used to simulate some processing and few steps of the filtering code are done before reading the ADC result which we consider as pre-processing code. The ADC interrupt offset is programmed based on the cycles consumed by the pre-processing code.

The calculation for interrupt offset value is as follows :-  
 -ADC acquisition cycles programmed = 10 SYSCLKS  
 -Conversion time for 12-bit data = 10.5 ADCCLKS = N = 42 SYSCLKS  
 -CLA task trigger to first instruction in Fetch delay = 4  
 -Let the interrupt offset value be 'x'  
 -The code inside CLA control task before ADC read takes below cycles :  
 Setting up profiling gpio : 3 cycles  
 Pre-processing : 13 cycles  
 Total = 3 + 13 = 16 cycles

As described in device TRM, in order to read just-in-time the total delay before reading ADC should be (N-2) cycles = 40 i.e. :  $x + 4 + 16 = 40$  :  $x = 20$

NOTE :- The optimization is off for this project and the cycles quoted above corresponds to that case.

GPIO2 is used for profiling purposes. GPIO2 is set at the beginning of CLA task 1 and is reset at the end of the task. Thus ON time of GPIO2 indicates the CLA activity. In order to validate the example functionality , observe the GPIO0 (PWM output) and GPIO2 (profiling GPIO) on CRO. The cycles difference between the rising edge of the GPIO0 and GPIO2 indicate the total delay from the time of ADC trigger to setting up of profiling GPIO inside CLA task which should be around 44 cycles (293 ns) based on the above calculation.

#### External Connections

- Provide constant DC input on ADCA0 for quick validation. GND -> Should observe PWM output duty = 0.1  
3.3V -> Should observe PWM output duty = 0.9 Can also provide analog input in range 0 - 3.3V upto fs / 10 = 100 KHz for observing continuous duty variations
- Observe GPIO0 on oscilloscope
- Observe GPIO2 on oscilloscope

#### Watch Variables

- None

#### 7.6.2.7 Optimal offloading of control algorithms to CLA

FILE: cla\_ex6\_cpu\_offloading.c

This example showcases how to optimally offload the control algorithms from CPU to CLA in order to meet the system requirements. In this example, two control loops are simulated, the faster one (loop1) running at 200 KHz and the slower one (loop2) running at 20 KHz. Loop1 senses the first parameter at ADCA Channel 0, runs the

PI controller to achieve the target and contributes to the duty of EPWM1A output with 80% weightage. Loop2 senses the second parameter at ADCB Channel 2, runs the PI controller and contributes to the duty of EPWM1A output with 20% weightage. It is important to note that since these are just software simulated control loops but there is no actual physical process involved and hence updating the duty is not going to have any affect on sampled inputs. ADCA is configured to oversample the first parameter using SOCs 0-3 to suppress the noise and similarly ADCB is used to oversample the second parameter. EPWM4 and EPWM5 are configured to trigger the ADCA and ADCB sampling at loop1 and loop2 frequencies respectively. Once the conversion of all 4 SOCs complete, a CPU ISR or a CLA task is triggered based on the user-configuration. There is also a background task running in the main loop which disables the entire system including PWM output and the control loops when "system\_OFF" is set to 1. The system gets enabled again once "system\_OFF" is restored back to 0. By default system\_OFF is set to 0 but it's value can be updated dynamically by adding it to expression window and writing to it. DCL library is included in the project to make use of optimal PI controllers used in both the loops. User-configurable pre-defined symbol "run\_loop1\_cla" has been added to the project options in order to specify whether to run the loop1 on C28x or CLA. GPIO2 and GPIO3 are used to profile the execution of loop1 and loop2.

For run\_loop1\_cla == 0 i.e. both loops running on CPU -> Loop1 Utilization = ~77.5% (measured using profiling GPIO2) -> Loop2 Utilization = ~6% (measured using profiling GPIO3) -> Background task in a while loop -> Total CPU utilization is greater than Utilization bound (UB) Hence the system is non-schedulable, lower priority task (Loop2) execution never completes (no toggling observed on GPIO3) and also background task never gets chance to execute

For run\_loop1\_cla == 1 i.e. high frequency control loop (loop1) is offloaded to CLA while loop2 runs on CPU -> Loop1 Utilization (CLA) = ~73% -> Loop2 Utilization (CPU) = ~6% -> Total CPU utilization has come down to just ~6% Hence the system is perfectly schedulable, no miss happens for any of the loops and offloading of loop1 to CLA saves CPU bandwidth to execute background tasks as well

For quick inspection of the example functionality, constant DC HIGH/LOW inputs can be provided to the analog channels instead of varying analog voltages. The target value for both the loops are set as some intermediate value i.e. 3500 corresponds to ~2.8V. Now since the sensed inputs are constant and not same as target so the controller outputs will get saturated soon to either 1 or 0. Thus the "duty" variable can take only fixed values based on the equations used in the loops. Infact the duty output would be very intuitive, for instance if both inputs are LOW(GND), the controller will try to produce the maximum duty as the target is higher than sensed value hence the duty should be  $1.0(0.2 + 0.8)$  but will get saturated to 0.9(the maximum value defined). Similarly if both inputs are made HIGH, the duty will be 0.1 (the minimum saturation value defined). The final duty table is shown below :

#### External Connections

- Observe GPIO2 (Loop1 Profiling) on oscilloscope
- Observe GPIO3 (Loop2 Profiling) on oscilloscope
- Observe GPIO0 (EPWM1A Output) on oscilloscope
- Provide constant HIGH(3.3V)/LOW(0V) on both ADCA Ch0 and ADCB Ch2 for quick validation, the following duty value should be observable at EPWM1A for various combinations if the system is perfectly schedulable i.e. both loops gets chance to execute properly :- A0 B2 duty GND GND 0.9 3.3V GND 0.2 GND 3.3V 0.8 3.3V 3.3V 0.1

Note :- The optimization is OFF for this project and all the profiling data quoted above corresponds to this case.

#### 7.6.2.8 Handling shared resources across C28x and CLA

FILE: cla\_ex7\_shared\_resource\_handling.c

This example showcases how to handle shared resource challenges across C28x and CLA. As the peripherals are shared between CLA and the CPU, overlapping read-modify-write to the registers by them can lead to data race conditions ultimately leading to data violation or incorrect functionality. In this example, CPU ISR and CLA tasks runs independently. CPU ISR gets triggered by EPWM4 @10KHz and toggles the EPWM1B output via software by controlling CSFB bits of AQCSFRC. CLA task gets triggered by EPWM5 @100KHz and toggles the EPWM1A output via software by controlling CSFA bits of AQCSFRC. Thus in this process both CPU and CLA

do read-modify -write to AQCSFRC register independently at different frequencies so there is chance of race condition and updates due to one of them can get lost/. overwritten. This can be clearly observed by updating "phase\_shift\_ON" to 0U and probing the EPWM1A and 1B outputs on a scope.

This is a standard critical section problem and can be handled by software handshaking mechanism like mutex etc. But most of the real-time control applications are time-sensitive and cannot afford addition software overhead hence this example suggests an alternative hardware based technique to avoid shared resource conflicts between CPU and CLA. The phase shifting mechanism of the EPWM modules is utilized to schedule the CLA task and CPU ISR as desired. EPWM4 generates a synchronous pulse every ZERO event and provides a phase shift of 20 cycles to EPWM5. This way both CLA task and C28x ISR runs at original frequencies i.e. 100KHz and 10KHz but CLA task leads with a phase offset of 20 cycles wrt CPU ISR. Hence concurrent read-modify-writes to AQCSFRC never happens and the EPWM1A and EPWM1B outputs behave as desired i.e. consistent 50 KHz PWM output on EPWM1A and 5 KHz PWM output on EPWM1B with a duty ~50% on both should be generated. In order to utilize this phase shifting mechanism in this example, please make sure "phase\_shift\_ON" is set to 1.

#### *External Connections*

- Observe GPIO0 (EPWM1A Output) on oscilloscope
- Observe GPIO1 (EPWM1B Output) on oscilloscope
- Observe GPIO2 (CLA Task Profiling) on oscilloscope
- Observe GPIO3 (CPU ISR Profiling) on oscilloscope

Note :- The phase offset value can easily be configured by updating TBPHS register to schedule the CLA task and C28x ISR as desired depending upon the application need so as to avoid overlapping register writes by CPU and CLA

Note :- The optimization is on and set to O2 for the project and all the results quoted correspond to this case.



## 7.7 Instruction Set

This section describes the assembly language instructions of the control law accelerator. Also described are parallel operations, conditional operations, resource constraints, and addressing modes. The instructions listed here are independent from C28x and C28x+FPU instruction sets.

### 7.7.1 Instruction Descriptions

This section gives detailed information on the instruction set. Each instruction presents the following information:

- Operands
- Opcode
- Description
- Exceptions
- Pipeline
- Examples
- See also

The example INSTRUCTION is shown to familiarize you with the way each instruction is described. The example describes the kind of information you find in each part of the individual instruction description and where to obtain more information. CLA instructions follow the same format as the C28x instructions; the source operands are always on the right and the destination operands are on the left.

The explanations for the syntax of the operands used in the instruction descriptions for the CLA are given in [Table 7-6](#).

**Table 7-6. Operand Nomenclature**

Symbol	Description
#16FHi	16-bit immediate (hex or float) value that represents the upper 16-bits of an IEEE 32-bit floating-point value. Lower 16-bits of the mantissa are assumed to be zero.
#16FHiHex	16-bit immediate hex value that represents the upper 16-bits of an IEEE 32-bit floating-point value. Lower 16-bits of the mantissa are assumed to be zero.
#16FLoHex	A 16-bit immediate hex value that represents the lower 16-bits of an IEEE 32-bit floating-point value
#32Fhex	32-bit immediate value that represents an IEEE 32-bit floating-point value
#32F	Immediate float value represented in floating-point representation
#0.0	Immediate zero
#SHIFT	Immediate value of 1 to 32 used for arithmetic and logical shifts.
addr	Opcode field indicating the addressing mode
CNDF	Condition to test the flags in the MSTF register
FLAG	Selected flags from MSTF register (OR) 8 bit mask indicating which floating-point status flags to change
MAR0	Auxiliary register 0
MAR1	Auxiliary register 1
MARx	Either MAR0 or MAR1
mem16	16-bit memory location accessed using direct, indirect, or offset addressing modes
mem32	32-bit memory location accessed using direct, indirect, or offset addressing modes
MRa	MR0 to MR3 registers
MRb	MR0 to MR3 registers
MRc	MR0 to MR3 registers
MRd	MR0 to MR3 registers
MRe	MR0 to MR3 registers
MRf	MR0 to MR3 registers
MSTF	CLA Floating-point Status Register
shift	Opcode field indicating the number of bits to shift.
VALUE	Flag value of 0 or 1 for selected flag (OR) 8 bit mask indicating the flag value; 0 or 1

Each instruction has a table that gives a list of the operands and a short description. Instructions always have the destination operands first followed by the source operands.

**Table 7-7. INSTRUCTION dest, source1, source2 Short Description**

	Description
dest1	Description for the 1st operand for the instruction
source1	Description for the 2nd operand for the instruction
source2	Description for the 3rd operand for the instruction
Opcode	This section shows the opcode for the instruction
Description	Detailed description of the instruction execution is described. Any constraints on the operands imposed by the processor or the assembler are discussed.
Restrictions	Any constraints on the operands or use of the instruction imposed by the processor are discussed.
Pipeline	This section describes the instruction in terms of pipeline cycles as described in <a href="#">Section 7.5</a>
Example	Examples of instruction execution. If applicable, register and memory values are given before and after instruction execution. Some examples are code fragments while other examples are full tasks that assume the CLA is correctly configured and the main CPU has passed the CLA data.
Operands	Each instruction has a table that gives a list of the operands and a short description. Instructions always have the destination operands first followed by the source operands.

### 7.7.2 Addressing Modes and Encoding

The CLA uses the same address to access data and registers as the main CPU. For example, if the main CPU accesses an ePWM register at address 0x00 6800, then the CLA accesses the register using address 0x6800. Since all CLA accessible memory and registers are within the low 64k x 16 of memory, only the low 16-bits of the address are used by the CLA.

To address the CLA data memory, message RAMs and shared peripherals, the CLA supports two addressing modes:

- Direct addressing mode: Uses the address of the variable or register directly.
- Indirect addressing with 16-bit post increment. This mode uses either XAR0 or XAR1.

The CLA does not use a data page pointer or a stack pointer. The two addressing modes are encoded as shown [Table 7-8](#).

**Table 7-8. Addressing Modes**

Addressing Mode	'addr' Opcode Field Encode <sup>(1)</sup>	Description
@dir	0000	<p><b>Direct Addressing Mode</b></p> <p>Example 1: MMOV32 MR1, @_VarA</p> <p>Example 2: MMOV32 MR1, @_EPwm1Regs.CMPA.all</p> <p>In this case, the 'm m m m m m m m m m m m m m m m' opcode field is populated with the 16-bit address of the variable. This is the low 16-bits of the address to access the variable using the main CPU.</p> <p>For example, @_VarA populates the address of the variable VarA. and @_EPwm1Regs.CMPA.all populates the address of the CMPA register.</p>
*MAR0[#imm16]++	0001	<p><b>MAR0 Indirect Addressing with 16-bit Immediate Post Increment</b></p> <p><b>MAR1 Indirect Addressing with 16-bit Immediate Post Increment</b></p> <p>addr = MAR0 (or MAR1) Access memory using the address stored in MAR0 (or MAR1). MAR0 (or MAR1) += #imm16 Then post increment MAR0 (or MAR1) by #imm16.</p> <p>Example 1: MMOV32 MR0, *MAR0[2]++</p> <p>Example 2: MMOV32 MR1, *MAR1[-2]++</p> <p>For a post increment of 0, the assembler accepts both *MAR0 and *MAR0[0]++.</p> <p>The 'm m m m m m m m m m m m m m m m' opcode field is populated with the signed 16-bit pointer offset. For example, if #imm16 is 2, then the opcode field is 0x0002. Likewise, if #imm16 is -2, then the opcode field is 0xFFFFE.</p> <p>If addition of the 16-bit immediate causes overflow, then the value wraps around on a 16-bit boundary.</p>
*MAR1[#imm16]++	0010	

(1) Values not shown are reserved.

Encoding for the shift fields in the MASR32, MLSR32 and MSL32 instructions is shown in [Table 7-9](#).

**Table 7-9. Shift Field Encoding**

Shift Value	'shift' Opcode Field Encode
1	0000
2	0001
3	0010
....	....
32	1111

For instructions that use MR<sub>x</sub> (where x can be 'a' through 'f') as operands, the trailing alphabet appears in the opcode as a two-bit field. For example:

```
MMPYF32 MRa, MRb, MRC ||
MADD32 MRd, MRe, MRf
```

whose opcode is,

```
LSW: 0000 ffee ddcc bbaa
MSW: 0111 1010 0000 0000
```

The two-bit field specifies one of four working registers according to [Table 7-10](#).

**Table 7-10. Operand Encoding**

Two-Bit Field	Working Register
00	MR0
01	MR1
10	MR2
11	MR3

[Table 7-11](#) shows the condition field encoding for conditional instructions such as MNEGF, MSWAPF, MBCNDD, MCCNDD, and MRCNDD.

**Table 7-11. Condition Field Encoding**

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

### 7.7.3 Instructions

The instructions are listed alphabetically.

#### Instruction Set Summary

<b>MABSF32 MRa, MRb</b> — 32-Bit Floating-Point Absolute Value.....	863
<b>MADD32 MRa, MRb, MRc</b> — 32-Bit Integer Add.....	864
<b>MADDF32 MRa, #16FHi, MRb</b> — 32-Bit Floating-Point Addition.....	865
<b>MADDF32 MRa, MRb, #16FHi</b> — 32-Bit Floating-Point Addition.....	867
<b>MADDF32 MRa, MRb, MRc</b> — 32-Bit Floating-Point Addition.....	869
<b>MADDF32 MRd, MRe, MRf   MMOV32 mem32, MRa</b> — 32-Bit Floating-Point Addition with Parallel Move.....	870
<b>MADDF32 MRd, MRe, MRf   MMOV32 MRa, mem32</b> — 32-Bit Floating-Point Addition with Parallel Move.....	871
<b>MAND32 MRa, MRb, MRc</b> — Bitwise AND.....	873
<b>MASR32 MRa, #SHIFT</b> — Arithmetic Shift Right.....	874
<b>MBCNDD 16BitDest {, CNDF}</b> — Branch Conditional Delayed.....	876
<b>MCCNDD 16BitDest {, CNDF}</b> — Call Conditional Delayed.....	881
<b>MCMP32 MRa, MRb</b> — 32-Bit Integer Compare for Equal, Less Than or Greater Than.....	885
<b>MCMPF32 MRa, MRb</b> — 32-Bit Floating-Point Compare for Equal, Less Than or Greater Than.....	887
<b>MCMPF32 MRa, #16FHi</b> — 32-Bit Floating-Point Compare for Equal, Less Than or Greater Than.....	888
<b>MDEBUGSTOP</b> — Debug Stop Task.....	890
<b>MEALLOW</b> — Enable CLA Write Access to EALLOW Protected Registers.....	891
<b>MEDIS</b> — Disable CLA Write Access to EALLOW Protected Registers.....	892
<b>MEINVF32 MRa, MRb</b> — 32-Bit Floating-Point Reciprocal Approximation.....	893
<b>MEISQRTF32 MRa, MRb</b> — 32-Bit Floating-Point Square-Root Reciprocal Approximation.....	895
<b>MF32TOI16 MRa, MRb</b> — Convert 32-Bit Floating-Point Value to 16-Bit Integer.....	897
<b>MF32TOI16R MRa, MRb</b> — Convert 32-Bit Floating-Point Value to 16-Bit Integer and Round.....	898
<b>MF32TOI32 MRa, MRb</b> — Convert 32-Bit Floating-Point Value to 32-Bit Integer.....	899
<b>MF32TOUI16 MRa, MRb</b> — Convert 32-Bit Floating-Point Value to 16-bit Unsigned Integer .....	901
<b>MF32TOUI16R MRa, MRb</b> — Convert 32-Bit Floating-Point Value to 16-bit Unsigned Integer and Round.....	902
<b>MF32TOUI32 MRa, MRb</b> — Convert 32-Bit Floating-Point Value to 32-Bit Unsigned Integer .....	903
<b>MFRACF32 MRa, MRb</b> — Fractional Portion of a 32-Bit Floating-Point Value.....	904
<b>MI16TOF32 MRa, MRb</b> — Convert 16-Bit Integer to 32-Bit Floating-Point Value .....	905
<b>MI16TOF32 MRa, mem16</b> — Convert 16-Bit Integer to 32-Bit Floating-Point Value .....	906
<b>MI32TOF32 MRa, mem32</b> — Convert 32-Bit Integer to 32-Bit Floating-Point Value .....	907
<b>MI32TOF32 MRa, MRb</b> — Convert 32-Bit Integer to 32-Bit Floating-Point Value .....	908
<b>MLSL32 MRa, #SHIFT</b> — Logical Shift Left.....	909
<b>MLSR32 MRa, #SHIFT</b> — Logical Shift Right.....	911
<b>MMACF32 MR3, MR2, MRd, MRe, MRf   MMOV32 MRa, mem32</b> — 32-Bit Floating-Point Multiply and Accumulate with Parallel Move.....	912
<b>MMAXF32 MRa, MRb</b> — 32-Bit Floating-Point Maximum.....	915
<b>MMAXF32 MRa, #16FHi</b> — 32-Bit Floating-Point Maximum.....	917
<b>MMINF32 MRa, MRb</b> — 32-Bit Floating-Point Minimum.....	919
<b>MMINF32 MRa, #16FHi</b> — 32-Bit Floating-Point Minimum.....	921
<b>MMOV16 MARx, MRa, #16I</b> — Load the Auxiliary Register with MRa + 16-bit Immediate Value.....	923
<b>MMOV16 MARx, mem16</b> — Load MAR1 with 16-bit Value.....	926
<b>MMOV16 mem16, MARx</b> — Move 16-Bit Auxiliary Register Contents to Memory.....	929
<b>MMOV16 mem16, MRa</b> — Move 16-Bit Floating-Point Register Contents to Memory.....	930
<b>MMOV32 mem32, MRa</b> — Move 32-Bit Floating-Point Register Contents to Memory .....	932
<b>MMOV32 mem32, MSTF</b> — Move 32-Bit MSTF Register to Memory.....	934
<b>MMOV32 MRa, mem32 {, CNDF}</b> — Conditional 32-Bit Move.....	935
<b>MMOV32 MRa, MRb {, CNDF}</b> — Conditional 32-Bit Move.....	937
<b>MMOV32 MSTF, mem32</b> — Move 32-Bit Value from Memory to the MSTF Register.....	939
<b>MMOVD32 MRa, mem32</b> — Move 32-Bit Value from Memory with Data Copy.....	940
<b>MMOVF32 MRa, #32F</b> — Load the 32-Bits of a 32-Bit Floating-Point Register.....	942

<b>MMOVI16 MARx, #16I</b> — Load the Auxiliary Register with the 16-Bit Immediate Value.....	944
<b>MMOVI32 MRa, #32FHex</b> — Load the 32-Bits of a 32-Bit Floating-Point Register with the Immediate.....	946
<b>MMOVIZ MRa, #16FHi</b> — Load the Upper 16-Bits of a 32-Bit Floating-Point Register .....	948
<b>MMOVZ16 MRa, mem16</b> — Load MRx with 16-Bit Value.....	949
<b>MMOVXI MRa, #16FLoHex</b> — Move Immediate Value to the Lower 16-Bits of a Floating-Point Register.....	950
<b>MMPYF32 MRa, MRb, MRc</b> — 32-Bit Floating-Point Multiply.....	951
<b>MMPYF32 MRa, #16FHi, MRb</b> — 32-Bit Floating-Point Multiply .....	952
<b>MMPYF32 MRa, MRb, #16FHi</b> — 32-Bit Floating-Point Multiply .....	954
<b>MMPYF32 MRa, MRb, MRc  MADDF32 MRd, MRe, MRf</b> — 32-Bit Floating-Point Multiply with Parallel Add.....	956
<b>MMPYF32 MRd, MRe, MRf   MMOV32 MRa, mem32</b> — 32-Bit Floating-Point Multiply with Parallel Move.....	958
<b>MMPYF32 MRd, MRe, MRf   MMOV32 mem32, MRa</b> — 32-Bit Floating-Point Multiply with Parallel Move.....	960
<b>MMPYF32 MRa, MRb, MRc   MSUBF32 MRd, MRe, MRf</b> — 32-Bit Floating-Point Multiply with Parallel Subtract .....	961
<b>MNEGF32 MRa, MRb{, CNDF}</b> — Conditional Negation.....	963
<b>MNOP</b> — No Operation.....	965
<b>MOR32 MRa, MRb, MRc</b> — Bitwise OR.....	966
<b>MRCNDD {CNDF}</b> — Return Conditional Delayed.....	967
<b>MSETFLG FLAG, VALUE</b> — Set or Clear Selected Floating-Point Status Flags.....	970
<b>MSTOP</b> — Stop Task.....	971
<b>MSUB32 MRa, MRb, MRc</b> — 32-Bit Integer Subtraction.....	973
<b>MSUBF32 MRa, MRb, MRc</b> — 32-Bit Floating-Point Subtraction.....	974
<b>MSUBF32 MRa, #16FHi, MRb</b> — 32-Bit Floating-Point Subtraction.....	975
<b>MSUBF32 MRd, MRe, MRf   MMOV32 MRa, mem32</b> — 32-Bit Floating-Point Subtraction with Parallel Move....	977
<b>MSUBF32 MRd, MRe, MRf   MMOV32 mem32, MRa</b> — 32-Bit Floating-Point Subtraction with Parallel Move....	978
<b>MSWAPF MRa, MRb {, CNDF}</b> — Conditional Swap.....	979
<b>MTESTTF CNDF</b> — Test MSTF Register Flag Condition.....	981
<b>MUI16TOF32 MRa, mem16</b> — Convert Unsigned 16-Bit Integer to 32-Bit Floating-Point Value.....	983
<b>MUI16TOF32 MRa, MRb</b> — Convert Unsigned 16-Bit Integer to 32-Bit Floating-Point Value.....	984
<b>MUI32TOF32 MRa, mem32</b> — Convert Unsigned 32-Bit Integer to 32-Bit Floating-Point Value.....	985
<b>MUI32TOF32 MRa, MRb</b> — Convert Unsigned 32-Bit Integer to 32-Bit Floating-Point Value.....	986
<b>MXOR32 MRa, MRb, MRc</b> — Bitwise Exclusive Or.....	987

**MBSF32 MRa, MRb****32-Bit Floating-Point Absolute Value****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 0010 0000
```

**Description**

The absolute value of MRb is loaded into MRa. Only the sign bit of the operand is modified by the MBSF32 instruction.

```
if (MRb < 0) {MRa = -MRb};
else {MRa = MRb};
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified as follows:

```
NF = 0;
ZF = 0;
if ( MRa(30:23) == 0) ZF = 1;
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #-2.0 ; MR0 = -2.0 (0xc0000000)
MBSF32 MR0, MR0 ; MR0 = 2.0 (0x40000000), ZF = NF = 0
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MBSF32 MR0, MR0 ; MR0 = 5.0 (0x40A00000), ZF = NF = 0
MMOVIZ MR0, #0.0 ; MR0 = 0.0
MBSF32 MR0, MR0 ; MR0 = 0.0 ZF = 1, NF = 0
```

**See also**

[MNEGF32 MRa, MRb {, CNDF}](#)

**MADD32 MRa, MRb, MRc****32-Bit Integer Add****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point destination register (MR0 to MR3)
MRc	CLA floating-point destination register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 000cc bbaa
MSW: 0111 1110 1100 0000
```

**Description**

32-bit integer addition of MRb and MRc.

```
MRa(31:0) = MRb(31:0) + MRc(31:0);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; };
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given A = (int32)1
; B = (int32)2
; C = (int32)-7
;
; Calculate Y2 = A + B + C
;
_Cla1Task1:
  MMOV32 MR0, @_A      ; MR0 = 1 (0x00000001)
  MMOV32 MR1, @_B      ; MR1 = 2 (0x00000002)
  MMOV32 MR2, @_C      ; MR2 = -7 (0xFFFFFFFF9)
  MADD32 MR3, MR0, MR1 ; A + B
  MADD32 MR3, MR2, MR3 ; A + B + C = -4 (0xFFFFFFFFC)
  MMOV32 @_y2, MR3     ; Store y2
  MSTOP                ; end of task
```

**See also**

[MAND32 MRa, MRb, MRc](#)  
[MASR32 MRa, #SHIFT](#)  
[MLSL32 MRa, #SHIFT](#)  
[MLSR32 MRa, #SHIFT](#)  
[MOR32 MRa, MRb, MRc](#)  
[MXOR32 MRa, MRb, MRc](#)  
[MSUB32 MRa, MRb, MRc](#)



**MADDF32 MRa, #16FHi, MRb**
**32-Bit Floating-Point Addition**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0.
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 0111 1100 bbaa
```

**Description**

Add MRb to the floating-point value represented by the immediate operand. Store the result of the addition in MRa.

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. #16FHi is most useful for representing constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, the value -1.5 can be represented as #-1.5 or #0xBFC0.

```
MRa = MRb + #16FHi:0;
```

This instruction can also be written as MADDF32 MRa, MRb, #16FHi.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MADDF32 generates an underflow condition.
- LVF = 1 if MADDF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Add to MR1 the value 2.0 in 32-bit floating-point format
; Store the result in MR0
MADDF32 MR0, #2.0, MR1 ; MR0 = 2.0 + MR1
; Add to MR3 the value -2.5 in 32-bit floating-point format
; Store the result in MR2
MADDF32 MR2, #-2.5, MR3 ; MR2 = -2.5 + MR3
; Add to MR3 the value 0x3FC00000 (1.5)
; Store the result in MR3
MADDF32 MR3, #0x3FC0, MR3 ; MR3 = 1.5 + MR3
```

MADDF32 MRa, #16FHi, MRb (continued)

***32-Bit Floating-Point Addition***

---

**See also**

[MADDF32 MRa, MRb, #16FHi](#)

[MADDF32 MRa, MRb, MRc](#)

[MADDF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)

[MADDF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)

[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)

**MADDF32 MRa, MRb, #16FHi**
**32-Bit Floating-Point Addition**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 0111 1100 bbaa
```

**Description**

Add MRb to the floating-point value represented by the immediate operand. Store the result of the addition in MRa.

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. #16FHi is most useful for representing constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, the value -1.5 can be represented as #-1.5 or #0xBFC0.

```
MRa = MRb + #16FHi:0;
```

This instruction can also be written as MADDF32 MRa, #16FHi, MRb.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MADDF32 generates an underflow condition.
- LVF = 1 if MADDF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**MADDF32 MRa, MRb, #16FHi (continued)**
**32-Bit Floating-Point Addition**
**Example 1**

```

; X is an array of 32-bit floating-point values
; Find the maximum value in an array X
; and store the value in Result
;
;
_Cla1Task1:
  MMOV16   MAR1, #_X           ; Start address
  MUI16TOF32 MR0, @_len       ; Length of the array
  MNOP                    ; delay for MAR1 load
  MNOP                    ; delay for MAR1 load
  MMOV32   MR1, *MAR1[2]++    ; MR1 = X0
LOOP
  MMOV32   MR2, *MAR1[2]++    ; MR2 = next element
  MMAXF32  MR1, MR2           ; MR1 = MAX(MR1, MR2)
  MADDF32  MR0, MR0, #-1.0    ; Decrement the counter
  MCMPF32  MR0, #0.0         ; Set/clear flags for MBCNDD
  MNOP
  MNOP
  MNOP
  MBCNDD   LOOP, NEQ         ; Branch if not equal to zero
  MMOV32  @_Result, MR1     ; Always executed
  MNOP
  MNOP
  MSTOP
; End of task

```

**Example 2**

```

; Show the basic operation of MADDF32
;
; Add to MR1 the value 2.0 in 32-bit floating-point format
; Store the result in MR0
  MADDF32 MR0, MR1, #2.0     ; MR0 = MR1 + 2.0
; Add to MR3 the value -2.5 in 32-bit floating-point format
; Store the result in MR2
  MADDF32 MR2, MR3, #-2.5    ; MR2 = MR3 + (-2.5)
; Add to MR0 the value 0x3FC00000 (1.5)
; Store the result in MR0
  MADDF32 MR0, MR0, #0x3FC0  ; MR0 = MR0 + 1.5

```

**See also**
[MADDF32 MRa, #16FHi, MRb](#)
[MADDF32 MRa, MRb, MRc](#)
[MADDF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)
[MADDF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)
[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)

**MADDF32 MRa, MRb, MRc**
**32-Bit Floating-Point Addition**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
MRc	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 000 0000 00cc bbaa
MSW: 0111 1100 0010 0000
```

**Description**

Add the contents of MRc to the contents of MRb and load the result into MRa.

```
MRa = MRb + MRc;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MADDF32 generates an underflow condition.
- LVF = 1 if MADDF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given M1, X1, and B1 are 32-bit floating-point numbers
; Calculate Y1 = M1*X1+B1
;
;
_Cla1Task1:
  MMOV32 MR0,@M1      ; Load MR0 with M1
  MMOV32 MR1,@X1      ; Load MR1 with X1
  MPPYF32 MR1,MR1,MR0 ; Multiply M1*X1
  || MMOV32 MR0,@B1    ; and in parallel load MR0 with B1
  MADDF32 MR1,MR1,MR0 ; Add M*X1 to B1 and store in MR1
  MMOV32 @Y1,MR1      ; Store the result
  MSTOP               ; end of task
```

**See also**

[MADDF32 MRa, #16FHi, MRb](#)  
[MADDF32 MRa, MRb, #16FHi](#)  
[MADDF32 MRd, MRc, MRf || MMOV32 MRa, mem32](#)  
[MADDF32 MRd, MRc, MRf || MMOV32 mem32, MRa](#)  
[MPPYF32 MRa, MRb, MRc || MADDF32 MRd, MRc, MRf](#)

**MADDF32 MRd, MRe, MRf||MMOV32 mem32, MRa****32-Bit Floating-Point Addition with Parallel Move****Operands**

MRd	CLA floating-point destination register for the MADDF32 (MR0 to MR3)
MRe	CLA floating-point source register for the MADDF32 (MR0 to MR3)
MRf	CLA floating-point source register for the MADDF32 (MR0 to MR3)
mem32	32-bit memory location accessed using one of the available addressing modes. This is the destination of the MMOV32.
MRa	CLA floating-point source register for the MMOV32 (MR0 to MR3)

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0101 ffee ddaa addr
```

**Description**

Perform an MADDF32 and a MMOV32 in parallel. Add MRf to the contents of MRe and store the result in MRd. In parallel move the contents of MRa to the 32-bit location mem32.

```
MRd = MRe + MRf;
[mem32] = MRa;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MADDF32 generates an underflow condition.
- LVF = 1 if MADDF32 generates an overflow condition.

**Pipeline**

Both MADDF32 and MMOV32 complete in a single cycle.

**Example**

```
; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y2 = (A * B)
;           Y3 = (A * B) + C
;
;
_Cla1Task2:
  MMOV32  MR0, @_A      ; Load MR0 with A
  MMOV32  MR1, @_B      ; Load MR1 with B
  MMPYF32 MR1, MR1, MR0 ; Multiply A*B
  || MMOV32 MR0, @_C      ; and in parallel load MR0 with C
  MADDF32 MR1, MR1, MR0 ; Add (A*B) to C
  || MMOV32 @_Y2, MR1    ; and in parallel store A*B
  MMOV32  @_Y3, MR1    ; Store the A*B + C
  MSTOP                ; end of task
```

**See also**

[MADDF32 MRa, #16FHi, MRb](#)  
[MADDF32 MRa, MRb, #16FHi](#)  
[MADDF32 MRa, MRb, MRc](#)  
[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)  
[MADDF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)

**MADDF32 MRd, MRe, MRf ||MMOV32 MRa, mem32**
**32-Bit Floating-Point Addition with Parallel Move**
**Operands**

MRd	CLA floating-point destination register for the MADDF32 (MR0 to MR3). MRd cannot be the same register as MRa.
MRe	CLA floating-point source register for the MADDF32 (MR0 to MR3)
MRf	CLA floating-point source register for the MADDF32 (MR0 to MR3)
MRa	CLA floating-point destination register for the MMOV32 (MR0 to MR3). MRa cannot be the same register as MRd.
mem32	32-bit memory location accessed using one of the available addressing modes. This is the source for the MMOV32.

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0001 ffee ddaa addr
```

**Description**

Perform an MADDF32 and a MMOV32 operation in parallel. Add MRf to the contents of MRe and store the result in MRd. In parallel move the contents of the 32-bit location mem32 to MRa.

```
MRd = MRe + MRf;
MRa = [mem32];
```

**Restrictions**

The destination register for the MADDF32 and the MMOV32 must be unique. That is, MRa and MRd cannot be the same register.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MADDF32 generates an underflow condition.
- LVF = 1 if MADDF32 generates an overflow condition.

The MMOV32 Instruction sets the NF and ZF flags as follows:

```
NF = MRa(31);
ZF = 0;
if(MRa(30:23) == 0) { ZF = 1; NF = 0; };
```

**Pipeline**

The MADDF32 and the MMOV32 both complete in a single cycle.

MADDF32 MRd, MRe, MRf ||MMOV32 MRa, mem32 (continued)

### 32-Bit Floating-Point Addition with Parallel Move

#### Example 1

```

; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y1 = A + 4B
;           Y2 = A + C
;
;
;_Cla1Task1:
  MMOV32 MR0, @A          ; Load MR0 with A
  MMOV32 MR1, @B          ; Load MR1 with B
  MMPYF32 MR1, MR1, #4.0 ; Multiply 4 * B
|| MMOV32 MR2, @C          ; and in parallel load C
  MADDF32 MR3, MR0, MR1  ; Add A + 4B
  MADDF32 MR3, MR0, MR2  ; Add A + C
|| MMOV32 @Y1, MR3        ; and in parallel store A+4B
  MMOV32 @Y2, MR3        ; store A + C
                          ; MSTOP
                          ; end of task

```

#### Example 2

```

; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y3 = (A + B)
;           Y4 = (A + B) * C
;
;
;_Cla1Task2:
  MMOV32 MR0, @A          ; Load MR0 with A
  MMOV32 MR1, @B          ; Load MR1 with B
  MADDF32 MR1, MR1, MR0  ; Add A+B
|| MMOV32 MR0, @C          ; and in parallel load MR0 with C
  MMPYF32 MR1, MR1, MR0  ; Multiply (A+B) by C
|| MMOV32 @Y3, MR1        ; and in parallel store A+B
  MMOV32 @Y4, MR1        ; Store the (A+B) * C
  MSTOP                  ; end of task

```

#### See also

[MADDF32 MRa, #16FHi, MRb](#)

[MADDF32 MRa, MRb, #16FHi](#)

[MADDF32 MRa, MRb, MRc](#)

[MADDF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)

[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)



**MAND32 MRa, MRb, MRc****Bitwise AND****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
MRc	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 00cc bbaa
MSW: 0111 1100 0110 0000
```

**Description**

Bitwise AND of MRb with MRc.

```
MRa(31:0) = MRb(31:0) AND MRc(31:0);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; }
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #0x5555 ; MR0 = 0x5555AAAA
MMOVXI MR0, #0xAAAA
MMOVIZ MR1, #0x5432 ; MR1 = 0x5432FEDC
MMOVXI MR1, #0xFEDC
; 0101 AND 0101 = 0101 (5)
; 0101 AND 0100 = 0100 (4)
; 0101 AND 0011 = 0001 (1)
; 0101 AND 0010 = 0000 (0)
; 1010 AND 1111 = 1010 (A)
; 1010 AND 1110 = 1010 (A)
; 1010 AND 1101 = 1000 (8)
; 1010 AND 1100 = 1000 (8)
MAND32 MR2, MR1, MR0 ; MR3 = 0x5410AA88
```

**See also**

[MADD32 MRa, MRb, MRc](#)  
[MASR32 MRa, #SHIFT](#)  
[MLSL32 MRa, #SHIFT](#)  
[MLSR32 MRa, #SHIFT](#)  
[MOR32 MRa, MRb, MRc](#)  
[MXOR32 MRa, MRb, MRc](#)  
[MSUB32 MRa, MRb, MRc](#)

**MASR32 MRa, #SHIFT****Arithmetic Shift Right****Operands**

MRa	CLA floating-point source/destination register (MR0 to MR3)
#SHIFT	Number of bits to shift (1 to 32)

**Opcode**

```
LSW: 0000 0000 0shi ftaa
MSW: 0111 1011 0100 0000
```

**Description**

Arithmetic shift right of MRa by the number of bits indicated. The number of bits can be 1 to 32.

```
MARa(31:0) = Arithmetic Shift(MARa(31:0) by #SHIFT bits);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; }
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given m2 = (int32)32
; x2 = (int32)64
; b2 = (int32)-128
;
; calculate
; m2 = m2/2
; x2 = x2/4
; b2 = b2/8
;
_Cla1Task2:
  MMOV32 MR0, @_m2 ; MR0 = 32 (0x00000020)
  MMOV32 MR1, @_x2 ; MR1 = 64 (0x00000040)
  MMOV32 MR2, @_b2 ; MR2 = -128 (0xFFFFFFFF80)
  MASR32 MR0, #1 ; MR0 = 16 (0x00000010)
  MASR32 MR1, #2 ; MR1 = 16 (0x00000010)
  MASR32 MR2, #3 ; MR2 = -16 (0xFFFFFFFFF0)
  MMOV32 @_m2, MR0 ; store results
  MMOV32 @_x2, MR1
  MMOV32 @_b2, MR2
  MSTOP ; end of task
```

MASR32 MRa, #SHIFT (continued)

***Arithmetic Shift Right***

---

**See also**

MADD32 MRa, MRb, MRc  
MAND32 MRa, MRb, MRc  
MLSL32 MRa, #SHIFT  
MLSR32 MRa, #SHIFT  
MOR32 MRa, MRb, MRc  
MXOR32 MRa, MRb, MRc  
MSUB32 MRa, MRb, MRc

**MBCNDD 16BitDest {, CNDF}****Branch Conditional Delayed****Operands**

16BitDest	16-bit destination if condition is true
CNDF	Optional condition tested

**Opcode**

```
LSW: dest dest dest dest
MSW: 0111 1001 1000 cndf
```

**Description**

If the specified condition is true, then branch by adding the signed 16BitDest value to the MPC value. Otherwise, continue without branching. If the address overflows, the address wraps around. Therefore, a value of "0xFFFFE" puts the MPC back to the MBCNDD instruction.

Refer to the Pipeline section for important information regarding this instruction.

```
if (CNDF == TRUE) MPC += 16BitDest;
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Restrictions**

The MBCNDD instruction is not allowed three instructions before or after a MBCNDD, MCCNDD, or MRCNDD instruction. Refer to the Pipeline section for more information.

**Flags**

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**MBCNDD 16BitDest {, CNDF} (continued)**
***Branch Conditional Delayed***
**Pipeline**

The MBCNDD instruction alone is a single-cycle instruction. As shown in [Table 7-12](#), 6 instruction slots are executed for each branch; 3 slots before the branch instruction (I2-I4) and 3 slots after the branch instruction (I5-I7). The total number of cycles for a branch taken or not taken depends on the usage of these slots. That is, the number of cycles depends on how many slots are filled with a MNOP as well as which slots are filled. The effective number of cycles for a branch can, therefore, range from 1 to 7 cycles. The number of cycles for a branch taken cannot be the same as for a branch not taken.

Referring to [Table 7-12](#) and [Table 7-13](#), the instructions before and after MBCNDD have the following properties:

- **I1**
  - I1 is the last instruction that can effect the CNDF flags for the MBCNDD instruction. The CNDF flags are tested in the D2 phase of the pipeline. That is, a decision is made whether to branch or not when MBCNDD is in the D2 phase.
  - There are no restrictions on the type of instruction for I1.
- **I2, I3, and I4**
  - The three instructions proceeding MBCNDD can change MSTF flags but have no effect on whether the MBCNDD instruction branches or not. This is because the flag modification occurs after the D2 phase of the MBCNDD instruction.
  - These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.
- **I5, I6, and I7**
  - The three instructions following MBCNDD are always executed irrespective of whether the branch is taken or not.
  - These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.

```

<Instruction 1> ; I1 Last instruction that can affect flags for
                ; the MBCNDD operation
<Instruction 2> ; I2 Cannot be stop, branch, call or return
<Instruction 3> ; I3 Cannot be stop, branch, call or return
<Instruction 4> ; I4 Cannot be stop, branch, call or return
MBCNDD _Skip, NEQ ; Branch to Skip if not equal to zero
                ; Three instructions after MBCNDD are always
                ; executed whether the branch is taken or not
<Instruction 5> ; I5 Cannot be stop, branch, call or return
<Instruction 6> ; I6 Cannot be stop, branch, call or return
<Instruction 7> ; I7 Cannot be stop, branch, call or return
<Instruction 8> ; I8
<Instruction 9> ; I9
....
_Skip:
<Destination 1> ; d1 Can be any instruction
<Destination 2> ; d2
<Destination 3> ; d3
....
MSTOP
....

```

## MBCNDD 16BitDest {, CNDF} (continued)

**Branch Conditional Delayed****Table 7-12. Pipeline Activity for MBCNDD, Branch Not Taken**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1	I1							
I2	I2	I1						
I3	I3	I2	I1					
I4	I4	I3	I2	I1				
MBCNDD	MBCNDD	I4	I3	I2	I1			
I5	I5	MBCNDD	I4	I3	I2	I1		
I6	I6	I5	MBCNDD	I4	I3	I2	I1	
I7	I7	I6	I5	MBCNDD	I4	I3	I2	
I8	I8	I7	I6	I5	-	I4	I3	
I9	I9	I8	I7	I6	I5	-	I4	
I10	I10	I9	I8	I7	I6	I5	-	
		I10	I9	I8	I7	I6	I5	
			I10	I9	I8	I7	I6	
				I10	I9	I8	I7	
					I10	I9	I8	
						I10	I9	
							I10	

**Table 7-13. Pipeline Activity for MBCNDD, Branch Taken**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1	I1							
I2	I2	I1						
I3	I3	I2	I1					
I4	I4	I3	I2	I1				
MBCNDD	MBCNDD	I4	I3	I2	I1			
I5	I5	MBCNDD	I4	I3	I2	I1		
I6	I6	I5	MBCNDD	I4	I3	I2	I1	
I7	I7	I6	I5	MBCNDD	I4	I3	I2	
d1	d1	I7	I6	I5	-	I4	I3	
d2	d2	d1	I7	I6	I5	-	I4	
d3	d3	d2	d1	I7	I6	I5	-	
		d3	d2	d1	I7	I6	I5	
			d3	d2	d1	I7	I6	
				d3	d2	d1	I7	
					d3	d2	d1	
						d3	d2	
							d3	

**MBCNDD 16BitDest {, CNDF} (continued)**
**Branch Conditional Delayed**
**Example 1**

```

; if (State == 0.1)
; RampState = RampState || RAMPMASK
; else if (State == 0.01)
; CoastState = CoastState || COASTMASK
; else
; SteadyState = SteadyState || STEADYMASK
;
_Cla1Task1:
MMOV32 MR0, @State
MCMPF32 MR0, #0.1           ; Affects flags for 1st MBCNDD (A)
MNOP
MNOP
MNOP
MBCNDD Skip1, NEQ           ; (A) If State != 0.1, go to Skip1
MNOP ; Always executed
MNOP ; Always executed
MNOP ; Always executed
MMOV32 MR1, @RampState      ; Execute if (A) branch not taken
MMOVXI MR2, #RAMPMASK       ; Execute if (A) branch not taken
MOR32 MR1, MR2              ; Execute if (A) branch not taken
MMOV32 @RampState, MR1      ; Execute if (A) branch not taken
MSTOP                       ; end of task if (A) branch not taken
Skip1:
MCMPF32 MR0, #0.01         ; Affects flags for 2nd MBCNDD (B)
MNOP
MNOP
MNOP
MBCNDD Skip2, NEQ          ; (B) If State != 0.01, go to Skip2
MNOP ; Always executed
MNOP ; Always executed
MNOP ; Always executed
MMOV32 MR1, @CoastState     ; Execute if (B) branch not taken
MMOVXI MR2, #COASTMASK      ; Execute if (B) branch not taken
MOR32 MR1, MR2              ; Execute if (B) branch not taken
MMOV32 @CoastState, MR1     ; Execute if (B) branch not taken
MSTOP
Skip2:
MMOV32 MR3, @SteadyState    ; Executed if (B) branch taken
MMOVXI MR2, #STEADYMASK     ; Executed if (B) branch taken
MOR32 MR3, MR2              ; Executed if (B) branch taken
MMOV32 @SteadyState, MR3    ; Executed if (B) branch taken
MSTOP

```

**MBCNDD 16BitDest {, CNDF} (continued)**
**Branch Conditional Delayed**
**Example 2**

```

; This example is the same as Example 1, except
; the code is optimized to take advantage of delay slots
;
; if (State == 0.1)
; RampState = RampState || RAMPMASK
; else if (State == 0.01)
; CoastState = CoastState || COASTMASK
; else
; SteadyState = SteadyState || STEADYMASK
;
_Cla1Task2:
MMOV32 MR0, @State
MCMPPF32 MR0, #0.1           ; Affects flags for 1st MBCNDD (A)
MCMPPF32 MR0, #0.01         ; Check used by 2nd MBCNDD (B)
MTESTTF EQ                   ; Store EQ flag in TF for 2nd MBCNDD (B)
MNOP
MBCNDD Skip1, NEQ            ; (A) If State != 0.1, go to Skip1
MMOV32 MR1, @RampState       ; Always executed
MMOVXI MR2, #RAMPMASK        ; Always executed
MOR32 MR1, MR2               ; Always executed
MMOV32 @RampState, MR1       ; Execute if (A) branch not taken
MSTOP                        ; end of task if (A) branch not taken
Skip1:
MMOV32 MR3, @SteadyState
MMOVXI MR2, #STEADYMASK
MOR32 MR3, MR2
MBCNDD Skip2, NTF            ; (B) if State != .01, go to skip2
MMOV32 MR1, @CoastState      ; Always executed
MMOVXI MR2, #COASTMASK       ; Always executed
MOR32 MR1, MR2               ; Always executed
MMOV32 @CoastState, MR1     ; Execute if (B) branch not taken
MSTOP                        ; end of task if (B) branch not taken
Skip2:
MMOV32 @SteadyState, MR3     ; Executed if (B) branch taken
MSTOP

```

**See also**

[MCCNDD 16BitDest, CNDF](#)  
[MRCNDD CNDF](#)



**MCCNDD 16BitDest {, CNDF}**
**Call Conditional Delayed**
**Operands**

16BitDest	16-bit destination if condition is true
CNDF	Optional condition to be tested

**Opcode**

```
LSW: dest dest dest dest
MSW: 0111 1001 1001 cndf
```

**Description**

If the specified condition is true, then store the return address in the RPC field of MSTF and make the call by adding the signed 16BitDest value to the MPC value. Otherwise, continue code execution without making the call. If the address overflows, the address wraps around. Therefore a value of "0xFFFFE" puts the MPC back to the MCCNDD instruction.

Refer to the Pipeline section for important information regarding this instruction.

```
if (CNDF == TRUE)
{
    RPC = return address;
    MPC += 16BitDest;
};
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Restrictions**

The MCCNDD instruction is not allowed three instructions before or after a MBCNDD, MCCNDD, or MRCNDD instruction. Refer to the Pipeline section for more details.

**Flags**

This instruction does not modify flags in the MSTF register.

**MCCNDD 16BitDest {, CNDF}** (continued)

**Call Conditional Delayed**

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

The MCCNDD instruction alone is a single-cycle instruction. As shown in [Table 7-14](#), 6 instruction slots are executed for each call; 3 before the call instruction (I2-I4) and 3 after the call instruction (I5-I7). The total number of cycles for a call taken or not taken depends on the usage of these slots. That is, the number of cycles depends on how many slots are filled with a MNOP as well as which slots are filled. The effective number of cycles for a call can, therefore, range from 1 to 7 cycles. The number of cycles for a call taken cannot be the same as for a call not taken.

Referring to the following code fragment and the pipeline diagrams in [Table 7-14](#) and [Table 7-15](#), the instructions before and after MCCNDD have the following properties:

- **I1**
  - I1 is the last instruction that can effect the CNDF flags for the MCCNDD instruction. The CNDF flags are tested in the D2 phase of the pipeline. That is, a decision is made whether to branch or not when MCCNDD is in the D2 phase.
  - There are no restrictions on the type of instruction for I1.
- **I2, I3, and I4**
  - The three instructions proceeding MCCNDD can change MSTF flags but have no effect on whether the MCCNDD instruction makes the call or not. This is because the flag modification occurs after the D2 phase of the MCCNDD instruction.
  - These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.
- **I5, I6, and I7**
  - The three instructions following MBCNDD are always executed irrespective of whether the branch is taken or not.
  - These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.

**MCCNDD 16BitDest {, CNDF} (continued)**
**Call Conditional Delayed**

<Instruction 1>	; I1 Last instruction that can affect flags for the MCCNDD operation
<Instruction 2>	; I2 Cannot be stop, branch, call or return
<Instruction 3>	; I3 Cannot be stop, branch, call or return
<Instruction 4>	; I4 Cannot be stop, branch, call or return
MCCNDD _func, NEQ	; Call to func if not equal to zero
	; Three instructions after MCCNDD are always executed whether the call is taken or not
<Instruction 5>	; I5 Cannot be stop, branch, call or return
<Instruction 6>	; I6 Cannot be stop, branch, call or return
<Instruction 7>	; I7 Cannot be stop, branch, call or return
<Instruction 8>	; I8 The address of this instruction is saved in the RPC field of the MSTF register. Upon return this value is loaded into MPC and fetching continues from this point.
<Instruction 9>	; I9
....	
_func:	
<Destination 1>	; d1 Can be any instruction
<Destination 2>	; d2
<Destination 3>	; d3
<Destination 4>	; d4 Last instruction that can affect flags for the MRCNDD operation
<Destination 5>	; d5 Cannot be stop, branch, call or return
<Destination 6>	; d6 Cannot be stop, branch, call or return
<Destination 7>	; d7 Cannot be stop, branch, call or return
MRCNDD UNC	; Return to <Instruction 8>, unconditional
	; Three instructions after MRCNDD are always executed whether the return is taken or not
<Destination 8>	; d8 Cannot be stop, branch, call or return
<Destination 9>	; d9 Cannot be stop, branch, call or return
<Destination 10>	; d10 Cannot be stop, branch, call or return
<Destination 11>	; d11
....	
MSTOP	

**Table 7-14. Pipeline Activity for MCCNDD, Call Not Taken**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1	I1							
I2	I2	I1						
I3	I3	I2	I1					
I4	I4	I3	I2	I1				
MCCNDD	MCCNDD	I4	I3	I2	I1			
I5	I5	MCCNDD	I4	I3	I2	I1		
I6	I6	I5	MCCNDD	I4	I3	I2	I1	
I7	I7	I6	I5	MCCNDD	I4	I3	I2	
I8	I8	I7	I6	I5	-	I4	I3	
I9	I9	I8	I7	I6	I5	-	I4	
I10	I10	I9	I8	I7	I6	I5	-	
etc ....		I10	I9	I8	I7	I6	I5	
....			I10	I9	I8	I7	I6	
....				I10	I9	I8	I7	
....					I10	I9	I8	
						I10	I9	
							I10	

**MCCNDD #16BitDest {, CNDF} (continued)**
**Call Conditional Delayed**
**Table 7-15. Pipeline Activity for MCCNDD, Call Taken**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1	I1							
I2	I2	I1						
I3	I3	I2	I1					
I4	I4	I3	I2	I1				
MCCNDD	MCCNDD	I4	I3	I2	I1			
I5	I5	MCCNDD	I4	I3	I2	I1		
I6	I6	I5	MCCNDD	I4	I3	I2	I1	
I7 <sup>(1)</sup>	I7	I6	I5	MCCNDD	I4	I3	I2	
d1	d1	I7	I6	I5	-	I4	I3	
d2	d2	d1	I7	I6	I5	-	I4	
d3	d3	d2	d1	I7	I6	I5	-	
etc ....		d3	d2	d1	I7	I6	I5	
....			d3	d2	d1	I7	I6	
....				d3	d2	d1	I7	
....					d3	d2	d1	
						d3	d2	
							d3	

(1) The RPC value in the MSTF register points to the instruction following I7 (instruction I8).

**See also**

[MBCNDD #16BitDest, CNDF](#)  
[MMOV32 mem32, MSTF](#)  
[MMOV32 MSTF, mem32](#)  
[MRCNDD CNDF](#)

**MCMP32 MRa, MRb****32-Bit Integer Compare for Equal, Less Than or Greater Than****Operands**

MRa	CLA floating-point source register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1111 0010 0000
```

**Description**

Set ZF and NF flags on the result of MRa - MRb where MRa and MRb are 32-bit integers. For a floating-point compare, refer to [MCMPF32](#).

**Note**

A known hardware issue exists in the MCMP32 instruction. Signed-integer comparisons using MCMP32 alone set the status bits in a way that is not useful for comparison when the difference between the two operands is too large, such as when the inputs have opposite sign and are near the extreme 32-bit signed values. This affects both signed and unsigned integer comparisons.

The compiler (version 18.1.5.LTS or higher) has implemented a workaround for this issue. The compiler checks the upper bits of the operands by performing a floating point comparison before proceeding to do the integer comparison or subtraction.

The compiler flag `--cla_signed_compare_workaround` enables this workaround.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
If(MRa == MRb) {ZF=1; NF=0;}
If(MRa > MRb) {ZF=0; NF=0;}
If(MRa < MRb) {ZF=0; NF=1;}
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Behavior of ZF and NF flags for different comparisons
;
; Given A = (int32)1
;       B = (int32)2
;       C = (int32)-7
;
MMOV32 MR0, @_A ; MR0 = 1 (0x00000001)
MMOV32 MR1, @_B ; MR1 = 2 (0x00000002)
MMOV32 MR2, @_C ; MR2 = -7 (0xFFFFFFFF9)
MCMP32 MR2, MR2 ; NF = 0, ZF = 1
MCMP32 MR0, MR1 ; NF = 1, ZF = 0
MCMP32 MR1, MR0 ; NF = 0, ZF = 0
```

MCMP32 MRa, MRb (continued)

***32-Bit Integer Compare for Equal, Less Than or Greater Than***

---

**See also**

[MADD32 MRa, MRb, MRc](#)  
[MSUB32 MRa, MRb, MRc](#)

## MCMPF32 MRa, MRb

### 32-Bit Floating-Point Compare for Equal, Less Than or Greater Than

#### Operands

MRa	CLA floating-point source register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

#### Opcode

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 0000 0000
```

#### Description

Set ZF and NF flags on the result of MRa - MRb. The MCMPF32 instruction is performed as a logical compare operation. This is possible because of the IEEE format offsetting the exponent. Basically the bigger the binary number, the bigger the floating-point value.

Special cases for inputs:

- Negative zero is treated as positive zero.
- A denormalized value is treated as positive zero.
- Not-a-Number (NaN) is treated as infinity.

#### Flags

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified as follows:

```
If(MRa == MRb) {ZF=1; NF=0;}
If(MRa > MRb) {ZF=0; NF=0;}
If(MRa < MRb) {ZF=0; NF=1;}
```

#### Pipeline

This is a single-cycle instruction.

#### Example

```
; Behavior of ZF and NF flags for different comparisons
MMOVIZ MR1, #-2.0 ; MR1 = -2.0 (0xc0000000)
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MCMPF32 MR1, MR0 ; ZF = 0, NF = 1
MCMPF32 MR0, MR1 ; ZF = 0, NF = 0
MCMPF32 MR0, MR0 ; ZF = 1, NF = 0
```

#### See also

[MCMPF32 MRa, #16FHi](#)  
[MMAXF32 MRa, #16FHi](#)  
[MMAXF32 MRa, MRb](#)  
[MMINF32 MRa, #16FHi](#)  
[MMINF32 MRa, MRb](#)

**MCMPF32 MRa, #16FHi****32-Bit Floating-Point Compare for Equal, Less Than or Greater Than****Operands**

MRa	CLA floating-point source register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 1000 1100 00aa
```

**Description**

Compare the value in MRa with the floating-point value represented by the immediate operand. Set the ZF and NF flags on (MRa - #16FHi:0).

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. This addressing mode is most useful for constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, -1.5 can be represented as #-1.5 or #0xBFC0.

The MCMPF32 instruction is performed as a logical compare operation. This is possible because of the IEEE floating-point format offsets the exponent. Basically the bigger the binary number, the bigger the floating-point value.

Special cases for inputs:

- Negative zero is treated as positive zero.
- Denormalized value is treated as positive zero.
- Not-a-Number (NaN) is treated as infinity.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified as follows:

```
If(MRa == #16FHi:0) {ZF=1, NF=0;}
If(MRa > #16FHi:0) {ZF=0, NF=0;}
If(MRa < #16FHi:0) {ZF=0, NF=1;}
```

**Pipeline**

This is a single-cycle instruction

**Example 1**

```
; Behavior of ZF and NF flags for different comparisons
MMOVIZ MR1, #-2.0 ; MR1 = -2.0 (0xC0000000)
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MCMPF32 MR1, #-2.2 ; ZF = 0, NF = 0
MCMPF32 MR0, #6.5 ; ZF = 0, NF = 1
MCMPF32 MR0, #5.0 ; ZF = 1, NF = 0
```



**MCMPF32 MRa, #16FHi (continued)**
**32-Bit Floating-Point Compare for Equal, Less Than or Greater Than**
**Example 2**

```

; X is an array of 32-bit floating-point values
; and has length elements. Find the maximum value in
; the array and store the value in Result
;
; Note: MCMPF32 and MSWAPF can be replaced with MMAXF32
;
_Cla1Task1:
  MMOV16 MAR1, #_X      ; Start address
  MUI16TOF32 MR0, @_len ; Length of the array
  MNOP                  ; delay for MAR1 load
  MNOP                  ; delay for MAR1 load
  MMOV32 MR1, *MAR1[2]++ ; MR1 = X0
LOOP
  MMOV32 MR2, *MAR1[2]++ ; MR2 = next element
  MCMPF32 MR2, MR1       ; Compare MR2 with MR1
  MSWAPF MR1, MR2, GT    ; MR1 = MAX(MR1, MR2)
  MADD32 MR0, MR0, #-1.0 ; Decrement the counter
  MCMPF32 MR0 #0.0      ; Set/clear flags for MBCNDD
  MNOP
  MNOP
  MNOP
  MBCNDD LOOP, NEQ      ; Branch if not equal to zero
  MMOV32 @_Result, MR1  ; Always executed
  MNOP                  ; Always executed
  MNOP                  ; Always executed
  MSTOP                 ; End of task

```

**See also**

[MMAXF32 MRa, MRb](#)  
[MMAXF32 MRa, #16FHi](#)  
[MMAXF32 MRa, MRb](#)  
[MMINF32 MRa, #16FHi](#)  
[MMINF32 MRa, MRb](#)

**MDEBUGSTOP*****Debug Stop Task*****Operands**

none	This instruction does not have any operands
------	---

**Opcode**

LSW: 0000 0000 0000 0000
MSW: 0111 1111 0110 0000

**Description**

When CLA breakpoints are enabled, the MDEBUGSTOP instruction is used to halt a task so that the task can be debugged. That is, MDEBUGSTOP is the CLA breakpoint. If CLA breakpoints are not enabled, the MDEBUGSTOP instruction behaves like a MNOP. Unlike the MSTOP, the MIRUN flag is not cleared and an interrupt is not issued. A single-step or run operation continues execution of the task.

**Restrictions**

The MDEBUGSTOP instruction cannot be placed 3 instructions before or after a [MBCNDD](#), [MCCNDD](#), or [MRCNDD](#) instruction.

**Flags**

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**See also**

[MSTOP](#)

**MEALLOW**
**Enable CLA Write Access to EALLOW Protected Registers**
**Operands**

none	This instruction does not have any operands
------	---

**Opcode**

LSW: 0000 0000 0000 0000
MSW: 0111 1111 1001 0000

**Description**

This instruction sets the MEALLOW bit in the CLA status register MSTF. When this bit is set, the CLA is allowed write access to EALLOW protected registers. To again protect against CLA writes to protected registers, use the MEDIS instruction.

MEALLOW and MEDIS only control CLA write access; reads are allowed even if MEALLOW has not been executed. MEALLOW and MEDIS are also independent from the main CPU's EALLOW/EDIS. This instruction does not modify the EALLOW bit in the main CPU's status register. The MEALLOW bit in MSTF only controls access for the CLA while the EALLOW bit in the ST1 register only controls access for the main CPU.

As with EALLOW, the MEALLOW bit is overridden using the JTAG port, allowing full control of register accesses during debug from Code Composer Studio.

**Flags**

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```

; C header file including definition of
; the EPwm1Regs structure
;
; The ePWM TZSEL register is EALLOW protected
;
.cdecls C,LIST,"CLAShared.h"
...
_Cla1Task1:
...
MEALLOW                ; Allow CLA write access
MMOV16 @_EPwm1Regs.TZSEL.all, MR3 ; write to TZSEL
MEDIS                  ; Disallow CLA write access
...
...
MSTOP

```

**See also**
[MEDIS](#)

**MEDIS*****Disable CLA Write Access to EALLOW Protected Registers*****Operands**

none	This instruction does not have any operands
------	---

**Opcode**

LSW: 0000 0000 0000 0000
MSW: 0111 1111 1011 0000

**Description**

This instruction clears the MEALLOW bit in the CLA status register MSTF. When this bit is clear, the CLA is not allowed write access to EALLOW-protected registers. To enable CLA writes to protected registers, use the MEALLOW instruction.

MEALLOW and MEDIS only control CLA write access; reads are allowed even if MEALLOW has not been executed. MEALLOW and MEDIS are also independent from the main CPU's EALLOW/EDIS. This instruction does not modify the EALLOW bit in the main CPU's status register. The MEALLOW bit in MSTF only controls access for the CLA while the EALLOW bit in the ST1 register only controls access for the main CPU.

As with EALLOW, the MEALLOW bit is overridden using the JTAG port, allowing full control of register accesses during debug from the Code Composer Studio™ IDE.

**Flags**

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```

; C header file including definition of
; the EPwm1Regs structure
;
; The ePWM TZSEL register is EALLOW protected
;
.cdecls C,LIST,"CLASHared.h"
...
_Cla1Task1:
...
MEALLOW                ; Allow CLA write access
MMOV16 @_EPwm1Regs.TZSEL.all, MR3 ; write to TZSEL
MEDIS                  ; Disallow CLA write access
...
...
MSTOP

```

**See also**

[MEALLOW](#)

**MEINVF32 MRa, MRb****32-Bit Floating-Point Reciprocal Approximation****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1111 0000 0000
```

**Description**

This operation generates an estimate of  $1/X$  in 32-bit floating-point format accurate to approximately 8 bits. This value can be used in a Newton-Raphson algorithm to get a more accurate answer. That is:

```
Ye = Estimate(1/X);
Ye = Ye*(2.0 - Ye*X);
Ye = Ye*(2.0 - Ye*X);
```

After two iterations of the Newton-Raphson algorithm, you get an exact answer accurate to the 32-bit floating-point format. On each iteration, the mantissa bit accuracy approximately doubles. The MEINVF32 operation does not generate a negative zero, DeNorm, or NaN value.

```
MRa = Estimate of 1/MRb;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MEINVF32 generates an underflow condition.
- LVF = 1 if MEINVF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**MEINVF32 MRa, MRb (continued)**
**32-Bit Floating-Point Reciprocal Approximation**
**Example**

```

; Calculate Num/Den using a Newton-Raphson algorithm for 1/Den
; Ye = Estimate(1/X)
; Ye = Ye*(2.0 - Ye*X)
; Ye = Ye*(2.0 - Ye*X)
;
;
;_Cla1Task1:
  MMOV32 MR1, @_Den      ; MR1 = Den
  MEINVF32 MR2, MR1      ; MR2 = Ye = Estimate(1/Den)
  MPPYF32 MR3, MR2, MR1  ; MR3 = Ye*Den
  MSUBF32 MR3, #2.0, MR3 ; MR3 = 2.0 - Ye*Den
  MPPYF32 MR2, MR2, MR3  ; MR2 = Ye = Ye*(2.0 - Ye*Den)
  MPPYF32 MR3, MR2, MR1  ; MR3 = Ye*Den
  || MMOV32 MR0, @_Num    ; MR0 = Num
  MSUBF32 MR3, #2.0, MR3 ; MR3 = 2.0 - Ye*Den
  MPPYF32 MR2, MR2, MR3  ; MR2 = Ye = Ye*(2.0 - Ye*Den)
  || MMOV32 MR1, @_Den    ; Reload Den To Set Sign
  MNEGF32 MR0, MR0, EQ   ; if(Den == 0.0) Change Sign of Num
  MPPYF32 MR0, MR2, MR0  ; MR0 = Y = Ye*Num
  MMOV32 @_Dest, MR0     ; Store result
  MSTOP                  ; end of task

```

**See also**
[MEISQRTF32 MRa, MRb](#)

**MEISQRTF32 MRa, MRb****32-Bit Floating-Point Square-Root Reciprocal Approximation****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 0100 0000
```

**Description**

This operation generates an estimate of  $1/\sqrt{X}$  in 32-bit floating-point format accurate to approximately 8 bits. This value can be used in a Newton-Raphson algorithm to get a more accurate answer. That is:

```
Ye = Estimate(1/sqrt(X));
Ye = Ye*(1.5 - Ye*Ye*X/2.0);
Ye = Ye*(1.5 - Ye*Ye*X/2.0);
```

After 2 iterations of the Newton-Raphson algorithm, you get an exact answer accurate to the 32-bit floating-point format. On each iteration, the mantissa bit accuracy approximately doubles. The MEISQRTF32 operation does not generate a negative zero, DeNorm, or NaN value.

```
MRa = Estimate of 1/sqrt (MRb);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MEISQRTF32 generates an underflow condition.
- LVF = 1 if MEISQRTF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**MEISQRTF32 MRa, MRb (continued)**
**32-Bit Floating-Point Square-Root Reciprocal Approximation**
**Example**

```

; Y = sqrt(X)
; Ye = Estimate(1/sqrt(X));
; Ye = Ye*(1.5 - Ye*Ye*X*0.5)
; Ye = Ye*(1.5 - Ye*Ye*X*0.5)
; Y = X*Ye
;
;
;_Cla1Task3:
MMOV32 MR0, @_x           ; MR0 = X
MEISQRTF32 MR1, MR0       ; MR1 = Ye = Estimate(1/sqrt(X))
MMOV32 MR1, @_x, EQ       ; if(x == 0.0) Ye = 0.0
MMPYF32 MR3, MR0, #0.5    ; MR3 = X*0.5
MMPYF32 MR2, MR1, MR3     ; MR2 = Ye*X*0.5
MMPYF32 MR2, MR1, MR2     ; MR2 = Ye*Ye*X*0.5
MSUBF32 MR2, #1.5, MR2    ; MR2 = 1.5 - Ye*Ye*X*0.5
MMPYF32 MR1, MR1, MR2     ; MR1 = Ye = Ye*(1.5 - Ye*Ye*X*0.5)
MMPYF32 MR2, MR1, MR3     ; MR2 = Ye*X*0.5
MMPYF32 MR2, MR1, MR2     ; MR2 = Ye*Ye*X*0.5
MSUBF32 MR2, #1.5, MR2    ; MR2 = 1.5 - Ye*Ye*X*0.5
MMPYF32 MR1, MR1, MR2     ; MR1 = Ye = Ye*(1.5 - Ye*Ye*X*0.5)
MMPYF32 MR0, MR1, MR0     ; MR0 = Y = Ye*X
MMOV32 @_y, MR0           ; Store Y = sqrt(X)
MSTOP                     ; end of task

```

**See also**
[MEINVF32 MRa, MRb](#)



**MF32TOI16 MRa, MRb****Convert 32-Bit Floating-Point Value to 16-Bit Integer****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 1110 0000
```

**Description**

Convert a 32-bit floating point value in MRb to a 16-bit integer and truncate. The result is stored in MRa.

```
MRa(15:0) = F32TOI16(MRb);
MRa(31:16) = sign extension of MRa(15);
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ    MR0, #5.0 ; MR0      = 5.0 (0x40A00000)
MF32TOI16 MR1, MR0 ; MR1(15:0) = MF32TOI16(MR0) = 0x0005
           ; MR1(31:16) = Sign extension of MR1(15) = 0x0000
MMOVIZ    MR2, #-5.0 ; MR2      = -5.0 (0xC0A00000)
MF32TOI16 MR3, MR2 ; MR3(15:0) = MF32TOI16(MR2) = -5 (0xFFFFB)
           ; MR3(31:16) = Sign extension of MR3(15) = 0xFFFF
```

**See also**

[MF32TOI16R MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MF32TOI16R MRa, MRb****Convert 32-Bit Floating-Point Value to 16-Bit Integer and Round****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 0110 0000
```

**Description**

Convert the 32-bit floating point value in MRb to a 16-bit integer and round to the nearest even value. The result is stored in MRa.

```
MRa(15:0) = F32TOI16round(MRb);
MRa(31:16) = sign extension of MRa(15);
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #0x3FD9 ; MR0(31:16) = 0x3FD9
MMOVXI MR0, #0x999A ; MR0(15:0) = 0x999A
                    ; MR0 = 1.7 (0x3FD9999A)
MF32TOI16R MR1, MR0 ; MR1(15:0) = MF32TOI16round (MR0) = 2 (0x0002)
                    ; MR1(31:16) = Sign extension of MR1(15) = 0x0000
MMOVF32 MR2, #-1.7 ; MR2 = -1.7 (0xBFD9999A)
MF32TOI16R MR3, MR2 ; MR3(15:0) = MF32TOI16round (MR2) = -2 (0xFFFFE)
                    ; MR3(31:16) = Sign extension of MR2(15) = 0xFFFF
```

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MF32TOI32 MRa, MRb****Convert 32-Bit Floating-Point Value to 32-Bit Integer****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 0110 0000
```

**Description**

Convert the 32-bit floating-point value in MRb to a 32-bit integer value and truncate. Store the result in MRa.

```
MRa = F32TOI32(MRb);
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example 1**

```
MMOV32 MR2, #11204005.0 ; MR2 = 11204005.0 (0x4B2AF5A5)
MF32TOI32 MR3, MR2 ; MR3 = MF32TOI32(MR2) = 11204005 (0x00AAF5A5)
MMOV32 MR0, #-11204005.0 ; MR0 = -11204005.0 (0xCB2AF5A5)
MF32TOI32 MR1, MR0 ; MR1 = MF32TOI32(MR0) = -11204005 (0xFF550A5B)
```

**Example 2**

```
; Given X, M and B are IQ24 numbers:
; X = IQ24(+2.5) = 0x02800000
; M = IQ24(+1.5) = 0x01800000
; B = IQ24(-0.5) = 0xFF800000
;
; calculate Y = X * M + B
;
; Convert M, X, and B from IQ24 to float
;
_Cla1Task2:
  MI32TOF32 MR0, @_M ; MR0 = 0x4BC00000
  MI32TOF32 MR1, @_X ; MR1 = 0x4C200000
  MI32TOF32 MR2, @_B ; MR2 = 0xCB000000
  MMPYF32 MR0, MR0, #0x3380 ; M = 1/(1*2^24) * iqm = 1.5 (0x3FC00000)
  MMPYF32 MR1, MR1, #0x3380 ; X = 1/(1*2^24) * iqx = 2.5 (0x40200000)
  MMPYF32 MR2, MR2, #0x3380 ; B = 1/(1*2^24) * iqb = -0.5 (0xBF000000)
  MMPYF32 MR3, MR0, MR1 ; M*X
  MADDF32 MR2, MR2, MR3 ; Y=MX+B = 3.25 (0x40500000)
; Convert Y from float32 to IQ24
  MMPYF32 MR2, MR2, #0x4B80 ; Y * 1*2^24
  MF32TOI32 MR2, MR2 ; IQ24(Y) = 0x03400000
  MMOV32 @_Y, MR2 ; store result
  MSTOP ; end of task
```

MF32TOI32 MRa, MRb (continued)

***Convert 32-Bit Floating-Point Value to 32-Bit Integer***

---

**See also**

[MF32TOUI32 MRa, MRb](#)  
[MI32TOF32 MRa, MRb](#)  
[MI32TOF32 MRa, mem32](#)  
[MUI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, mem32](#)

**MF32TOUI16 MRa, MRb**
**Convert 32-Bit Floating-Point Value to 16-bit Unsigned Integer**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 1010 0000
```

**Description**

Convert the 32-bit floating point value in MRb to an unsigned 16-bit integer value and truncate to zero. The result is stored in MRa. To instead round the integer to the nearest even value, use the MF32TOUI16R instruction.

```
MRa(15:0) = F32TOUI16(MRb);
MRa(31:16) = 0x0000;
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ      MR0, #9.0      ; MR0 = 9.0 (0x41100000)
MF32TOUI16  MR1, MR0      ; MR1(15:0) = MF32TOUI16(MR0) = 9 (0x0009)
              ; MR1(31:16) = 0x0000
MMOVIZ      MR2, #-9.0     ; MR2 = -9.0 (0xc1100000)
MF32TOUI16  MR3, MR2      ; MR3(15:0) = MF32TOUI16(MR2) = 0 (0x0000)
              ; MR3(31:16) = 0x0000
```

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MF32TOUI16R MRa, MRb****Convert 32-Bit Floating-Point Value to 16-bit Unsigned Integer and Round****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 1100 0000
```

**Description**

Convert the 32-bit floating-point value in MRb to an unsigned 16-bit integer and round to the closest even value. The result is stored in MRa. To instead truncate the converted value, use the MF32TOUI16 instruction.

```
MRa(15:0) = MF32TOUI16round(MRb);
MRa(31:16) = 0x0000;
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ      MR0, #0x412C    ; MR0 = 0x412C
MMOVXI      MR0, #0xCCCC    ; MR0 = 0xCCCC ; MR0 = 10.8 (0x412CCCCD)
MF32TOUI16R MR1, MR0        ; MR1(15:0) = MF32TOUI16round(MR0) = 11 (0x000B)
                ; MR1(31:16) = 0x0000
MMOVF32     MR2, #-10.8     ; MR2 = -10.8 (0x0xc12CCCCD)
MF32TOUI16R MR3, MR2        ; MR3(15:0) = MF32TOUI16round(MR2) = 0 (0x0000)
                ; MR3(31:16) = 0x0000
```

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOI16R MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MF32TOUI32 MRa, MRb****Convert 32-Bit Floating-Point Value to 32-Bit Unsigned Integer****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 1010 0000
```

**Description**

Convert the 32-bit floating-point value in MRb to an unsigned 32-bit integer and store the result in MRa.

```
MRa = F32TOUI32(MRb);
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #12.5 ; MR0 = 12.5 (0x41480000)
MF32TOUI32 MR0, MR0 ; MR0 = MF32TOUI32 (MR0) = 12 (0x0000000c)
MMOVIZ MR1, #-6.5 ; MR1 = -6.5 (0xc0d00000)
MF32TOUI32 MR2, MR1 ; MR2 = MF32TOUI32 (MR1) = 0.0 (0x00000000)
```

**See also**

[MF32TOI32 MRa, MRb](#)  
[MI32TOF32 MRa, MRb](#)  
[MI32TOF32 MRa, mem32](#)  
[MUI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, mem32](#)

**MFRACF32 MRa, MRb*****Fractional Portion of a 32-Bit Floating-Point Value*****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 0000 0000
```

**Description**

Returns in MRa the fractional portion of the 32-bit floating-point value in MRb

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR2, #19.625 ; MR2 = 19.625 (0x419D0000)
MFRACF32 MR3, MR2 ; MR3 = MFRACF32(MR2) = 0.625 (0x3F200000)0
```



**MI16TOF32 MRa, MRb****Convert 16-Bit Integer to 32-Bit Floating-Point Value****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 1000 0000
```

**Description**

Convert the 16-bit signed integer in MRb to a 32-bit floating-point value and store the result in MRa.

```
MRa = MI16TOF32(MRb);
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ    MR0, #0x0000    ; MR0(31:16) = 0.0 (0x0000)
MMOVXI    MR0, #0x0004    ; MR0(15:0) = 4.0 (0x0004)
MI16TOF32 MR1, MR0        ; MR1 = MI16TOF32 (MR0) = 4.0 (0x40800000)
MMOVIZ    MR2, #0x0000    ; MR2(31:16) = 0.0 (0x0000)
MMOVXI    MR2, #0xFFFC    ; MR2(15:0) = -4.0 (0xFFFC)
MI16TOF32 MR3, MR2        ; MR3 = MI16TOF32 (MR2) = -4.0 (0xc0800000)
MSTOP
```

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOI16R MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MI16TOF32 MRa, mem16****Convert 16-Bit Integer to 32-Bit Floating-Point Value****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
mem16	16-bit source memory location to be converted

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0101 00aa addr
```

**Description**

Convert the 16-bit signed integer indicated by the mem16 pointer to a 32-bit floating-point value and store the result in MRa.

```
MRa = MI16TOF32[mem16];
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction:

**Example**

```
; Assume A = 4 (0x0004)
; B = -4 (0xFFFC)
MI16TOF32 MR0, @_A ; MR0 = MI16TOF32(A) = 4.0 (0x40800000)
MI16TOF32 MR1, @_B ; MR1 = MI16TOF32(B) = -4.0 (0xc0800000)
```

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOI16R MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MUI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MI32TOF32 MRa, mem32**
**Convert 32-Bit Integer to 32-Bit Floating-Point Value**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
mem32	32-bit memory source for the MMOV32 operation.

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0100 01aa addr
```

**Description**

Convert the 32-bit signed integer indicated by mem32 to a 32-bit floating-point value and store the result in MRa.

```
MRa = MI32TOF32[mem32];
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given X, M and B are IQ24 numbers:
; X = IQ24(+2.5) = 0x02800000
; M = IQ24(+1.5) = 0x01800000
; B = IQ24(-0.5) = 0xFF800000
;
; Calculate Y = X * M + B
;
; Convert M, X, and B from IQ24 to float
;
_Cla1Task3:
  MI32TOF32 MR0, @_M      ; MR0 = 0x4BC00000
  MI32TOF32 MR1, @_X      ; MR1 = 0x4C200000
  MI32TOF32 MR2, @_B      ; MR2 = 0xCB000000
  MMPYF32 MR0, MR0, #0x3380 ; M = 1/(1*2^24) * iqm = 1.5 (0x3FC00000)
  MMPYF32 MR1, MR1, #0x3380 ; X = 1/(1*2^24) * iqx = 2.5 (0x40200000)
  MMPYF32 MR2, MR2, #0x3380 ; B = 1/(1*2^24) * iqb = -.5 (0xBF000000)
  MMPYF32 MR3, MR0, MR1    ; M*X
  MADDF32 MR2, MR2, MR3    ; Y=MX+B = 3.25 (0x40500000)
; Convert Y from float32 to IQ24
  MMPYF32 MR2, MR2, #0x4B80 ; Y * 1*2^24
  MF32TOI32 MR2, MR2        ; IQ24(Y) = 0x03400000
  MMOV32 @_Y, MR2          ; store result
  MSTOP                    ; end of task
```

**See also**

[MF32TOI32 MRa, MRb](#)  
[MF32TOUI32 MRa, MRb](#)  
[MI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, mem32](#)

**MI32TOF32 MRa, MRb****Convert 32-Bit Integer to 32-Bit Floating-Point Value****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 1000 0000
```

**Description**

Convert the signed 32-bit integer in MRb to a 32-bit floating-point value and store the result in MRa.

```
MRa = MI32TOF32(MRb);
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR2, #0x1111 ; MR2(31:16) = 4369 (0x1111)
MMOVXI MR2, #0x1111 ; MR2(15:0) = 4369 (0x1111)
                    ; MR2 = +286331153 (0x11111111)
MI32TOF32 MR3, MR2 ; MR3 = MI32TOF32 (MR2) = 286331153.0 (0x4D888888)
```

**See also**

[MF32TOI32 MRa, MRb](#)  
[MF32TOUI32 MRa, MRb](#)  
[MI32TOF32 MRa, mem32](#)  
[MUI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, mem32](#)

**MLSL32 MRa, #SHIFT****Logical Shift Left****Operands**

MRa	CLA floating-point source/destination register (MR0 to MR3)
#SHIFT	Number of bits to shift (1 to 32)

**Opcode**

```
LSW: 0000 0000 0shi ftaa
MSW: 0111 1011 1100 0000
```

**Description**

Logical shift-left of MRa by the number of bits indicated. The number of bits can be 1 to 32.

```
MARa(31:0) = Logical Shift Left(MARa(31:0) by #SHIFT bits);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; }
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given m2 = (int32)32
; x2 = (int32)64
; b2 = (int32)-128
;
; calculate:
; m2 = m2*2
; x2 = x2*4
; b2 = b2*8
;
_Cla1Task3:
  MMOV32 MR0, @_m2 ; MR0 = 32 (0x00000020)
  MMOV32 MR1, @_x2 ; MR1 = 64 (0x00000040)
  MMOV32 MR2, @_b2 ; MR2 = -128 (0xFFFFF80)
  MLSL32 MR0, #1 ; MR0 = 64 (0x00000040)
  MLSL32 MR1, #2 ; MR1 = 256 (0x00000100)
  MLSL32 MR2, #3 ; MR2 = -1024 (0xFFFFFC00)
  MMOV32 @_m2, MR0 ; Store results
  MMOV32 @_x2, MR1
  MMOV32 @_b2, MR2
  MSTOP ; end of task
```

MLSL32 MRa, #SHIFT (continued)

**Logical Shift Left**

---

**See also**

[MADD32 MRa, MRb, MRc](#)  
[MASR32 MRa, #SHIFT](#)  
[MAND32 MRa, MRb, MRc](#)  
[MLSR32 MRa, #SHIFT](#)  
[MOR32 MRa, MRb, MRc](#)  
[MXOR32 MRa, MRb, MRc](#)  
[MSUB32 MRa, MRb, MRc](#)

**MLSR32 MRa, #SHIFT****Logical Shift Right****Operands**

MRa	CLA floating-point source/destination register (MR0 to MR3)
#SHIFT	Number of bits to shift (1 to 32)

**Opcode**

```
LSW: 0000 0000 0shi ftaa
MSW: 0111 1011 1000 0000
```

**Description**

Logical shift-right of MRa by the number of bits indicated. The number of bits can be 1 to 32. Unlike the arithmetic shift (MASR32), the logical shift does not preserve the number's sign bit. Every bit in the operand is moved the specified number of bit positions, and the vacant bit positions are filled in with zeros.

```
MARa(31:0) = Logical Shift Right(MARa(31:0) by #SHIFT bits);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1;}
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; illustrate the difference between MASR32 and MLSR32
MMOVIZ MR0, #0xAAAA ; MR0 = 0xAAAA5555
MMOVXI MR0, #0x5555
MMOV32 MR1, MR0 ; MR1 = 0xAAAA5555
MMOV32 MR2, MR0 ; MR2 = 0xAAAA5555
MASR32 MR1, #1 ; MR1 = 0xD5552AAA
MLSR32 MR2, #1 ; MR2 = 0x55552AAA
MASR32 MR1, #1 ; MR1 = 0xEAAA9555
MLSR32 MR2, #1 ; MR2 = 0x2AAA9555
MASR32 MR1, #6 ; MR1 = 0xFFAAA555
MLSR32 MR2, #6 ; MR2 = 0x00AAA555
```

**See also**

[MADD32 MRa, MRb, MRc](#)  
[MASR32 MRa, #SHIFT](#)  
[MAND32 MRa, MRb, MRc](#)  
[MLSL32 MRa, #SHIFT](#)  
[MOR32 MRa, MRb, MRc](#)  
[MXOR32 MRa, MRb, MRc](#)  
[MSUB32 MRa, MRb, MRc](#)

**MMACF32 MR3, MR2, MRd, MRe, MRf ||MMOV32 MRa, mem32**
**32-Bit Floating-Point Multiply and Accumulate with Parallel Move**
**Operands**

MR3	floating-point destination/source register MR3 for the add operation
MR2	CLA floating-point source register MR2 for the add operation
MRd	CLA floating-point destination register (MR0 to MR3) for the multiply operation MRd cannot be the same register as MRa
MRe	CLA floating-point source register (MR0 to MR3) for the multiply operation
MRf	CLA floating-point source register (MR0 to MR3) for the multiply operation
MRa	CLA floating-point destination register for the MMOV32 operation (MR0 to MR3). MRa cannot be MR3 or the same register as MRd.
mem32	32-bit source for the MMOV32 operation

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0011 ffee ddaa addr
```

**Description**

Multiply and accumulate the contents of floating-point registers and move from register to memory. The destination register for the MMOV32 cannot be the same as the destination registers for the MMACF32.

```
MR3 = MR3 + MR2;
MRd = MRe * MRf;
MRa = [mem32];
```

**Restrictions**

The destination registers for the MMACF32 and the MMOV32 must be unique. That is, MRa cannot be MR3 and MRa cannot be the same register as MRd.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMACF32 (add or multiply) generates an underflow condition.
- LVF = 1 if MMACF32 (add or multiply) generates an overflow condition.

MMOV32 sets the NF and ZF flags as follows:

```
NF = MRa(31);
ZF = 0;
if(MRa(30:23) == 0) { ZF = 1; NF = 0; }
```

**Pipeline**

MMACF32 and MMOV32 complete in a single cycle.



MMACF32 MR3, MR2, MRd, MRc, MRf ||MMOV32 MRa, mem32 (continued)

### 32-Bit Floating-Point Multiply and Accumulate with Parallel Move

#### Example 1

```

; Perform 5 multiply and accumulate operations:
;
; X and Y are 32-bit floating-point arrays
;
; 1st multiply: A = X0 * Y0
; 2nd multiply: B = X1 * Y1
; 3rd multiply: C = X2 * Y2
; 4th multiply: D = X3 * Y3
; 5th multiply: E = X3 * Y3
;
; Result = A + B + C + D + E
;
_Cla1Task1:
  MMOV16 MAR0, #_X          ; MAR0 points to X array
  MMOV16 MAR1, #_Y          ; MAR1 points to Y array
  MNOP                      ; Delay for MAR0, MAR1 load
  MNOP                      ; Delay for MAR0, MAR1 load
  ; <-- MAR0 valid
  MMOV32 MR0, *MAR0[2]++    ; MR0 = X0, MAR0 += 2
  ; <-- MAR1 valid
  MMOV32 MR1, *MAR1[2]++    ; MR1 = Y0, MAR1 += 2
  MMPYF32 MR2, MR0, MR1     ; MR2 = A = X0 * Y0
  || MMOV32 MR0, *MAR0[2]++  ; In parallel MR0 = X1, MAR0 += 2
  MMOV32 MR1, *MAR1[2]++    ; MR1 = Y1, MAR1 += 2
  MMPYF32 MR3, MR0, MR1     ; MR3 = B = X1 * Y1
  || MMOV32 MR0, *MAR0[2]++  ; In parallel MR0 = X2, MAR0 += 2
  MMOV32 MR1, *MAR1[2]++    ; MR1 = Y2, MAR2 += 2
  MMACF32 MR3, MR2, MR2, MR0, MR1 ; MR3 = A + B, MR2 = C = X2 * Y2
  || MMOV32 MR0, *MAR0[2]++  ; In parallel MR0 = X3
  MMOV32 MR1, *MAR1[2]++    ; MR1 = Y3 M
  MACF32 MR3, MR2, MR2, MR0, MR1 ; MR3 = (A + B) + C, MR2 = D = X3 * Y3
  || MMOV32 MR0, *MAR0
  MMOV32 MR1, *MAR1         ; MR1 = Y4
  MMPYF32 MR2, MR0, MR1     ; MR2 = E = X4 * Y4
  || MADD32 MR3, MR3, MR2    ; in parallel MR3 = (A + B + C) + D
  MADD32 MR3, MR3, MR2     ; MR3 = (A + B + C + D) + E
  MMOV32 @_Result, MR3     ; Store the result
  MSTOP                    ; end of task

```

**MMACF32 MR3, MR2, MRd, MRe, MRf ||MMOV32 MRa, mem32 (continued)**
**32-Bit Floating-Point Multiply and Accumulate with Parallel Move**
**Example 2**

```

; sum = X0*B0 + X1*B1 + X2*B2 + Y1*A1 + Y2*B2
;
;
;   X2 = X1
;   X1 = X0
;   Y2 = Y1 ; Y1 = sum
;
_ClaTask2:
  MMOV32    MR0, @_B2      ; MR0 = B2
  MMOV32    MR1, @_X2      ; MR1 = X2
  MMPYF32   MR2, MR1, MR0  ; MR2 = X2*B2
  || MMOV32 MR0, @_B1      ; MR0 = B1
  MMOV32    MR1, @_X1      ; MR1 = X1, X2 = X1
  MMPYF32   MR3, MR1, MR0  ; MR3 = X1*B1
  || MMOV32 MR0, @_B0      ; MR0 = B0
  MMOV32    MR1, @_X0      ; MR1 = X0, X1 = X0
; MR3 = X1*B1 + X2*B2, MR2 = X0*B0
; MR0 = A2
; MMACF32 MR3, MR2, MR2, MR1, MR0
  || MMOV32 MR0, @_A2 M

  MOV32 MR1, @_Y2          ; MR1 = Y2
; MR3 = X0*B0 + X1*B1 + X2*B2, MR2 = Y2*A2
; MR0 = A1
; MMACF32 MR3, MR2, MR2, MR1, MR0
  || MMOV32 MR0, @_A1
  MMOV32    MR1, @_Y1      ; MR1 = Y1, Y2 = Y1
  MADDF32   MR3, MR3, MR2  ; MR3 = Y2*A2 + X0*B0 + X1*B1 + X2*B2
  || MMPYF32 MR2, MR1, MR0 ; MR2 = Y1*A1
  MADDF32   MR3, MR3, MR2  ; MR3 = Y1*A1 + Y2*A2 + X0*B0 + X1*B1 + X2*B2
  MMOV32    @_Y1, MR3      ; Y1 = MR3
  MSTOP
; end of task

```

**See also**
[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)

## MMAXF32 MRa, MRb

### 32-Bit Floating-Point Maximum

#### Operands

MRa	CLA floating-point source/destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

#### Opcode

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 0010 0000
```

#### Description

```
if(MRa < MRb) MRa = MRb;
```

Special cases for the output from the MMAXF32 operation:

- NaN output is converted to infinity
- A denormalized output is converted to positive zero.

#### Flags

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The ZF and NF flags are configured on the result of the operation, not the result stored in the destination register.

```
if(MRa == MRb) {ZF=1; NF=0;}
if(MRa > MRb) {ZF=0; NF=0;}
if(MRa < MRb) {ZF=0; NF=1;}
```

#### Pipeline

This is a single-cycle instruction.

#### Example 1

```
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MMOVIZ MR1, #-2.0 ; MR1 = -2.0 (0xC0000000)
MMOVIZ MR2, #-1.5 ; MR2 = -1.5 (0xBFC00000)
MMAXF32 MR2, MR1 ; MR2 = -1.5, ZF = NF = 0
MMAXF32 MR1, MR2 ; MR1 = -1.5, ZF = 0, NF = 1
MMAXF32 MR2, MR0 ; MR2 = 5.0, ZF = 0, NF = 1
MAXF32 MR0, MR2 ; MR2 = 5.0, ZF = 1, NF = 0
```

**MMAXF32 MRa, MRb (continued)**
**32-Bit Floating-Point Maximum**
**Example 2**

```

; X is an array of 32-bit floating-point values
; Find the maximum value in an array X
; and store the value in Result
;
;
_Cla1Task1:
  MMOVI16   MAR1, #_X           ; Start address
  MUI16TOF32 MR0, @_len        ; Length of the array
  MNOP      ; delay for MAR1 load
  MNOP      ; delay for MAR1 load
  MMOV32    MR1, *MAR1[2]++    ; MR1 = X0
LOOP
  MMOV32    MR2, *MAR1[2]++    ; MR2 = next element
  MMAXF32   MR1, MR2           ; MR1 = MAX(MR1, MR2)
  MADDF32   MR0, MR0, #-1.0    ; Decrement the counter
  MCMPPF32  MR0 #0.0           ; Set/clear flags for MBCNDD
  MNOP
  MNOP
  MNOP
  MBCNDD    LOOP, NEQ          ; Branch if not equal to zero
  MMOV32    @_Result, MR1     ; Always executed
  MNOP      ; Always executed
  MNOP      ; Always executed
  MSTOP

```

**See also**

[MCMPPF32 MRa, MRb](#)  
[MCMPPF32 MRa, #16FHi](#)  
[MMAXF32 MRa, #16FHi](#)  
[MMINF32 MRa, MRb](#)  
[MMINF32 MRa, #16FHi](#)

**MMAXF32 MRa, #16FHi**
**32-Bit Floating-Point Maximum**
**Operands**

MRa	CLA floating-point source/destination register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 1001 0000 00aa
```

**Description**

Compare MRa with the floating-point value represented by the immediate operand. If the immediate value is larger, then load the value into MRa.

```
if(MRa < #16FHi:0) MRa = #16FHi:0;
```

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. This addressing mode is most useful for constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, -1.5 can be represented as #-1.5 or #0xBFC0.

Special cases for the output from the MMAXF32 operation:

- NaN output is converted to infinity
- A denormalized output is converted to positive zero.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The ZF and NF flags are configured on the result of the operation, not the result stored in the destination register.

```
if(MRa == #16FHi:0) {ZF=1; NF=0;}
if(MRa > #16FHi:0) {ZF=0; NF=0;}
if(MRa < #16FHi:0) {ZF=0; NF=1;}
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MMOVIZ MR1, #4.0 ; MR1 = 4.0 (0x40800000)
MMOVIZ MR2, #-1.5 ; MR2 = -1.5 (0xBFC00000)
MMAXF32 MR0, #5.5 ; MR0 = 5.5, ZF = 0, NF = 1
MMAXF32 MR1, #2.5 ; MR1 = 4.0, ZF = 0, NF = 0
MMAXF32 MR2, #-1.0 ; MR2 = -1.0, ZF = 0, NF = 1
MMAXF32 MR2, #-1.0 ; MR2 = -1.5, ZF = 1, NF = 0
```

MMAXF32 MRa, #16FHi (continued)

***32-Bit Floating-Point Maximum***

---

**See also**

[MMAXF32 MRa, MRb](#)  
[MMINF32 MRa, MRb](#)  
[MMINF32 MRa, #16FHi](#)

**MMINF32 MRa, MRb****32-Bit Floating-Point Minimum****Operands**

MRa	CLA floating-point source/destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 0100 0000
```

**Description**

```
if(MRa > MRb) MRa = MRb;
```

Special cases for the output from the MMINF32 operation:

- NaN output is converted to infinity
- A denormalized output is converted to positive zero.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The ZF and NF flags are configured on the result of the operation, not the result stored in the destination register.

```
if(MRa == MRb) {ZF=1; NF=0;}
if(MRa > MRb) {ZF=0; NF=0;}
if(MRa < MRb) {ZF=0; NF=1;}
```

**Pipeline**

This is a single-cycle instruction.

**Example 1**

```
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MMOVIZ MR1, #4.0 ; MR1 = 4.0 (0x40800000)
MMOVIZ MR2, #-1.5 ; MR2 = -1.5 (0xBF000000)
MMINF32 MR0, MR1 ; MR0 = 4.0, ZF = 0, NF = 0
MMINF32 MR1, MR2 ; MR1 = -1.5, ZF = 0, NF = 0
MMINF32 MR2, MR1 ; MR2 = -1.5, ZF = 1, NF = 0
MMINF32 MR1, MR0 ; MR2 = -1.5, ZF = 0, NF = 1
```

**MMINF32 MRa, MRb (continued)**
**32-Bit Floating-Point Minimum**
**Example 2**

```

;
; X is an array of 32-bit floating-point values
; Find the minimum value in an array X
; and store the value in Result
;
;
_Cla1Task1:
MMOV16   MAR1, #_X           ; Start address
MUI16TOF32 MR0, @_len       ; Length of the array
MNOP                    ; delay for MAR1 load
MNOP                    ; delay for MAR1 load
MMOV32   MR1, *MAR1[2]++    ; MR1 = X0
LOOP
MMOV32   MR2, *MAR1[2]++    ; MR2 = next element
MMINF32  MR1, MR2           ; MR1 = MAX(MR1, MR2)
MADDF32  MR0, MR0, #-1.0    ; Decrement the counter
MCMPPF32 MR0 #0.0          ; Set/clear flags for MBCNDD
MNOP
MNOP
MNOP
MBCNDD   LOOP, NEQ         ; Branch if not equal to zero
MMOV32   @_Result, MR1     ; Always executed
MNOP                    ; Always executed
MNOP                    ; Always executed
MSTOP
; End of task

```

**See also**

[MMAXF32 MRa, MRb](#)  
[MMAXF32 MRa, #16FHi](#)  
[MMINF32 MRa, #16FHi](#)



**MMINF32 MRa, #16FHi****32-Bit Floating-Point Minimum****Operands**

MRa	floating-point source/destination register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 1001 0100 00aa
```

**Description**

Compare MRa with the floating-point value represented by the immediate operand. If the immediate value is smaller, then load the value into MRa.

```
if(MRa > #16FHi:0) MRa = #16FHi:0;
```

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. This addressing mode is most useful for constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, -1.5 can be represented as #-1.5 or #0xBFC0.

Special cases for the output from the MMINF32 operation:

- NaN output is converted to infinity
- A denormalized output is converted to positive zero.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The ZF and NF flags are configured on the result of the operation, not the result stored in the destination register.

```
if(MRa == #16FHi:0) {ZF=1; NF=0;}
if(MRa > #16FHi:0) {ZF=0; NF=0;}
if(MRa < #16FHi:0) {ZF=0; NF=1;}
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MMOVIZ MR1, #4.0 ; MR1 = 4.0 (0x40800000)
MMOVIZ MR2, #-1.5 ; MR2 = -1.5 (0xBFC00000)
MMINF32 MR0, #5.5 ; MR0 = 5.0, ZF = 0, NF = 1
MMINF32 MR1, #2.5 ; MR1 = 2.5, ZF = 0, NF = 0
MMINF32 MR2, #-1.0 ; MR2 = -1.5, ZF = 0, NF = 1
MMINF32 MR2, #-1.5 ; MR2 = -1.5, ZF = 1, NF = 0
```

MMINF32 MRa, #16FHi (continued)

***32-Bit Floating-Point Minimum***

---

**See also**

[MMAXF32 MRa, #16FHi](#)  
[MMAXF32 MRa, MRb](#)  
[MMINF32 MRa, MRb](#)

**MMOV16 MARx, MRa, #16I**
**Load the Auxiliary Register with MRa + 16-bit Immediate Value**
**Operands**

MARx	Auxiliary register MAR0 or MAR1
MRa	CLA Floating-point register (MR0 to MR3)
#16I	16-bit immediate value

**Opcode**

```
LSW: IIII IIII IIII IIII (opcode of MMOV16 MAR0, MRa, #16I)
MSW: 0111 1111 1101 00AA
LSW: IIII IIII IIII IIII (opcode of MMOV16 MAR1, MRa, #16I)
MSW: 0111 1111 1111 00AA
```

**Description**

Load the auxiliary register, MAR0 or MAR1, with MRa(15:0) + 16-bit immediate value. Refer to the Pipeline section for important information regarding this instruction.

```
MARX = MRa(15:0) + #16I;
```

**Flags**

This instruction does not modify flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction. The load of MAR0 or MAR1 occurs in the EXE phase of the pipeline. Any post increment of MAR0 or MAR1 using indirect addressing occurs in the D2 phase of the pipeline. Therefore, the following applies when loading the auxiliary registers:

- **I1 and I2**

The two instructions following MMOV16 use MAR0 or MAR1 before the update occurs. Thus, these two instructions use the old value of MAR0 or MAR1.

- **I3**

Loading of an auxiliary register occurs in the EXE phase while updates due to post-increment addressing occur in the D2 phase. Thus, I3 cannot use the auxiliary register or there is a conflict. In the case of a conflict, the update due to address-mode post increment wins and the auxiliary register is not updated with #\_X.

- **I4**

Starting with the 4th instruction, MAR0 or MAR1 is the new value loaded with MMOV16.

```
; Assume MAR0 is 50, MR0 is 10, and #_X is 20
MMOV16 MAR0, MR0, #_X ; Load MAR0 with address of x (20) + MR0 (10)
<Instruction 1> ; I1 Uses the old value of MAR0 (50)
<Instruction 2> ; I2 Uses the old value of MAR0 (50)
<Instruction 3> ; I3 Cannot use MAR0
<Instruction 4> ; I4 Uses the new value of MAR0 (30)
<Instruction 5> ; I5
```

**MMOV16 MARx, MRa, #16l (continued)**
**Load the Auxiliary Register with MRa + 16-bit Immediate Value**
**Table 7-16. Pipeline Activity for MMOV16 MARx, MRa , #16l**

Instruction	F1	F2	D1	D2	R1	R2	E	W
MMOV16 MAR0, MR0, #_X	MMOV16							
I1	I1	MMOV16						
I2	I2	I1	MMOV16					
I3	I3	I2	I1	MMOV16				
I4	I4	I3	I2	I1	MMOV16			
I5	I5	I4	I3	I2	I1	MMOV16		
I6	I6	I5	I4	I3	I2	I1	MMOV16	

**Example 1**

```

; Calculate an offset into a sin/cos table
;
;_Cla1Task1:
  MMOV32 MR0,@_rad           ; MR0 = rad
  MMOV32 MR1,@_TABLE_SIZEdivTwoPi ; MR1 = TABLE_SIZE/(2*Pi)
  MPPYF32 MR1,MR0,MR1       ; MR1 = rad* TABLE_SIZE/(2*Pi)
|| MMOV32 MR2,@_TABLE_MASK   ; MR2 = TABLE_MASK
  MF32TOI32 MR3,MR1         ; MR3 = K=int(rad*TABLE_SIZE/(2*Pi))
  MAND32 MR3,MR3,MR2       ; MR3 = K & TABLE_MASK
  ML32 MR3,#1              ; MR3 = K * 2
  MMOV16 MAR0,MR3,#_Cos0    ; MAR0 K*2+addr of table.Cos0
  MFRACF32 MR1,MR1         ; I1
  MMOV32 MR0,@_TwoPivTABLE_SIZE ; I2
  MPPYF32 MR1,MR1,MR0      ; I3
|| MMOV32 MR0,@_Coef3
  MMOV32 MR2,*MAR0[#-64]++  ; MR2 = *MAR0, MAR0 += (-64)
  ...
  ...
  MSTOP ; end of task

```

**MMOV16 MARx, MRa, #16l (continued)**
**Load the Auxiliary Register with MRa + 16-bit Immediate Value**
**Example 2**

```

; This task logs the last NUM_DATA_POINTS
; ADCRESULT1 values in the array VoltageCLA
;
; when the last element in the array has been
; filled, the task goes back to the
; the first element.
;
; Before starting the ADC conversions, force
; Task 8 to initialize the ConversionCount to zero
;
; The ADC is set to sample (acquire) for 15 SYSCLK cycles
; or 75ns. After the capacitor has captured the analog
; value, the ADC triggers this task early.
; It takes 10.5 ADCCLKs to complete a conversion,
; the ADCCLK being SYSCLK/4
;   T_sys = 1/200MHz = 5ns
;   T_adc = 4*T_sys = 20ns
; The ADC takes 10.5 * 4 or 42 SYSCLK cycles to complete
; a conversion. The ADC result register can be read on the
; 36th instruction after the task begins.
;
_Cla1Task2:
    .asg      0, N
    .loop
    MNOP
    result
    .eval    N + 1, N
    .break  N = 28
    .endloop
    MMOVZ16  MR0, @_ConversionCount      ;I29 Current Conversion
    MMOV16   MAR1, MR0, #_VoltageCLA     ;I30 Next array location
    MUI16TOF32 MR0, MR0                  ;I31 Convert count to float32
    MADDF32  MR0, MR0, #1.0              ;I32 Add 1 to conversion count
    MCMPPF32 MR0, #NUM_DATA_POINTS.0    ;I33 Compare count to max
    MF32TOUI16 MR0, MR0                  ;I34 Convert count to Uint16
    MNOP
    result
    MMOVZ16  MR2, @_AdcaResultRegs.ADCRESULT1 ;I36 Read ADCRESULT1
    MMOV16   *MAR1, MR2                  ; Store ADCRESULT1
    MBCNDD   _RestartCount, GEQ          ; If count >= NUM_DATA_POINTS
    MMOVIZ   MR1, #0.0                   ; Always executed: MR1=0
    MNOP
    MNOP
    MMOV16   @_ConversionCount, MR0      ; If branch not taken
    MSTOP
    result
    _RestartCount
    MMOV16   @_ConversionCount, MR1      ; If branch taken, restart
    count
    MSTOP
    result
; This task initializes the ConversionCount
; to zero
;
_Cla1Task8:
    MMOVIZ   MR0, #0.0
    MMOV16   @_ConversionCount, MR0
    MSTOP
_Cla1Task8End:

```

**MMOV16 MARx, mem16****Load MAR1 with 16-bit Value****Operands**

MARx	CLA auxiliary register MAR0 or MAR1
mem16	16-bit destination memory accessed using one of the available addressing modes

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm (Opcode for MMOV16 MAR0, mem16)
MSW: 0111 0110 0000 addr
LSW: mmmm mmmm mmmm mmmm (Opcode for MMOV16 MAR1, mem16)
MSW: 0111 0110 0100 addr
```

**Description**

Load MAR0 or MAR1 with the 16-bit value pointed to by mem16. Refer to the Pipeline section for important information regarding this instruction.

```
MAR1 = [mem16];
```

**Flags**

No flags MSTF flags are affected.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction. The load of MAR0 or MAR1 occurs in the EXE phase of the pipeline. Any post increment of MAR0 or MAR1 using indirect addressing occurs in the D2 phase of the pipeline. Therefore, the following applies when loading the auxiliary registers:

- **I1 and I2**

The two instructions following MMOV16 use MAR0 or MAR1 before the update occurs. Thus, these two instructions use the old value of MAR0 or MAR1.

- **I3**

Loading of an auxiliary register occurs in the EXE phase while updates due to post-increment addressing occur in the D2 phase. Thus, I3 cannot use the auxiliary register or there is a conflict. In the case of a conflict, the update due to address-mode post increment, the auxiliary register is not updated with #\_X.

- **I4**

Starting with the 4th instruction, MAR0 or MAR1 is the new value loaded with MMOV16.

```
; Assume MAR0 is 50 and @_X is 20
MMOV16 MAR0, @_X ; Load MAR0 with the contents of x (20)
<Instruction 1> ; I1 Uses the old value of MAR0 (50)
<Instruction 2> ; I2 Uses the old value of MAR0 (50)
<Instruction 3> ; I3 Cannot use MAR0
<Instruction 4> ; I4 Uses the new value of MAR0 (20)
<Instruction 5> ; I5
....
```

**MMOV16 MARx, mem16 (continued)**
**Load MAR1 with 16-bit Value**
**Table 7-17. Pipeline Activity for MMOV16 MAR0/MAR1, mem16**

Instruction	F1	F2	D1	D2	R1	R2	E	W
MMOV16 MAR0, @_X	MMOV16							
I1	I1	MMOV16						
I2	I2	I1	MMOV16					
I3	I3	I2	I1	MMOV16				
I4	I4	I3	I2	I1	MMOV16			
I5	I5	I4	I3	I2	I1	MMOV16		
I6	I6	I5	I4	I3	I2	I1	MMOV16	

**MMOV16 MARx, mem16 (continued)****Load MAR1 with 16-bit Value****Example**

```

; This task logs the last NUM_DATA_POINTS
; ADCRESULT1 values in the array VoltageCLA
;
; when the last element in the array has been
; filled, the task goes back to the
; the first element.
;
; Before starting the ADC conversions, force
; Task 8 to initialize the ConversionCount to zero
;
; The ADC is set to sample (acquire) for 15 SYSCLK cycles
; or 75ns. After the capacitor has captured the analog
; value, the ADC triggers this task early.
; It takes 10.5 ADCCLKs to complete a conversion,
; the ADCCLK being SYSCLK/4
;   T_sys = 1/200MHz = 5ns
;   T_adc = 4*T_sys = 20ns
; The ADC takes 10.5 * 4 or 42 SYSCLK cycles to complete
; a conversion. The ADC result register can be read on the
; 36th instruction after the task begins.
;
;_Cla1Task2:
;   .asg      0, N
;   .loop
;   MNOP
;I1 - I28 wait till I36 to read result
;   .eval    N + 1, N
;   .break   N = 28
;   .endloop
;MMOVZ16   MR0, @_ConversionCount           ;I29 Current Conversion
;MMOV16    MAR1, MR0, #_VoltageCLA          ;I30 Next array location
;MUI16TOF32 MR0, MR0                       ;I31 Convert count to float32
;MADDF32   MR0, MR0, #1.0                  ;I32 Add 1 to conversion count
;MCMPPF32  MR0, #NUM_DATA_POINTS.0        ;I33 Compare count to max
;MF32TOUI16 MR0, MR0                      ;I34 Convert count to Uint16
;MNOP                                           ;I35 wait until I36 to read
result
;MMOVZ16   MR2, @_AdcaResultRegs.ADCRESULT1 ;I36 Read ADCRESULT1
;MMOV16    *MAR1, MR2                      ; Store ADCRESULT1
;MBCNDD    _RestartCount, GEQ              ; If count >= NUM_DATA_POINTS
;MMOVIZ    MR1, #0.0                       ; Always executed: MR1=0
;MNOP
;MNOP
;MMOV16    @_ConversionCount, MR0          ; If branch not taken
;MSTOP                                           ; store current count
;_RestartCount
;MMOV16    @_ConversionCount, MR1          ; If branch taken, restart
count
;MSTOP                                           ; end of task
; This task initializes the ConversionCount
; to zero
;
;_Cla1Task8:
;MMOVIZ    MR0, #0.0
;MMOV16    @_ConversionCount, MR0
;MSTOP
;_Cla1Task8End:

```



**MMOV16 mem16, MARx**
***Move 16-Bit Auxiliary Register Contents to Memory***
**Operands**

mem16	16-bit destination memory accessed using one of the available addressing modes
MARx	CLA auxiliary register MAR0 or MAR1

**Opcode**

```

LSW: mmmm mmmm mmmm mmmm (Opcode for MMOV16 mem16, MAR0)
MSW: 0111 0110 1000 addr
LSW: mmmm mmmm mmmm mmmm (Opcode for MMOV16 mem16, MAR1)
MSW: 0111 0110 1100 addr
  
```

**Description**

Store the contents of MAR0 or MAR1 in the 16-bit memory location pointed to by mem16.

```
[mem16] = MAR0;
```

**Flags**

No flags MSTF flags are affected.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**MMOV16 mem16, MRa*****Move 16-Bit Floating-Point Register Contents to Memory*****Operands**

mem16	16-bit destination memory accessed using one of the available addressing modes
MRa	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0101 11aa addr
```

**Description**

Move 16-bit value from the lower 16-bits of the floating-point register (MRa(15:0)) to the location pointed to by mem16.

```
[mem16] = MRa(15:0);
```

**Flags**

No flags MSTF flags are affected.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

MMOV16 mem16, MRa (continued)

### Move 16-Bit Floating-Point Register Contents to Memory

#### Example

```

; This task logs the last NUM_DATA_POINTS
; ADCRESULT1 values in the array VoltageCLA
;
; when the last element in the array has been
; filled, the task goes back to the
; the first element.
;
; Before starting the ADC conversions, force
; Task 8 to initialize the ConversionCount to zero
;
; The ADC is set to sample (acquire) for 15 SYSCLK cycles
; or 75ns. After the capacitor has captured the analog
; value, the ADC triggers this task early.
; It takes 10.5 ADCCLKs to complete a conversion,
; the ADCCLK being SYSCLK/4
;   T_sys = 1/200MHz = 5ns
;   T_adc = 4*T_sys = 20ns
; The ADC takes 10.5 * 4 or 42 SYSCLK cycles to complete
; a conversion. The ADC result register can be read on the
; 36th instruction after the task begins.
;
_ClalTask2:
    .asg      0, N
    .loop
    MNOP
;I1 - I28 wait till I36 to read result
    .eval    N + 1, N
    .break   N = 28
    .endloop
    MMOVZ16  MR0, @_ConversionCount           ;I29 Current Conversion
    MMOV16   MAR1, MR0, #_VoltageCLA         ;I30 Next array location
    MUI16TOF32 MR0, MR0                       ;I31 Convert count to float32
    MADDF32  MR0, MR0, #1.0                   ;I32 Add 1 to conversion count
    MCMPF32  MR0, #NUM_DATA_POINTS.0         ;I33 Compare count to max
    MF32TOUI16 MR0, MR0                       ;I34 Convert count to Uint16
    MNOP                                          ;I35 wait till I36 to read
result
    MMOVZ16  MR2, @_AdcaResultRegs.ADCRESULT1 ;I36 Read ADCRESULT1
    MMOV16   *MAR1, MR2                       ; Store ADCRESULT1
    MBCNDD   _RestartCount, GEQ               ; If count >= NUM_DATA_POINTS
    MMOVIZ   MR1, #0.0                        ; Always executed: MR1=0
    MNOP
    MNOP
    MMOV16   @_ConversionCount, MR0           ; If branch not taken
    MSTOP                                         ; store current count
_RestartCount
    MMOV16   @_ConversionCount, MR1           ; If branch taken, restart
count
    MSTOP                                         ; end of task
; This task initializes the ConversionCount
; to zero
;
_ClalTask8:
    MMOVIZ   MR0, #0.0
    MMOV16   @_ConversionCount, MR0
    MSTOP
_Clal8End:

```

#### See also

[MMOVIZ MRa, #16FHi](#)  
[MMOVXI MRa, #16FLoHex](#)

**MMOV32 mem32, MRa*****Move 32-Bit Floating-Point Register Contents to Memory*****Operands**

MRa	floating-point register (MR0 to MR3)
mem32	32-bit destination memory accessed using one of the available addressing modes

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0100 11aa addr
```

**Description**

Move from MRa to 32-bit memory location indicated by mem32.

```
[mem32] = MRa;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

No flags affected.

**Pipeline**

This is a single-cycle instruction.

**MMOV32 mem32, MRa (continued)**
**Move 32-Bit Floating-Point Register Contents to Memory**
**Example**

```

; Perform 5 multiply and accumulate operations:
;
; X and Y are 32-bit floating-point arrays;
; 1st multiply: A = X0 * Y0
; 2nd multiply: B = X1 * Y1
; 3rd multiply: C = X2 * Y2
; 4th multiply: D = X3 * Y3
; 5th multiply: E = X3 * Y3;
; Result = A + B + C + D + E
;
_Cla1Task1:
    MMOV16        MAR0, #_X           ; MAR0 points to X array
    MMOV16        MAR1, #_Y         ; MAR1 points to Y array
    MNOP          ; Delay for MAR0, MAR1 load
    MNOP          ; Delay for MAR0, MAR1 load
    ; <-- MAR0 valid
    MMOV32        MR0, *MAR0[2]++   ; MR0 = X0, MAR0 += 2
    ; <-- MAR1 valid
    MMOV32        MR1, *MAR1[2]++   ; MR1 = Y0, MAR1 += 2
    MMPYF32       MR2, MR0, MR1     ; MR2 = A = X0 * Y0
    || MMOV32     MR0, *MAR0[2]++   ; In parallel MR0 = X1, MAR0 += 2
    MMOV32        MR1, *MAR1[2]++   ; MR1 = Y1, MAR1 += 2
    MMPYF32       MR3, MR0, MR1     ; MR3 = B = X1 * Y1
    || MMOV32     MR0, *MAR0[2]++   ; In parallel MR0 = X2, MAR0 += 2
    MMOV32        MR1, *MAR1[2]++   ; MR1 = Y2, MAR2 += 2
    MMACF32       MR3, MR2, MR2, MR0, MR1 ; MR3 = A + B, MR2 = C = X2 * Y2
    || MMOV32     MR0, *MAR0[2]++   ; In parallel MR0 = X3
    MMOV32        MR1, *MAR1[2]++   ; MR1 = Y3
    MMACF32       MR3, MR2, MR2, MR0, MR1 ; MR3 = (A + B) + C, MR2 = D = X3 *
Y3
    || MMOV32     MR0, *MAR0         ; In parallel MR0 = X4
    MMOV32        MR1, *MAR1         ; MR1 = Y4
    MMPYF32       MR2, MR0, MR1     ; MR2 = E = X4 * Y4
    || MADD32     MR3, MR3, MR2     ; in parallel MR3 = (A + B + C) + D
    MADD32        MR3, MR3, MR2     ; MR3 = (A + B + C + D) + E
    MMOV32        @_Result, MR3     ; Store the result MSTOP ; end of task

```

**See also**
[MMOV32 mem32, MSTF](#)

**MMOV32 mem32, MSTF*****Move 32-Bit MSTF Register to Memory*****Operands**

MSTF	Floating-point status register
mem32	32-bit destination memory

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0111 0100 addr
```

**Description**

Copy the CLA floating-point status register, MSTF, to memory.

```
[mem32] = MSTF;
```

**Flags**

This instruction does not modify flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

One of the uses of this instruction is to save off the return PC (RPC) prior to calling a function. The decision to jump to a function is made when the MCCNDD is in the decode2 (D2) phase of the pipeline; the RPC is also updated in this phase. The actual jump occurs 3 cycles later when MCCNDD enters the execution (E) phase. You must save the old RPC before MCCNDD updates in the D2 phase; that is, save MSTF 3 instructions prior to the function call.

**Example**

The following example illustrates the pipeline flow for the context save (of the flags and RPC) prior to a function call. The first column in the comments shows the pipeline stages for the MMOV32 instruction while the second column pertains to the MCCNDD instruction.

```
MMOV32 @_temp, MSTF ; D2 | |
MNOP                ; R1 | F1 | MCCNDD is fetched
MNOP                ; R2 | F2 |
MNOP                ; E  | D1 |
MCCNDD _bar, UNC    ; W  | D2 | old RPC written to memory,
                   ;   |   | RPC updated with MPC+1
MNOP                ;   | R1 |
MNOP                ;   | R2 |
MNOP                ;   | E  | execution branches to _bar
```

**See also**

[MMOV32 mem32, MRa](#)

**MMOV32 MRa, mem32 {, CNDF}**
**Conditional 32-Bit Move**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
mem32	32-bit memory location accessed using one of the available addressing modes
CNDF	Optional condition

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 00cn dfaa addr
```

**Description**

If the condition is true, then move the 32-bit value referenced by mem32 to the floating-point register indicated by MRa.

```
if (CNDF == TRUE) MRa = [mem32];
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

```
if(CNDF == UNCF)
{
  NF = MRa(31);
  ZF = 0;
  if(MRa(30:23) == 0) { ZF = 1; NF = 0; }
}
else No flags modified;
```

**MMOV32 MRa, mem32 {, CNDF} (continued)**
**Conditional 32-Bit Move**


---

**Pipeline**

This is a single-cycle instruction.

**Example**

```

; Given A, B, X, M1 and M2 are 32-bit floating-point numbers
;
; if(A == B) calculate Y = X*M1
; if(A != B) calculate Y = X*M2
;
_Cla1Task5:
    MMOV32    MR0, @_A
    MMOV32    MR1, @_B
    MCMPF32   MR0, MR1
    MMOV32    MR2, @_M1, EQ ; if A == B, MR2 = M1
                                ; Y = M1*X
    MMOV32    MR2, @_M2, NEQ ; if A != B, MR2 = M2
                                ; Y = M2*X

    MMOV32    MR3, @_X
    MMPYF32   MR3, MR2, MR3 ; Calculate Y
    MMOV32    @_Y, MR3      ; Store Y
    MSTOP
; end of task
    
```

**See also**

[MMOV32 MRa, MRb {, CNDF}](#)  
[MMOVD32 MRa, mem32](#)



**MMOV32 MRa, MRb {, CNDF}**
**Conditional 32-Bit Move**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
CNDF	Optional condition

**Opcode**

```
LSW: 0000 0000 cndf bbaa
MSW: 0111 1010 1100 0000
```

**Description**

If the condition is true, then move the 32-bit value in MRb to the floating-point register indicated by MRa.

```
if (CNDF == TRUE) MRa = MRb;
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF, and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

```
if(CNDF == UNCF)
{
  NF = MRa(31); ZF = 0;
  if(MRa(30:23) == 0) {ZF = 1; NF = 0;}
}
else No flags modified;
```

**MMOV32 MRa, MRb {, CNDF} (continued)**
**Conditional 32-Bit Move**


---

**Pipeline**

This is a single-cycle instruction.

**Example**

```

; Given: X = 8.0
;         Y = 7.0
;         A = 2.0
;         B = 5.0
; _ClaTask1
MMOV32 MR3, @_X      ; MR3 = X = 8.0
MMOV32 MR0, @_Y      ; MR0 = Y = 7.0
MMAXF32 MR3, MR0     ; ZF = 0, NF = 0, MR3 = 8.0
MMOV32 MR1, @_A, GT  ; true, MR1 = A = 2.0
MMOV32 MR1, @_B, LT  ; false, does not load MR1
MMOV32 MR2, MR1, GT  ; true, MR2 = MR1 = 2.0
MMOV32 MR2, MR0, LT  ; false, does not load MR2
MSTOP
    
```

**See also**

[MMOV32 MRa, mem32 {,CNDF}](#)

**MMOV32 MSTF, mem32*****Move 32-Bit Value from Memory to the MSTF Register*****Operands**

MSTF	CLA status register
mem32	32-bit source memory location

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0111 0000 addr
```

**Description**

Move from memory to the CLA's status register MSTF. This instruction is most useful when nesting function calls (using MCCNDD).

```
MSTF = [mem32];
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	Yes	Yes	Yes	Yes	Yes

Loading the status register can overwrite all flags and the RPC field. The MEALLOW field is not affected.

**Pipeline**

This is a single-cycle instruction.

**See also**

[MMOV32 mem32, MSTF](#)

**MMOVD32 MRa, mem32****Move 32-Bit Value from Memory with Data Copy****Operands**

MRa	CLA floating-point register (MR0 to MR3)
mem32	32-bit memory location accessed using one of the available addressing modes

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0100 00aa addr
```

**Description**

Move the 32-bit value referenced by mem32 to the floating-point register indicated by MRa.

```
MRa = [mem32];
[mem32+2] = [mem32];
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

```
NF = MRa(31);
ZF = 0;
if(MRa(30:23) == 0){ ZF = 1; NF = 0; }
```

**Pipeline**

This is a single-cycle instruction.

**MMOVD32 MRa, mem32 (continued)**
**Move 32-Bit Value from Memory with Data Copy**
**Example**

```

; sum = X0*B0 + X1*B1 + X2*B2 + Y1*A1 + Y2*B2
;
;
;   X2 = X1
;   X1 = X0
;   Y2 = Y1
;   Y1 = sum
;
;
;_Cla1Task2:
;   MMOV32 MR0, @_B2      ; MR0 = B2
;   MMOV32 MR1, @_X2      ; MR1 = X2
;   MPPYF32 MR2, MR1, MR0 ; MR2 = X2*B2
||  MMOV32 MR0, @_B1      ; MR0 = B1
;   MMOVD32 MR1, @_X1     ; MR1 = X1, X2 = X1
;   MPPYF32 MR3, MR1, MR0 ; MR3 = X1*B1
||  MMOV32 MR0, @_B0      ; MR0 = B0
;   MMOVD32 MR1, @_X0     ; MR1 = X0, X1 = X0
; MR3 = X1*B1 + X2*B2, MR2 = X0*B0
; MR0 = A2
;   MMACF32 MR3, MR2, MR2, MR1, MR0
||  MMOV32 MR0, @_A2

;   MMOV32 MR1, @_Y2      ; MR1 = Y2
; MR3 = X0*B0 + X1*B1 + X2*B2, MR2 = Y2*A2
; MR0 = A1
;   MMACF32 MR3, MR2, MR2, MR1, MR0
||  MMOV32 MR0, @_A1
;   MMOVD32 MR1, @_Y1     ; MR1 = Y1, Y2 = Y1
;   MADD32 MR3, MR3, MR2  ; MR3 = Y2*A2 + X0*B0 + X1*B1 + X2*B2
||  MPPYF32 MR2, MR1, MR0 ; MR2 = Y1*A1
;   MADD32 MR3, MR3, MR2  ; MR3 = Y1*A1 + Y2*A2 + X0*B0 + X1*B1 + X2*B2
;   MMOV32 @_Y1, MR3      ; Y1 = MR3
;   MSTOP                  ; end of task

```

**See also**
[MMOV32 MRa, mem32 {,CNDF}](#)

**MMOVF32 MRa, #32F****Load the 32-Bits of a 32-Bit Floating-Point Register****Operands**

This instruction is an alias for the MMOVIZ and MMOVXI instructions. The second operand is translated by the assembler such that the instruction becomes:

```
MMOVIZ MRa, #16FHiHex MMOVXI MRa, #16FLoHex
```

MRa	CLA floating-point destination register (MR0 to MR3)
#32F	Immediate float value represented in floating-point representation

**Opcode**

```
LSW: IIII IIII IIII IIII (opcode of MMOVIZ MRa, #16FHiHex)
MSW: 0111 1000 0100 00aa
LSW: IIII IIII IIII IIII (opcode of MMOVXI MRa, #16FLoHex)
MSW: 0111 1000 1000 00aa
```

**Description**

This instruction accepts the immediate operand only in floating-point representation. To specify the immediate value as a hex value (IEEE 32-bit floating-point format), use the MOVI32 MRa, #32FHex instruction.

Load the 32-bits of MRa with the immediate float value represented by #32F.

#32F is a float value represented in floating-point representation. The assembler only accepts a float value represented in floating-point representation. That is, 3.0 can only be represented as #3.0 (#0x40400000 results in an error).

```
MRa = #32F;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

Depending on #32F, this instruction takes one or two cycles. If all of the lower 16-bits of the IEEE 32-bit floating-point format of #32F are zeros, then the assembler converts MMOVF32 into only an MMOVIZ instruction. If the lower 16-bits of the IEEE 32-bit floating-point format of #32F are not zeros, then the assembler converts MMOVF32 into MMOVIZ and MMOVXI instructions.

**Example**

```
MMOVF32 MR1, #3.0 ; MR1 = 3.0 (0x40400000)
                  ; Assembler converts this instruction as
                  ; MMOVIZ MR1, #0x4040
MMOVF32 MR2, #0.0 ; MR2 = 0.0 (0x00000000)
                  ; Assembler converts this instruction as
                  ; MMOVIZ MR2, #0x0
MMOVF32 MR3, #12.265 ; MR3 = 12.625 (0x41443D71)
                    ; Assembler converts this instruction as
                    ; MMOVIZ MR3, #0x4144
                    ; MMOVXI MR3, #0x3D71
```

**MMOVF32 MRa, #32F** (continued)

***Load the 32-Bits of a 32-Bit Floating-Point Register***

---

**See also**

[MMOVIZ MRa, #16FHi](#)  
[MMOVXI MRa, #16FLoHex](#)  
[MMOVI32 MRa, #32FHex](#)

**MMOVI16 MARx, #16I****Load the Auxiliary Register with the 16-Bit Immediate Value****Operands**

MARx	Auxiliary register MAR0 or MAR1
#16I	16-bit immediate value

**Opcode**

```
LSW: IIII IIII IIII IIII (opcode of MMOVI16 MAR0, #16I)
MSW: 0111 1111 1100 0000
LSW: IIII IIII IIII IIII (opcode of MMOVI16 MAR1, #16I)
MSW: 0111 1111 1110 0000
```

**Description**

Load the auxiliary register, MAR0 or MAR1, with a 16-bit immediate value. Refer to the Pipeline section for important information regarding this instruction.

```
MARX = #16I;
```

**Flags**

This instruction does not modify flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction. The immediate load of MAR0 or MAR1 occurs in the EXE phase of the pipeline. Any post increment of MAR0 or MAR1 using indirect addressing occurs in the D2 phase of the pipeline. Therefore, the following applies when loading the auxiliary registers:

- **I1 and I2**

The two instructions following MMOVI16 use MAR0 or MAR1 before the update occurs. Thus, these two instructions use the old value of MAR0 or MAR1.

- **I3**

Loading of an auxiliary register occurs in the EXE phase while updates due to post-increment addressing occur in the D2 phase. Thus, I3 cannot use the auxiliary register or there is a conflict. In the case of a conflict, the update due to address-mode post increment, the auxiliary register is not updated with #\_X.

- **I4**

Starting with the 4th instruction, MAR0 or MAR1 is the new value loaded with MMOVI16.

```
; Assume MAR0 is 50 and #_X is 20
MMOVI16 MAR0, #_X          ; Load MAR0 with address of X (20)
<Instruction 1>             ; I1 Uses the old value of MAR0 (50)
<Instruction 2>             ; I2 Uses the old value of MAR0 (50)
<Instruction 3>             ; I3 Cannot use MAR0
<Instruction 4>             ; I4 Uses the new value of MAR0 (20)
<Instruction 5>             ; I5
....
```



**MMOVI16 MARx, #16I (continued)**
***Load the Auxiliary Register with the 16-Bit Immediate Value***
**Table 7-18. Pipeline Activity for MMOVI16 MAR0/MAR1, #16I**

Instruction	F1	F2	D1	D2	R1	R2	E	W
MMOVI16 MAR0, #_X	MMOVI16							
I1	I1	MMOVI16						
I2	I2	I1	MMOVI16					
I3	I3	I2	I1	MMOVI16				
I4	I4	I3	I2	I1	MMOVI16			
I5	I5	I4	I3	I2	I1	MMOVI16		
I6	I6	I5	I4	I3	I2	I1	MMOVI16	

**MMOVI32 MRa, #32FHex****Load the 32-Bits of a 32-Bit Floating-Point Register with the Immediate****Operands**

MRa	Floating-point register (MR0 to MR3)
#32FHex	A 32-bit immediate value that represents an IEEE 32-bit floating-point value.

This instruction is an alias for the MMOVIZ and MMOVXI instructions. The second operand is translated by the assembler such that the instruction becomes:

```
MMOVIZ MRa, #16FHiHex
MMOVXI MRa, #16FLoHex
```

**Opcode**

```
LSW: IIII IIII IIII IIII (opcode of MMOVIZ MRa, #16FHiHex)
MSW: 0111 1000 0100 00aa
LSW: IIII IIII IIII IIII (opcode of MMOVXI MRa, #16FLoHex)
MSW: 0111 1000 1000 00aa
```

**Description**

This instruction only accepts a hex value as the immediate operand. To specify the immediate value with a floating-point representation, use the MMOVF32 MRa, #32F instruction.

Load the 32-bits of MRa with the immediate 32-bit hex value represented by #32FHex.

#32FHex is a 32-bit immediate hex value that represents the IEEE 32-bit floating-point value of a floating-point number. The assembler only accepts a hex immediate value. That is, 3.0 can only be represented as #0x40400000 (#3.0 results in an error).

```
MRa = #32FHex;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

Depending on #32FHex, this instruction takes one or two cycles. If all of the lower 16-bits of #32FHex are zeros, then the assembler converts MOV32 to an MMOVIZ instruction. If the lower 16-bits of #32FHex are not zeros, then the assembler converts MOV32 to MMOVIZ and MMOVXI instructions.

**MMOV132 MRa, #32FHex (continued)**
***Load the 32-Bits of a 32-Bit Floating-Point Register with the Immediate***
**Example**

```

MOVI32 MR1, #0x40400000 ; MR1 = 0x40400000
                        ; Assembler converts this instruction as
                        ; MMOVIZ MR1, #0x4040
MOVI32 MR2, #0x00000000 ; MR2 = 0x00000000
                        ; Assembler converts this instruction as
                        ; MMOVIZ MR2, #0x0
MOVI32 MR3, #0x40004001 ; MR3 = 0x40004001
                        ; Assembler converts this instruction as
                        ; MMOVIZ MR3, #0x4000
                        ; MMOVXI MR3, #0x4001
MOVI32 MR0, #0x00004040 ; MR0 = 0x00004040
                        ; Assembler converts this instruction as
                        ; MMOVIZ MR0, #0x0000
                        ; MMOVXI MR0, #0x4040

```

**See also**

[MMOVIZ MRa, #16FHi](#)  
[MMOVXI MRa, #16FLoHex](#)  
[MMOVF32 MRa, #32F](#)

**MMOVIZ MRa, #16FHi****Load the Upper 16-Bits of a 32-Bit Floating-Point Register****Operands**

MRa	Floating-point register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 1000 0100 00aa
```

**Description**

Load the upper 16-bits of MRa with the immediate value #16FHi and clear the low 16-bits of MRa.

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. The assembler only accepts a decimal or hex immediate value. That is, -1.5 can be represented as #-1.5 or #0xBFC0.

MMOVIZ is useful for loading a floating-point register with a constant in which the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). If a constant requires all 32-bits of a floating-point register to be initialized, then use MMOVIZ along with the MMOVXI instruction.

```
MRa(31:16) = #16FHi;
MRa(15:0) = 0;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Load MR0 and MR1 with -1.5 (0xBFC00000)
MMOVIZ MR0, #0xBFC0 ; MR0 = 0xBFC00000 (1.5)
MMOVIZ MR1, #-1.5 ; MR1 = -1.5 (0xBFC00000)
; Load MR2 with pi = 3.141593 (0x40490FDB)
MMOVIZ MR2, #0x4049 ; MR2 = 0x40490000
MMOVXI MR2, #0x0FDB ; MR2 = 0x40490FDB
```

**See also**

[MMOVF32 MRa, #32F](#)  
[MMOVIZ MRa, #32FHex](#)  
[MMOVXI MRa, #16FLoHex](#)

**MMOVZ16 MRa, mem16**
**Load MRx with 16-Bit Value**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
mem16	16-bit source memory location

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0101 10aa addr
```

**Description**

Move the 16-bit value referenced by mem16 to the floating-point register indicated by MRa.

```
MRa(31:16) = 0;
MRa(15:0) = [mem16];
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = 0;
if (MRa(31:0) == 0) { ZF = 1; }
```

**Pipeline**

This is a single-cycle instruction.

**MMOVXI MRa, #16FLoHex****Move Immediate Value to the Lower 16-Bits of a Floating-Point Register****Operands**

MRa	CLA floating-point register (MR0 to MR3)
#16FLoHex	A 16-bit immediate hex value that represents the lower 16-bits of an IEEE 32-bit floating-point value. The upper 16-bits are not modified.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 1000 1000 00aa
```

**Description**

Load the lower 16-bits of MRa with the immediate value #16FLoHex. #16FLoHex represents the lower 16-bits of an IEEE 32-bit floating-point value. The upper 16-bits of MRa are not modified. MMOVXI can be combined with the MMOVIZ instruction to initialize all 32-bits of a MRa register.

```
MRa(15:0) = #16FLoHex;
MRa(31:16) = Unchanged;
```

**Flags**

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Load MR0 with pi = 3.141593 (0x40490FDB)
MMOVIZ    MR0,#0x4049    ; MR0 = 0x40490000
MMOVXI    MR0,#0x0FDB    ; MR0 = 0x40490FDB
```

**See also**

[MMOVIZ MRa, #16FHi](#)

**MMPYF32 MRa, MRb, MRc**
**32-Bit Floating-Point Multiply**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
MRc	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 00cc bbaa
MSW: 0111 1100 0000 0000
```

**Description**

Multiply the contents of two floating-point registers.

```
MRa = MRb * MRc;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 generates an underflow condition.
- LVF = 1 if MMPYF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Calculate Num/Den using a Newton-Raphson algorithm for 1/Den
; Ye = Estimate(1/X)
; Ye = Ye*(2.0 - Ye*X)
; Ye = Ye*(2.0 - Ye*X)
;
;
;_ClalTask1:
;  MMOV32    MR1, @_Den      ; MR1 = Den
;  MEINVF32  MR2, MR1       ; MR2 = Ye = Estimate(1/Den)
;  MMPYF32   MR3, MR2, MR1  ; MR3 = Ye*Den
;  MSUBF32   MR3, #2.0, MR3 ; MR3 = 2.0 - Ye*Den
;  MMPYF32   MR2, MR2, MR3  ; MR2 = Ye = Ye*(2.0 - Ye*Den)
;  MMPYF32   MR3, MR2, MR1  ; MR3 = Ye*Den
; || MMOV32   MR0, @_Num     ; MR0 = Num
; || MSUBF32  MR3, #2.0, MR3 ; MR3 = 2.0 - Ye*Den
; || MMPYF32  MR2, MR2, MR3  ; MR2 = Ye = Ye*(2.0 - Ye*Den)
; || MMOV32   MR1, @_Den     ; Reload Den To Set Sign
; || MNEGF32  MR0, MR0, EQ   ; if(Den == 0.0) Change Sign Of Num
; || MMPYF32  MR0, MR2, MR0  ; MR0 = Y = Ye*Num
; || MMOV32   @Dest, MR0    ; Store result
; || MSTOP
; ||          ; end of task
```

**See also**

[MMPYF32 MRa, #16FHi, MRb](#)  
[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)  
[MMPYF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)  
[MMPYF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)  
[MMPYF32 MRa, MRb, MRc || MSUBF32 MRd, MRe, MRf](#)  
[MMACF32 MR3, MR2, MRd, MRe, MRf || MMOV32 MRa, mem32](#)

**MMPYF32 MRa, #16FHi, MRb****32-Bit Floating-Point Multiply****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The lower 16-bits of the mantissa are assumed to be all 0.
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 0111 1000 bbaa
```

**Description**

Multiply MRb with the floating-point value represented by the immediate operand. Store the result of the addition in MRa.

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The lower 16-bits of the mantissa are assumed to be all 0. #16FHi is most useful for representing constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, the value -1.5 can be represented as #-1.5 or #0xBFC0.

```
MRa = MRb * #16FHi:0;
```

This instruction can also be written as MMPYF32 MRa, MRb, #16FHi.

**Flags**

This instruction modifies the following flags in the MSTF register:.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 generates an underflow condition.
- LVF = 1 if MMPYF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**Example 1**

```
; Same as example 2 but #16FHi is represented in float
MMOVIZ MR3, #2.0 ; MR3 = 2.0 (0x40000000)
MMPYF32 MR0, #3.0, MR3 ; MR0 = 3.0 * MR3 = 6.0 (0x40c00000)
MMOV32 @_X, MR0 ; Save the result in variable X
```

**Example 2**

```
; Same as example 1 but #16FHi is represented in Hex
MMOVIZ MR3, #2.0 ; MR3 = 2.0 (0x40000000)
MMPYF32 MR0, #0x4040, MR3 ; MR0 = 0x4040 * MR3 = 6.0 (0x40c00000)
MMOV32 @_X, MR0 ; Save the result in variable X
```



**MMPYF32 MRa, #16FHi, MRb (continued)**
**32-Bit Floating-Point Multiply**
**Example 3**

```

; Given X, M, and B are IQ24 numbers:
; X = IQ24(+2.5) = 0x02800000
; M = IQ24(+1.5) = 0x01800000
; B = IQ24(-0.5) = 0xFF800000
;
; Calculate Y = X * M + B
;
;
;_Cla1Task2:
;
; Convert M, X, and B from IQ24 to float
MI32TOF32 MR0, @_M ; MR0 = 0x4BC00000
MI32TOF32 MR1, @_X ; MR1 = 0x4C200000
MI32TOF32 MR2, @_B ; MR2 = 0xCB000000
MMPYF32 MR0, MR0, #0x3380 ; M = 1/(1*2^24) * iqm = 1.5 (0x3FC00000)
MMPYF32 MR1, MR1, #0x3380 ; X = 1/(1*2^24) * iqx = 2.5 (0x40200000)
MMPYF32 MR2, MR2, #0x3380 ; B = 1/(1*2^24) * iqb = -.5 (0xBF000000)
MMPYF32 MR3, MR0, MR1 ; M*X
MADDF32 MR2, MR2, MR3 ; Y=MX+B = 3.25 (0x40500000)
; Convert Y from float32 to IQ24
MMPYF32 MR2, MR2, #0x4B80 ; Y * 1*2^24
MF32TOI32 MR2, MR2 ; IQ24(Y) = 0x03400000
MMOV32 @_Y, MR2 ; store result
MSTOP ; end of task

```

**See also**
[MMPYF32 MRa, MRb, #16FHi](#)
[MMPYF32 MRa, MRb, MRc](#)
[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)

**MMPYF32 MRa, MRb, #16FHi****32-Bit Floating-Point Multiply****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The lower 16-bits of the mantissa are assumed to be all 0.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 0111 1000 bbaa
```

**Description**

Multiply MRb with the floating-point value represented by the immediate operand. Store the result of the addition in MRa.

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. #16FHi is most useful for representing constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, the value -1.5 can be represented as #-1.5 or #0xBFC0.

```
MRa = MRb * #16FHi:0;
```

This instruction can also be written as MMPYF32 MRa, #16FHi, MRb.

**Flags**

This instruction modifies the following flags in the MSTF register:.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 generates an underflow condition.
- LVF = 1 if MMPYF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**Example 1**

```
;Same as example 2 but #16FHi is represented in float
MMOVIZ MR3, #2.0 ; MR3 = 2.0 (0x40000000)
MMPYF32 MR0, MR3, #3.0 ; MR0 = MR3 * 3.0 = 6.0 (0x40C00000)
MMOV32 @_X, MR0 ; Save the result in variable X
```

**Example 2**

```
;Same as example 1 but #16FHi is represented in Hex
MMOVIZ MR3, #2.0 ; MR3 = 2.0 (0x40000000)
MMPYF32 MR0, MR3, #0x4040 ; MR0 = MR3 * 0x4040 = 6.0 (0x40C00000)
MMOV32 @_X, MR0 ; Save the result in variable X
```

**MMPYF32 MRa, MRb, #16FHi (continued)**
**32-Bit Floating-Point Multiply**
**Example 3**

```

; Given X, M, and B are IQ24 numbers:
; X = IQ24(+2.5) = 0x02800000
; M = IQ24(+1.5) = 0x01800000
; B = IQ24(-0.5) = 0xFF800000
;
; Calculate Y = X * M + B
;
;_Cla1Task2:
;
; Convert M, X, and B from IQ24 to float
MI32TOF32 MR0, @_M ; MR0 = 0x4BC00000
MI32TOF32 MR1, @_X ; MR1 = 0x4C200000
MI32TOF32 MR2, @_B ; MR2 = 0xCB000000
MMPYF32 MR0, #0x3380, MR0 ; M = 1/(1*2^24) * iqm = 1.5 (0x3FC00000)
MMPYF32 MR1, #0x3380, MR1 ; X = 1/(1*2^24) * iqx = 2.5 (0x40200000)
MMPYF32 MR2, #0x3380, MR2 ; B = 1/(1*2^24) * iqb = -.5 (0xBF000000)
MMPYF32 MR3, MR0, MR1 ; M*X
MADDF32 MR2, MR2, MR3 ; Y=MX+B = 3.25 (0x40500000)
; Convert Y from float32 to IQ24
MMPYF32 MR2, #0x4B80, MR2 ; Y * 1*2^24
MF32TOI32 MR2, MR2 ; IQ24(Y) = 0x03400000
MMOV32 @_Y, MR2 ; store result
MSTOP ; end of task

```

**See also**

[MMPYF32 MRa, #16FHi, MRb](#)  
[MMPYF32 MRa, MRb, MRc](#)

**MMPYF32 MRa, MRb, MRc||MADDF32 MRd, MRe, MRf**
**32-Bit Floating-Point Multiply with Parallel Add**
**Operands**

MRa	CLA floating-point destination register for MMPYF32 (MR0 to MR3) MRa cannot be the same register as MRd
MRb	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRC	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRd	CLA floating-point destination register for MADDF32 (MR0 to MR3) MRd cannot be the same register as MRa
MRe	CLA floating-point source register for MADDF32 (MR0 to MR3)
MRf	CLA floating-point source register for MADDF32 (MR0 to MR3)

**Opcode**

```
LSW: 0000 ffee ddcc bbaa
MSW: 0111 1010 0000 0000
```

**Description**

Multiply the contents of two floating-point registers with parallel addition of two registers.

```
MRa = MRb * MRC;
MRd = MRe + MRf;
```

**Restrictions**

The destination register for the MMPYF32 and the MADDF32 must be unique. That is, MRa cannot be the same register as MRd.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 or MADDF32 generates an underflow condition.
- LVF = 1 if MMPYF32 or MADDF32 generates an overflow condition.

**Pipeline**

Both MMPYF32 and MADDF32 complete in a single cycle.

MMPYF32 MRa, MRb, MRc || MADD32 MRd, MRe, MRf (continued)

### 32-Bit Floating-Point Multiply with Parallel Add

#### Example

```

; Perform 5 multiply and accumulate operations:
;
; X and Y are 32-bit floating-point arrays
;
; 1st multiply: A = X0 * Y0
; 2nd multiply: B = X1 * Y1
; 3rd multiply: C = X2 * Y2
; 4th multiply: D = X3 * Y3
; 5th multiply: E = X3 * Y3
;
; Result = A + B + C + D + E
;
;_ClalTask1:
  MMOV16    MAR0, #_X          ; MAR0 points to X array
  MMOV16    MAR1, #_Y          ; MAR1 points to Y array
  MNOP      ; Delay for MAR0, MAR1 load
  MNOP      ; Delay for MAR0, MAR1 load
;
; <-- MAR0 valid
  MMOV32    MR0, *MAR0[2]++    ; MR0 = X0, MAR0 += 2
; <-- MAR1 valid
  MMOV32    MR1, *MAR1[2]++    ; MR1 = Y0, MAR1 += 2
  MMPYF32   MR2, MR0, MR1      ; MR2 = A = X0 * Y0
|| MMOV32   MR0, *MAR0[2]++    ; In parallel MR0 = X1, MAR0 += 2
  MMOV32    MR1, *MAR1[2]++    ; MR1 = Y1, MAR1 += 2
  MMPYF32   MR3, MR0, MR1      ; MR3 = B = X1 * Y1
|| MMOV32   MR0, *MAR0[2]++    ; In parallel MR0 = X2, MAR0 += 2
  MMOV32    MR1, *MAR1[2]++    ; MR1 = Y2, MAR2 += 2
  MMACF32   MR3, MR2, MR2, MR0, MR1 ; MR3 = A + B, MR2 = C = X2 * Y2
|| MMOV32   MR0, *MAR0[2]++    ; In parallel MR0 = X3
  MMOV32    MR1, *MAR1[2]++    ; MR1 = Y3
  MMACF32   MR3, MR2, MR2, MR0, MR1 ; MR3 = (A + B) + C, MR2 = D = X3 * Y3
|| MMOV32   MR0, *MAR0
  MMOV32    MR1, *MAR1          ; MR1 = Y4
  MMPYF32   MR2, MR0, MR1      ; MR2 = E = X4 * Y4
|| MADD32   MR3, MR3, MR2      ; in parallel MR3 = (A + B + C) + D

  MADD32    MR3, MR3, MR2      ; MR3 = (A + B + C + D) + E
  MMOV32    @_Result, MR3      ; Store the result
  MSTOP
; end of task

```

#### See also

[MMACF32 MR3, MR2, MRd, MRe, MRf || MMOV32 MRa, mem32](#)

**MMPYF32 MRd, MRe, MRf ||MMOV32 MRa, mem32**
**32-Bit Floating-Point Multiply with Parallel Move**
**Operands**

MRd	CLA floating-point destination register for MMPYF32 (MR0 to MR3) MRd cannot be the same register as MRa
MRe	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRf	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRa	CLA floating-point destination register for MMOV32 (MR0 to MR3) MRa cannot be the same register as MRd
mem32	32-bit memory location accessed using one of the available addressing modes. This is the source of MMOV32.

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0000 ffee ddaa addr
```

**Description**

Multiply the contents of two floating-point registers and load another.

```
MRd = MRe * MRf;
MRa = [mem32];
```

**Restrictions**

The destination register for the MMPYF32 and the MMOV32 must be unique. That is, MRa cannot be the same register as MRd.

**Flags**

This instruction modifies the following flags in the MSTF register..

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 generates an underflow condition.
- LVF = 1 if MMPYF32 generates an overflow condition.

The MMOV32 instruction sets the NF and ZF flags as follows:

```
NF = MRa(31);
ZF = 0;
if(MRa(30:23) == 0) { ZF = 1; NF = 0; }
```

**Pipeline**

Both MMPYF32 and MMOV32 complete in a single cycle.

**Example 1**

```
; Given M1, X1, and B1 are 32-bit floating point
; Calculate Y1 = M1*X1+B1
;
;_ClalTask1:
MMOV32 MR0, @M1 ; Load MR0 with M1
MMOV32 MR1, @X1 ; Load MR1 with X1
MMPYF32 MR1, MR1, MR0 ; Multiply M1*X1
|| MMOV32 MR0, @B1 ; and in parallel load MR0 with B1
MADDF32 MR1, MR1, MR0 ; Add M*X1 to B1 and store in MR1
MMOV32 @Y1, MR1 ; Store the result
MSTOP ; end of task
```

MMPYF32 MRd, MRe, MRf ||MMOV32 MRa, mem32 (continued)

### 32-Bit Floating-Point Multiply with Parallel Move

#### Example 2

```

; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y2 = (A * B)
;
;           Y3 = (A * B) * C
;
;
;_Cla1Task2:
  MMOV32   MR0, @A      ; Load MR0 with A
  MMOV32   MR1, @B      ; Load MR1 with B
  MMPYF32  MR1, MR1, MR0 ; Multiply A*B
|| MMOV32  MR0, @C      ; and in parallel load MR0 with C
  MMPYF32  MR1, MR1, MR0 ; Multiply (A*B) by C
|| MMOV32  @Y2, MR1     ; and in parallel store A*B
  MMOV32   @Y3, MR1     ; Store the result
  MSTOP
; end of task

```

#### See also

[MMPYF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)  
[MMACF32 MR3, MR2, MRd, MRe, MRf || MMOV32 MRa, mem32](#)

**MMPYF32 MRd, MRe, MRf ||MMOV32 mem32, MRa**
**32-Bit Floating-Point Multiply with Parallel Move**
**Operands**

MRd	CLA floating-point destination register for MMPYF32 (MR0 to MR3)
MRe	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRf	CLA floating-point source register for MMPYF32 (MR0 to MR3)
mem32	32-bit memory location accessed using one of the available addressing modes. This is the destination of MMOV32.
MRa	CLA floating-point source register for MMOV32 (MR0 to MR3)

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0100 ffee ddaa addr
```

**Description**

Multiply the contents of two floating-point registers and move from memory to register.

```
MRd = MRe * MRf;
[mem32] = MRa;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 generates an underflow condition.
- LVF = 1 if MMPYF32 generates an overflow condition.

**Pipeline**

MMPYF32 and MMOV32 both complete in a single cycle.

**Example**

```
; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y2 = (A * B)
;           Y3 = (A * B) * C
;
;
_Cla1Task2:
  MMOV32   MR0, @A           ; Load MR0 with A
  MMOV32   MR1, @B           ; Load MR1 with B
  MMPYF32  MR1, MR1, MR0     ; Multiply A*B
|| MMOV32  MR0, @C           ; and in parallel load MR0 with C
  MMPYF32  MR1, MR1, MR0     ; Multiply (A*B) by C
|| MMOV32  @Y2, MR1         ; and in parallel store A*B
  MMOV32  @Y3, MR1         ; Store the result
  MSTOP
```

**See also**

[MMPYF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)  
[MMACF32 MR3, MR2, MRd, MRe, MRf || MMOV32 MRa, mem32](#)



**MMPYF32 MRa, MRb, MRc ||MSUBF32 MRd, MRe, MRf**
**32-Bit Floating-Point Multiply with Parallel Subtract**
**Operands**

MRa	CLA floating-point destination register for MMPYF32 (MR0 to MR3) MRa cannot be the same register as MRd
MRb	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRc	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRd	CLA floating-point destination register for MSUBF32 (MR0 to MR3) MRd cannot be the same register as MRa
MRe	CLA floating-point source register for MSUBF32 (MR0 to MR3)
MRf	CLA floating-point source register for MSUBF32 (MR0 to MR3)

**Opcode**

```
LSW: 0000 ffee ddcc bbaa
MSW: 0111 1010 0100 0000
```

**Description**

Multiply the contents of two floating-point registers with parallel subtraction of two registers.

```
MRa = MRb * MRc;
MRd = MRe - MRf;
```

**Restrictions**

The destination register for the MMPYF32 and the MSUBF32 must be unique. That is, MRa cannot be the same register as MRd.

**Flags**

This instruction modifies the following flags in the MSTF register:.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 or MSUBF32 generates an underflow condition.
- LVF = 1 if MMPYF32 or MSUBF32 generates an overflow condition.

**Pipeline**

MMPYF32 and MSUBF32 both complete in a single cycle.

**Example**

```
; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y2 = (A * B)
;           Y3 = (A - B)
;
;
;_Cla1Task2:
    MMOV32  MR0, @A           ; Load MR0 with A
    MMOV32  MR1, @B           ; Load MR1 with B
    MMPYF32 MR2, MR0, MR1     ; Multiply (A*B)
    || MSUBF32 MR3, MR0, MR1  ; and in parallel sub (A-B)
    MMOV32  @Y2, MR2         ; Store A*B
    MMOV32  @Y3, MR3         ; Store A-B
    MSTOP                               ; end of task
```

MMPYF32 MRa, MRb, MRc || MSUBF32 MRd, MRe, MRf (continued)

***32-Bit Floating-Point Multiply with Parallel Subtract***

---

**See also**

[MSUBF32 MRa, MRb, MRc](#)

[MSUBF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)

[MSUBF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)

**MNEGF32 MRa, MRb{, CNDF}**
**Conditional Negation**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
CNDF	Condition tested

**Opcode**

```
LSW: 0000 0000 cndf bbaa
MSW: 0111 1010 1000 0000
```

**Description**

```
if (CNDF == true) {MRa = - MRb; }
else {MRa = MRb; }
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF, and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

**Pipeline**

This is a single-cycle instruction.

**MNEGF32 MRa, MRb{, CNDF} (continued)**
**Conditional Negation**
**Example 1**

```

; Show the basic operation of MNEGF32
;
;
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MMOVIZ MR1, #4.0 ; MR1 = 4.0 (0x40800000)
MMOVIZ MR2, #-1.5 ; MR2 = -1.5 (0xBFC00000)
MMPYF32 MR3, MR1, MR2 ; MR3 = -6.0
MMPYF32 MR0, MR0, MR1 ; MR0 = 20.0
MMOVIZ MR1, #0.0
MCMPIF32 MR3, MR1 ; NF = 1
MNEGF32 MR3, MR3, LT ; if NF = 1, MR3 = 6.0
MCMPIF32 MR0, MR1 ; NF = 0
MNEGF32 MR0, MR0, GEQ ; if NF = 0, MR0 = -20.0

```

**Example 2**

```

; Calculate Num/Den using a Newton-Raphson algorithm for 1/Den
; Ye = Estimate(1/X)
; Ye = Ye*(2.0 - Ye*X)
; Ye = Ye*(2.0 - Ye*X)
;
;
_Cla1Task1:
MMOV32 MR1, @_Den ; MR1 = Den
MEINVF32 MR2, MR1 ; MR2 = Ye = Estimate(1/Den)
MMPYF32 MR3, MR2, MR1 ; MR3 = Ye*Den
MSUBF32 MR3, #2.0, MR3 ; MR3 = 2.0 - Ye*Den
MMPYF32 MR2, MR2, MR3 ; MR2 = Ye = Ye*(2.0 - Ye*Den)
MMPYF32 MR3, MR2, MR1 ; MR3 = Ye*Den
|| MMOV32 MR0, @_Num ; MR0 = Num
MSUBF32 MR3, #2.0, MR3 ; MR3 = 2.0 - Ye*Den
MMPYF32 MR2, MR2, MR3 ; MR2 = Ye = Ye*(2.0 - Ye*Den)
|| MMOV32 MR1, @_Den ; Reload Den To Set Sign
MNEGF32 MR0, MR0, EQ ; if(Den == 0.0) Change Sign of Num
MMPYF32 MR0, MR2, MR0 ; MR0 = Y = Ye*Num
MMOV32 @_Dest, MR0 ; Store result
MSTOP ; end of task

```

**See also**
[MABSF32 MRa, MRb](#)

**MNOP****No Operation****Operands**

none	This instruction does not have any operands
------	---

**Opcode**

LSW: 0000 0000 0000 0000
MSW: 0111 1111 1010 0000

**Description**

Do nothing. This instruction is used to fill required pipeline delay slots when other instructions are not available to fill the slots.

**Flags**

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```

; X is an array of 32-bit floating-point values
; Find the maximum value in an array x
; and store the value in Result
;
;_Cla1Task1:
    MMOV16    MAR1, #_X          ; Start address
    MUI16TOF32 MR0, @_len      ; Length of the array
    MNOP                      ; delay for MAR1 load
    MNOP                      ; delay for MAR1 load
    MMOV32    MR1, *MAR1[2]++   ; MR1 = x0
LOOP
    MMOV32    MR2, *MAR1[2]++   ; MR2 = next element
    MMAXF32   MR1, MR2          ; MR1 = MAX(MR1, MR2)
    MADD32    MR0, MR0, #-1.0   ; Decrement the counter
    MCMPF32   MR0, #0.0         ; Set/clear flags for MBCNDD
    MNOP                      ; Too late to affect MBCNDD
    MNOP                      ; Too late to affect MBCNDD
    MNOP                      ; Too late to affect MBCNDD
    MBCNDD    LOOP, NEQ         ; Branch if not equal to zero
    MMOV32    @_Result, MR1     ; Always executed
    MNOP                      ; Pad to separate MBCNDD and MSTOP
    MNOP                      ; Pad to separate MBCNDD and MSTOP
    MSTOP

```

**MOR32 MRa, MRb, MRc****Bitwise OR****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
MRc	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 00cc bbaa
MSW: 0111 1100 1000 0000
```

**Description**

Bitwise OR of MRb with MRc.

```
MARa(31:0) = MARb(31:0) OR MRC(31:0);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; }
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #0x5555 ; MR0 = 0x5555AAAA
MMOVXI MR0, #0xAAAA
MMOVIZ MR1, #0x5432 ; MR1 = 0x5432FEDC
MMOVXI MR1, #0xFEDC
; 0101 OR 0101 = 0101 (5)
; 0101 OR 0100 = 0101 (5)
; 0101 OR 0011 = 0111 (7)
; 0101 OR 0010 = 0111 (7)
; 1010 OR 1111 = 1111 (F)
; 1010 OR 1110 = 1110 (E)
; 1010 OR 1101 = 1111 (F)
; 1010 OR 1100 = 1110 (E)
MOR32 MR2, MR1, MR0 ; MR3 = 0x5555FEFE
```

**See also**

[MAND32 MRa, MRb, MRc](#)  
[MXOR32 MRa, MRb, MRc](#)

**MRCNDD {CNDF}****Return Conditional Delayed****Operands**

CNDF	Optional condition
------	--------------------

**Opcode**

LSW: 0000 0000 0000 0000
MSW: 0111 1001 1010 cndf

**Description**

If the specified condition is true, then the RPC field of MSTF is loaded into MPC and fetching continues from that location. Otherwise, program fetches continue without the return.

Refer to the Pipeline section for important information regarding this instruction.

<code>if (CNDF == TRUE) MPC = RPC;</code>
---

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Flags**

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

The MRCNDD instruction is a single-cycle instruction. As shown in [Table 7-19](#), 6 instruction slots are executed for each return; 3 slots before the return instruction (d5-d7) and 3 slots after the return instruction (d8-d10). The total number of cycles for a return taken or not taken depends on the usage of these slots. That is, the number of cycles depends on how many slots are filled with a MNOP as well as which slots are filled. The effective number of cycles for a return can, therefore, range from 1 to 7 cycles. The number of cycles for a return taken cannot be the same as for a return not taken.

## MRCNDD {CNDF} (continued)

### Return Conditional Delayed

Referring to the following code fragment and the pipeline diagrams in [Table 7-19](#) and [Table 7-20](#), the instructions before and after MRCNDD have the following properties:

```

;
;
<Instruction 1> ; I1 Last instruction that can affect flags for
; the MCCNDD operation
<Instruction 2> ; I2 Cannot be stop, branch, call or return
<Instruction 3> ; I3 Cannot be stop, branch, call or return
<Instruction 4> ; I4 Cannot be stop, branch, call or return
MCCNDD _func, NEQ ; Call to func if not equal to zero
; Three instructions after MCCNDD are always
; executed whether the call is taken or not
<Instruction 5> ; I5 Cannot be stop, branch, call or return
<Instruction 6> ; I6 Cannot be stop, branch, call or return
<Instruction 7> ; I7 Cannot be stop, branch, call or return
<Instruction 8> ; I8 The address of this instruction is saved
; in the RPC field of the MSTF register.
; Upon return this value is loaded into MPC
; and fetching continues from this point.
<Instruction 9> ; I9
<Instruction 10> ; I10
....
....
_func:
<Destination 1> ; d1 Can be any instruction
<Destination 2> ; d2
<Destination 3> ; d3
<Destination 4> ; d4 Last instruction that can affect flags for
; the MRCNDD operation
<Destination 5> ; d5 Cannot be stop, branch, call or return
<Destination 6> ; d6 Cannot be stop, branch, call or return
<Destination 7> ; d7 Cannot be stop, branch, call or return
MRCNDD NEQ ; Return to <Instruction 8> if not equal to zero
; Three instructions after MRCNDD are always
; executed whether the return is taken or not
<Destination 8> ; d8 Cannot be stop, branch, call or return
<Destination 9> ; d9 Cannot be stop, branch, call or return
<Destination 10> ; d10 Cannot be stop, branch, call or return
<Destination 11> ; d11
<Destination 12> ; d12
....
....
MSTOP
....

```

- **d4**
  - d4 is the last instruction that can effect the CNDF flags for the MRCNDD instruction. The CNDF flags are tested in the D2 phase of the pipeline. That is, a decision is made whether to return or not when MRCNDD is in the D2 phase.
  - There are no restrictions on the type of instruction for d4.
- **d5, d6, and d7**
  - The three instructions proceeding MRCNDD can change MSTF flags but have no effect on whether the MRCNDD instruction makes the return or not. This is because the flag modification occurs after the D2 phase of the MRCNDD instruction.
  - These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.
- **d8, d9, and d10**
  - The three instructions following MRCNDD are always executed irrespective of whether the return is taken or not.
  - These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.



**MRCNDD {CNDF} (continued)**
**Return Conditional Delayed**
**Table 7-19. Pipeline Activity for MRCNDD, Return Not Taken**

Instruction	F1	F2	D1	D2	R1	R2	E	W
d4	d4	d3	d2	d1	l7	l6	l5	
d5	d5	d4	d3	d2	d1	l7	l6	
d6	d6	d5	d4	d3	d2	d1	i7	
d7	d7	d6	d5	d4	d3	d2	d1	
MRCNDD	MRCNDD	d7	d6	d5	d4	d3	d2	
d8	d8	MRCNDD	d7	d6	d5	d4	d3	
d9	d9	d8	MRCNDD	d7	d6	d5	d4	
d10	d10	d9	d8	MRCNDD	d7	d6	d5	
d11	d11	d10	d9	d8	-	d7	d6	
d12	d12	d11	d10	d9	d8	-	d7	
etc....	....	d12	d11	d10	d9	d8	-	
....	....	....	d12	d11	d10	d9	d8	
....	....	....	....	d12	d11	d10	d9	
					d12	d11	d10	
						d12	d11	
							d12	

**Table 7-20. Pipeline Activity for MRCNDD, Return Taken**

Instruction	F1	F2	D1	D2	R1	R2	E	W
d4	d4	d3	d2	d1	l7	l6	l5	
d5	d5	d4	d3	d2	d1	l7	l6	
d6	d6	d5	d4	d3	d2	d1	i7	
d7	d7	d6	d5	d4	d3	d2	d1	
MRCNDD	MRCNDD	d7	d6	d5	d4	d3	d2	
d8	d8	MRCNDD	d7	d6	d5	d4	d3	
d9	d9	d8	MRCNDD	d7	d6	d5	d4	
d10	d10	d9	d8	MRCNDD	d7	d6	d5	
l8	l8	d10	d9	d8	-	d7	d6	
l9	l9	l8	d10	d9	d8	-	d7	
l10	l10	l9	l8	d10	d9	d8	-	
etc....	....	l10	l9	l8	d10	d9	d8	
....	....		l10	l9	l8	d10	d9	
....	....			l10	l9	l8	d10	
					l10	l9	l8	
						l10	l9	
							l10	

**See also**

[MBCNDD #16BitDest, CNDF](#)  
[MCCNDD 16BitDest, CNDF](#)  
[MMOV32 mem32, MSTF](#)  
[MMOV32 MSTF, mem32](#)

**MSETFLG FLAG, VALUE*****Set or Clear Selected Floating-Point Status Flags*****Operands**

FLAG	8-bit mask indicating which floating-point status flags to change.
VALUE	8-bit mask indicating the flag value: 0 or 1.

**Opcode**

```
LSW: FFFF FFFF VVVV VVVV
MSW: 0111 1001 1100 0000
```

**Description**

The MSETFLG instruction is used to set or clear selected floating-point status flags in the MSTF register. The FLAG field is an 11-bit value that indicates which flags are changed. That is, if a FLAG bit is set to 1, that flag is changed; all other flags are not modified. The bit mapping of the FLAG field is:

9	8	7	6	5	4	3	2	1	0
RNDF 32	Reserved		TF	Reserved		ZF	NF	LUF	LVF

The VALUE field indicates the value the flag can be set to: 0 or 1.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	Yes	Yes	Yes	Yes	Yes

Any flag can be modified by this instruction. The MEALLOW and RPC fields cannot be modified with this instruction.

**Pipeline**

This is a single-cycle instruction.

**Example**

To make it easier and legible, the assembler accepts a FLAG=VALUE syntax for the MSETFLG operation as:

```
MSETFLG RNDF32=0, TF=0, NF=1; FLAG = 11000100; VALUE = 00XXX1XX;
```

**See also**

[MMOV32 mem32, MSTF](#)  
[MMOV32 MSTF, mem32](#)

## MSTOP

### Stop Task

#### Operands

none	This instruction does not have any operands
------	---

#### Opcode

LSW: 0000 0000 0000 0000
MSW: 0111 1111 1000 0000

#### Description

The MSTOP instruction must be placed to indicate the end of each task. In addition, placing MSTOP in unused memory locations within the CLA program RAM can be useful for debugging and preventing run away CLA code. When MSTOP enters the D2 phase of the pipeline, the MIRUN flag for the task is cleared and the associated interrupt is flagged in the PIE vector table.

There are three special cases that can occur when single-stepping a task such that the MPC reaches the MSTOP instruction.

1. If you are single-stepping or halted in "task A" and "task B" comes in before the MPC reaches the MSTOP, then "task B" starts if you continue to step through the MSTOP instruction. Basically, if "task B" is pending before the MPC reaches MSTOP in "task A" then there is no issue in "task B" starting and no special action is required.
2. In this case, you have single-stepped or halted in "task A" and the MPC has reached the MSTOP with no tasks pending. If "task B" comes in at this point, "task B" is flagged in the MIFR register but "task B" can or cannot start if you continue to single-step through the MSTOP instruction of "task A". It depends on exactly when the new task comes in. To reliably start "task B", perform a soft reset and reconfigure the MIER bits. Once this is done, you can start single-stepping "task B".
3. Case 2 can be handled slightly differently if there is control over when "task B" comes in (for example using the IACK instruction to start the task). In this case you have single-stepped or halted in "task A" and the MPC has reached the MSTOP with no tasks pending. Before forcing "task B", run free to force the CLA out of the debug state. Once this is done you can force "task B" and continue debugging.

#### Restrictions

The MSTOP instruction cannot be placed 3 instructions before or after a [MBCNDD](#), [MCCNDD](#), or [MRCNDD](#) instruction.

#### Flags

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**MSTOP (continued)**
**Stop Task**
**Pipeline**

This is a single-cycle instruction. [Table 7-21](#) shows the pipeline behavior of the MSTOP instruction. The MSTOP instruction cannot be placed with 3 instructions of a [MBCNDD](#), [MCCNDD](#), or [MRCNDD](#) instruction.

**Table 7-21. Pipeline Activity for MSTOP**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1	I1							
I2	I2	I1						
I3	I3	I2	I1					
MSTOP	MSTOP	I3	I2	I1				
I4	I4	MSTOP	I3	I2	I1			
I5	I5	I4	MSTOP	I3	I2	I1		
I6	I6	I5	I4	MSTOP	I3	I2	I1	
New Task Arbitrated and Prioritized	-	-	-	-	-	I3	I2	
New Task Arbitrated and Prioritized	-	-	-	-	-	-	I3	
I1	I1	-	-	-	-	-	-	-
I2	I2	I1	-	-	-	-	-	-
I3	I3	I2	I1	-	-	-	-	-
I4	I4	I3	I2	I1	-	-	-	-
I5	I5	I4	I3	I2	I1	-	-	-
I6	I6	I5	I4	I3	I2	I1	-	-
I7	I7	I6	I5	I4	I3	I2	I1	-
....								

**Example**

```

; Given A = (int32)1
; B = (int32)2
; C = (int32)-7
;
; Calculate y2 = A - B - C
_Cla1Task3:
    MMOV32    MR0, @_A      ; MR0 = 1 (0x00000001)
    MMOV32    MR1, @_B      ; MR1 = 2 (0x00000002)
    MMOV32    MR2, @_C      ; MR2 = -7 (0xFFFFFFFF9)
    MSUB32    MR3, MR0, MR1 ; A + B
    MSUB32    MR3, MR3, MR2 ; A + B + C = 6 (0x00000006)
    MMOV32    @_y2, MR3     ; Store y2
    MSTOP
    ; End of task
    
```

**See also**
[MDEBUGSTOP](#)

**MSUB32 MRa, MRb, MRc**
**32-Bit Integer Subtraction**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point destination register (MR0 to MR3)
MRc	CLA floating-point destination register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 00cc bbaa
MSW: 0111 1100 1110 0000
```

**Description**

32-bit integer addition of MRb and MRc.

```
MARa(31:0) = MARb(31:0) - MRC(31:0);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified as follows:

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; }
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given A = (int32)1
;         B = (int32)2
;         C = (int32)-7
;
;
; Calculate Y2 = A - B - C
;
_Cla1Task3:
  MMOV32 MR0, @_A      ; MR0 = 1 (0x00000001)
  MMOV32 MR1, @_B      ; MR1 = 2 (0x00000002)
  MMOV32 MR2, @_C      ; MR2 = -7 (0xFFFFFFFF9)
  MSUB32 MR3, MR0, MR1 ; A + B
  MSUB32 MR3, MR3, MR2 ; A + B + C = 6 (0x00000006)
  MMOV32 @_y2, MR3     ; Store y2
  MSTOP                ; End of task
```

**See also**

[MADD32 MRa, MRb, MRc](#)  
[MAND32 MRa, MRb, MRc](#)  
[MASR32 MRa, #SHIFT](#)  
[MLSL32 MRa, #SHIFT](#)  
[MLSR32 MRa, #SHIFT](#)  
[MOR32 MRa, MRb, MRc](#)  
[MXOR32 MRa, MRb, MRc](#)

**MSUBF32 MRa, MRb, MRc****32-Bit Floating-Point Subtraction****Operands**

MRa	CLA floating-point destination register (MR0 to R1)
MRb	CLA floating-point source register (MR0 to R1)
MRc	CLA floating-point source register (MR0 to R1)

**Opcode**

```
LSW: 0000 0000 00cc bbaa
MSW: 0111 1100 0100 0000
```

**Description**

Subtract the contents of two floating-point registers

```
MRa = MRb - MRc;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MSUBF32 generates an underflow condition.
- LVF = 1 if MSUBF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y2 = A + B - C
;
;
_Cla1Task5:
  MMOV32  MR0, @_A      ; Load MR0 with A
  MMOV32  MR1, @_B      ; Load MR1 with B
  MADD32  MR0, MR1, MR0 ; Add A + B
  || MMOV32 MR1, @_C      ; and in parallel load C
  MSUBF32 MR0, MR0, MR1 ; Subtract C from (A + B)
  MMOV32  @Y, MR0      ; (A+B) - C
  MSTOP
```

**See also**

[MSUBF32 MRa, #16FHi, MRb](#)  
[MSUBF32 MRd, MRc, MRf || MMOV32 MRa, mem32](#)  
[MSUBF32 MRd, MRc, MRf || MMOV32 mem32, MRa](#)  
[MMPYF32 MRa, MRb, MRc || MSUBF32 MRd, MRc, MRf](#)

**MSUBF32 MRa, #16FHi, MRb**
**32-Bit Floating-Point Subtraction**
**Operands**

MRa	CLA floating-point destination register (MR0 to R1)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The lower 16-bits of the mantissa are assumed to be all 0.
MRb	CLA floating-point source register (MR0 to R1)

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 1000 0000 baaa
```

**Description**

Subtract MRb from the floating-point value represented by the immediate operand. Store the result of the addition in MRa.

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The lower 16-bits of the mantissa are assumed to be all 0. #16FHi is most useful for representing constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, the value -1.5 can be represented as #-1.5 or #0xBFC0.

```
MRa = #16FHi:0 - MRb;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MSUBF32 generates an underflow condition.
- LVF = 1 if MSUBF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**MSUBF32 MRa, #16FHi, MRb (continued)**
**32-Bit Floating-Point Subtraction**
**Example**

```

; Y = sqrt(X)
; Ye = Estimate(1/sqrt(X));
; Ye = Ye*(1.5 - Ye*Ye*X*0.5)
; Ye = Ye*(1.5 - Ye*Ye*X*0.5)
; Y = X*Ye
;
_Cla1Task3:
  MMOV32      MR0, @_x          ; MR0 = X
  MEISQRTF32 MR1, MR0          ; MR1 = Ye = Estimate(1/sqrt(X))
  MMOV32      MR1, @_x, EQ      ; if(X == 0.0) Ye = 0.0
  MMPYF32     MR3, MR0, #0.5    ; MR3 = X*0.5
  MMPYF32     MR2, MR1, MR3     ; MR2 = Ye*X*0.5
  MMPYF32     MR2, MR1, MR2     ; MR2 = Ye*Ye*X*0.5
  MSUBF32     MR2, #1.5, MR2    ; MR2 = 1.5 - Ye*Ye*X*0.5
  MMPYF32     MR1, MR1, MR2     ; MR1 = Ye = Ye*(1.5 - Ye*Ye*X*0.5)
  MMPYF32     MR2, MR1, MR3     ; MR2 = Ye*X*0.5
  MMPYF32     MR2, MR1, MR2     ; MR2 = Ye*Ye*X*0.5
  MSUBF32     MR2, #1.5, MR2    ; MR2 = 1.5 - Ye*Ye*X*0.5
  MMPYF32     MR1, MR1, MR2     ; MR1 = Ye = Ye*(1.5 - Ye*Ye*X*0.5)
  MMPYF32     MR0, MR1, MR0     ; MR0 = Y = Ye*X
  MMOV32      @_y, MR0         ; Store Y = sqrt(X)
  MSTOP
; end of task

```

**See also**

[MSUBF32 MRa, MRb, MRc](#)  
[MSUBF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)  
[MSUBF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)  
[MMPYF32 MRa, MRb, MRc || MSUBF32 MRd, MRe, MRf](#)



**MSUBF32 MRd, MRe, MRf ||MMOV32 MRa, mem32**
**32-Bit Floating-Point Subtraction with Parallel Move**
**Operands**

MRd	CLA floating-point destination register (MR0 to MR3) for the MSUBF32 operation MRd cannot be the same register as MRa
MRe	CLA floating-point source register (MR0 to MR3) for the MSUBF32 operation
MRf	CLA floating-point source register (MR0 to MR3) for the MSUBF32 operation
MRa	CLA floating-point destination register (MR0 to MR3) for the MMOV32 operation MRa cannot be the same register as MRd
mem32	32-bit memory location accessed using one of the available addressing modes. Source for the MMOV32 operation.

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0010 ffee ddaa addr
```

**Description**

Subtract the contents of two floating-point registers and move from memory to a floating-point register.

```
MRd = MRe - MRf;
MRa = [mem32];
```

**Restrictions**

The destination register for the MSUBF32 and the MMOV32 must be unique. That is, MRa cannot be the same register as MRd.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MSUBF32 generates an underflow condition.
- LVF = 1 if MSUBF32 generates an overflow condition.

The MMOV32 instruction sets the NF and ZF flags.

**Pipeline**

Both MSUBF32 and MMOV32 complete in a single cycle.

**Example**

```
NF = MRa(31);
ZF = 0;
if(MRa(30:23) == 0) { ZF = 1; NF = 0; }
```

**See also**

[MSUBF32 MRa, MRb, MRc](#)  
[MSUBF32 MRa, #16FHi, MRb](#)  
[MMPYF32 MRa, MRb, MRc || MSUBF32 MRd, MRe, MRf](#)

**MSUBF32 MRd, MRe, MRf ||MMOV32 mem32, MRa**
**32-Bit Floating-Point Subtraction with Parallel Move**
**Operands**

MRd	CLA floating-point destination register (MR0 to MR3) for the MSUBF32 operation
MRe	CLA floating-point source register (MR0 to MR3) for the MSUBF32 operation
MRf	CLA floating-point source register (MR0 to MR3) for the MSUBF32 operation
mem32	32-bit destination memory location for the MMOV32 operation
MRa	CLA floating-point source register (MR0 to MR3) for the MMOV32 operation

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0110 ffee ddaa addr
```

**Description**

Subtract the contents of two floating-point registers and move from a floating-point register to memory.

```
MRd = MRe - MRf;
[mem32] = MRa;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MSUBF32 generates an underflow condition.
- LVF = 1 if MSUBF32 generates an overflow condition.

**Pipeline**

Both MSUBF32 and MMOV32 complete in a single cycle.

**See also**

[MSUBF32 MRa, MRb, MRc](#)  
[MSUBF32 MRa, #16FHi, MRb](#)  
[MSUBF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)  
[MMPYF32 MRa, MRb, MRc || MSUBF32 MRd, MRe, MRf](#)

**MSWAPF MRa, MRb {, CNDF}**
**Conditional Swap**
**Operands**

MRa	CLA floating-point register (MR0 to MR3)
MRb	CLA floating-point register (MR0 to MR3)
CNDF	Optional condition tested based on the MSTF flags

**Opcode**

```
LSW: 0000 0000 CNDF bbaa
MSW: 0111 1011 0000 0000
```

**Description**

Conditional swap of MRa and MRb.

```
if (CNDF == true) swap MRa and MRb;
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

No flags affected

**Pipeline**

This is a single-cycle instruction.

**MSWAPF MRa, MRb {, CNDF} (continued)**
**Conditional Swap**
**Example**

```

; X is an array of 32-bit floating-point values
; and has length elements. Find the maximum value in
; the array and store the value in Result
;
; Note: MCMPPF32 and MSWAPF can be replaced by MMAXF32
;
_Cla1Task1:
  MMOV16    MAR1, #_X          ; Start address
  MUI16TOF32 MR0, @_len       ; Length of the array
  MNOP      ; delay for MAR1 load
  MNOP      ; delay for MAR1 load
  MMOV32    MR1, *MAR1[2]++   ; MR1 = X0
LOOP
  MMOV32    MR2, *MAR1[2]++   ; MR2 = next element
  MCMPPF32  MR2, MR1          ; Compare MR2 with MR1
  MSWAPF    MR1, MR2, GT      ; MR1 = MAX(MR1, MR2)
  MADD32    MR0, MR0, #-1.0    ; Decrement the counter
  MCMPPF32  MR0 #0.0          ; Set/clear flags for MBCNDD
  MNOP
  MNOP
  MNOP
  MBCNDD    LOOP, NEQ         ; Branch if not equal to zero
  MMOV32    @_Result, MR1     ; Always executed
  MNOP      ; Always executed
  MNOP      ; Always executed
  MSTOP
  ; End of task

```

## MTESTTF CNDF

### Test MSTF Register Flag Condition

#### Operands

CNDF	Condition to test based on MSTF flags
------	---------------------------------------

#### Opcode

```
LSW: 0000 0000 0000 cndf
MSW: 0111 1111 0100 0000
```

#### Description

Test the CLA floating-point condition and if true, set the MSTF[TF] flag. If the condition is false, clear the MSTF[TF] flag. This is useful for temporarily storing a condition for later use.

```
if (CNDF == true) TF = 1;
else TF = 0;
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

#### Flags

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	Yes	No	No	No	No

```
TF = 0;
if (CNDF == true) TF = 1;
```

Note: If (CNDF == UNC or UNCF), the TF flag is set to 1.

#### Pipeline

This is a single-cycle instruction.

## MTESTTF CNDF (continued)

### Test MSTF Register Flag Condition

#### Example

```

; if (State == 0.1)
;   RampState = RampState || RAMPMASK
; else if (State == 0.01)
;   CoastState = CoastState || COASTMASK
; else
;   SteadyState = SteadyState || STEADYMASK
;
_Cla1Task2:
  MMOV32   MR0, @_State
  MCMPF32  MR0, #0.1           ; Affects flags for 1st MBCNDD (A)
  MCMPF32  MR0, #0.01         ; Check used by 2nd MBCNDD (B)
  MTESTTF  EQ                 ; Store EQ flag in TF for 2nd MBCNDD (B)
  MNOP
  MBCNDD   _Skip1, NEQ        ; (A) If State != 0.1, go to Skip1
  MMOV32   MR1, @_RampState   ; Always executed
  MMOVXI   MR2, #RAMPMASK     ; Always executed
  MOR32    MR1, MR2           ; Always executed
  MMOV32   @_RampState, MR1   ; Execute if (A) branch not taken
  MSTOP    ; end of task if (A) branch not taken
_Skip1:
  MMOV32   MR3, @_SteadyState
  MMOVXI   MR2, #STEADYMASK
  MOR32    MR3, MR2
  MBCNDD   _Skip2, NTF        ; (B) if State != .01, go to Skip2
  MMOV32   MR1, @_CoastState   ; Always executed
  MMOVXI   MR2, #COASTMASK     ; Always executed
  MOR32    MR1, MR2           ; Always executed
  MMOV32   @_CoastState, MR1   ; Execute if (B) branch not taken
  MSTOP    ; end of task if (B) branch not taken
_Skip2:
  MMOV32   @_SteadyState, MR3   ; Executed if (B) branch taken
  MSTOP

```

**MUI16TOF32 MRa, mem16**
**Convert Unsigned 16-Bit Integer to 32-Bit Floating-Point Value**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
mem16	16-bit source memory location

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0101 01aa addr
```

**Description**

When converting F32 to I16/UI16 data format, the MF32TOI16/UI16 operation truncates to zero while the MF32TOI16R/UI16R operation rounds to the nearest (even) value.

```
MRa = UI16TOF32[mem16];
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOI16R MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MUI16TOF32 MRa, MRb****Convert Unsigned 16-Bit Integer to 32-Bit Floating-Point Value****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 1110 0000
```

**Description**

Convert an unsigned 16-bit integer to a 32-bit floating-point value. When converting float32 to I16/UI16 data format, the MF32TOI16/UI16 operation truncates to zero while the MF32TOI16R/UI16R operation rounds to the nearest (even) value.

```
MRa = UI16TOF32[MRb];
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVXI MR1, #0x800F ; MR1(15:0) = 32783 (0x800F)
MUI16TOF32 MR0, MR1 ; MR0 = UI16TOF32 (MR1(15:0))
; = 32783.0 (0x47000F00)
```

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOI16R MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, mem16](#)



**MUI32TOF32 MRa, mem32**
**Convert Unsigned 32-Bit Integer to 32-Bit Floating-Point Value**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
mem32	32-bit memory location accessed using one of the available addressing modes

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0100 10aa addr
```

**Description**

```
MRa = UI32TOF32[mem32];
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given x2, m2, and b2 are Uint32 numbers:
;
; x2 = Uint32(2) = 0x00000002
; m2 = Uint32(1) = 0x00000001
; b2 = Uint32(3) = 0x00000003
;
; Calculate y2 = x2 * m2 + b2
;
_Cla1Task1:
  MUI32TOF32 MR0, @_m2      ; MR0 = 1.0 (0x3F800000)
  MUI32TOF32 MR1, @_x2      ; MR1 = 2.0 (0x40000000)
  MUI32TOF32 MR2, @_b2      ; MR2 = 3.0 (0x40400000)
  MMPYF32    MR3, MR0, MR1  ; M*X
  MADDF32    MR3, MR2, MR3  ; Y=MX+B = 5.0 (0x40A00000)
  MF32TOUI32 MR3, MR3      ; Y = Uint32(5.0) = 0x00000005
  MMOV32    @_y2, MR3      ; store result
  MSTOP
```

**See also**

[MF32TOI32 MRa, MRb](#)  
[MF32TOUI32 MRa, MRb](#)  
[MI32TOF32 MRa, mem32](#)  
[MI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, MRb](#)

**MUI32TOF32 MRa, MRb****Convert Unsigned 32-Bit Integer to 32-Bit Floating-Point Value****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 1100 0000
```

**Description**

```
MRa = UI32TOF32 [MRb];
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ    MR3, #0x8000 ; MR3(31:16) = 0x8000
MMOVXI    MR3, #0x1111 ; MR3(15:0) = 0x1111
           ; MR3 = 2147488017
MUI32TOF32 MR3, MR3    ; MR3 = MUI32TOF32 (MR3) = 2147488017.0 (0x4F000011)
```

**See also**

[MF32TOI32 MRa, MRb](#)  
[MF32TOUI32 MRa, MRb](#)  
[MI32TOF32 MRa, mem32](#)  
[MI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, mem32](#)

## MXOR32 MRa, MRb, MRc

### Bitwise Exclusive Or

#### Operands

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
MRc	CLA floating-point source register (MR0 to MR3)

#### Opcode

```
LSW: 0000 0000 00cc bbaa
MSW: 0111 1100 1010 0000
```

#### Description

Bitwise XOR of MRb with MRc.

```
MARa(31:0) = MARb(31:0) XOR MRC(31:0);
```

#### Flags

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; }
```

#### Pipeline

This is a single-cycle instruction.

#### Example

```
MMOVIZ MR0, #0x5555 ; MR0 = 0x5555AAAA
MMOVXI MR0, #0xAAAA
MMOVIZ MR1, #0x5432 ; MR1 = 0x5432FEDC
MMOVXI MR1, #0xFEDC
; 0101 XOR 0101 = 0000 (0)
; 0101 XOR 0100 = 0001 (1)
; 0101 XOR 0011 = 0110 (6)
; 0101 XOR 0010 = 0111 (7)
; 1010 XOR 1111 = 0101 (5)
; 1010 XOR 1110 = 0100 (4)
; 1010 XOR 1101 = 0111 (7)
; 1010 XOR 1100 = 0110 (6)
MXOR32 MR2, MR1, MR0 ; MR3 = 0x01675476
```

#### See also

[MAND32 MRa, MRb, MRc](#)  
[MOR32 MRa, MRb, MRc](#)

## 7.8 CLA Registers

This section describes the CLA Registers.

### 7.8.1 CLA Base Address Table

**Table 7-22. CLA Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
Cla1onlyRegs	<a href="#">CLA_ONLY_REGS</a>	CLA1_ONLY_BASE	0x0000_0C00	-	-	YES	-
Cla1SoftintRegs	<a href="#">CLA_SOFTINT_REGS</a>	CLA1_SOFTINT_BASE	0x0000_0CE0	-	-	YES	-
Cla1Regs	<a href="#">CLA_REGS</a>	CLA1_BASE	0x0000_1400	YES	-	-	-

### 7.8.2 CLA\_ONLY\_REGS Registers

Table 7-23 lists the memory-mapped registers for the CLA\_ONLY\_REGS registers. All register offset addresses not listed in Table 7-23 should be considered as reserved locations and the register contents should not be modified.

**Table 7-23. CLA\_ONLY\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
80h	_MVECTBGRNDACTIVE	Active register for MVECTBGRND.	EALLOW	<a href="#">Go</a>
C0h	_MPSACTL	CLA PSA Control Register	EALLOW	<a href="#">Go</a>
C2h	_MPSA1	CLA PSA1 Register	EALLOW	<a href="#">Go</a>
C4h	_MPSA2	CLA PSA2 Register	EALLOW	<a href="#">Go</a>
E0h	SOFTINTEN	CLA Software Interrupt Enable Register		<a href="#">Go</a>
E2h	SOFTINTFRC	CLA Software Interrupt Force Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 7-24 shows the codes that are used for access types in this section.

**Table 7-24. CLA\_ONLY\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 7.8.2.1 \_MVECTBGRNDACTIVE Register (Offset = 80h) [Reset = 0000h]

\_MVECTBGRNDACTIVE is shown in [Figure 7-2](#) and described in [Table 7-25](#).

Return to the [Summary Table](#).

Gives the current interrupted MPC value of the background task, if the background task was running and interrupted, or reflects the MVECTBGRND value, if MCTLBGRND.BGSTART bit is 0.

**Figure 7-2. \_MVECTBGRNDACTIVE Register**

15	14	13	12	11	10	9	8
i16							
R-0h							
7	6	5	4	3	2	1	0
i16							
R-0h							

**Table 7-25. \_MVECTBGRNDACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	i16	R	0h	Gives the current interrupted MPC value of the background task, if the background task was running and interrupted, or reflects the MVECTBGRND value, if MCTLBGRND.BGSTART bit is 0. Reset type: SYSRSn

### 7.8.2.2 \_MPSACTL Register (Offset = C0h) [Reset = 0000h]

\_MPSACTL is shown in [Figure 7-3](#) and described in [Table 7-26](#).

Return to the [Summary Table](#).

PSA Control Register

**Figure 7-3. \_MPSACTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
MPSA2CFG		MPSA2CLEAR	MPSA1CLEAR	MDWDBCYC	MDWDBSTART	MPABCYC	MPABSTART
R/W-0h		R-0/W1S-0h	R-0/W1S-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 7-26. \_MPSACTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-6	MPSA2CFG	R/W	0h	CLA PSA2 Polynomial Configuration Bits: These bits configure the type of polynomial used for PSA2. The polynomials chosen are commonly used in the industry: Mode Polynomial Type 0,0 PSA 0,1 CRC32 1,0 CRC16 1,1 CRC16-CCITT Note: [1] Polynomial configuration should be performed when PSA2 is stopped. Reset type: SYSRSn
5	MPSA2CLEAR	R-0/W1S	0h	CLA PSA2 Clear Bit: Writing of '1' will clear contents of PSA2 register. Writes of '0' are ignored. Always reads back a '0' Note: Clearing operation should be performed when PSA2 is stopped. Reset type: SYSRSn
4	MPSA1CLEAR	R-0/W1S	0h	CLA PSA1 Clear Bit: Writing of '1' will clear contents of PSA1 register. Writes of '0' are ignored. Always reads back a '0' Note: Clearing operation should be performed when PSA1 is stopped. Reset type: SYSRSn
3	MDWDBCYC	R/W	0h	CLA Data Write Data Bus PSA2 Cycle or Event Based Bit: 0 PSA2 calculated on every cycle 1 PSA2 calculated on every bus event Reset type: SYSRSn
2	MDWDBSTART	R/W	0h	CLA Data Write Data Bus PSA2 Start/Stop Bit: 0 PSA2 stopped 1 PSA2 start Reset type: SYSRSn
1	MPABCYC	R/W	0h	CLA Program Address Bus PSA1 Cycle/Event Based Bit: 0 PSA1 calculated on every cycle 1 PSA1 calculated on every bus event Reset type: SYSRSn

**Table 7-26. \_MPSACTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	MPABSTART	R/W	0h	CLA Program Address Bus PSA1 Start/Stop Bit: 0 PSA1 stopped 1 PSA1 start Reset type: SYSRSn




### 7.8.2.3 \_MPSA1 Register (Offset = C2h) [Reset = 0000000h]

\_MPSA1 is shown in [Figure 7-4](#) and described in [Table 7-27](#).

Return to the [Summary Table](#).

PSA1 Register

**Figure 7-4. \_MPSA1 Register**



**Table 7-27. \_MPSA1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R/W	0h	<p>PSA1 Value: Reading this register gives the current PSA1 value. The value can be read at any time.</p> <p>Writes to this register are allowed to initialize the PSA1 to a known value. Writes to this register should only be made when PSA1 is stopped.</p> <p>Register value is cleared to zero by reset or by writing to the MPSA1CLEAR bit in the MPSACTL register.</p> <p>Reset type: SYSRSn</p>

### 7.8.2.4 \_MPSA2 Register (Offset = C4h) [Reset = 0000000h]

\_MPSA2 is shown in [Figure 7-5](#) and described in [Table 7-28](#).

Return to the [Summary Table](#).

PSA2 Register

**Figure 7-5. \_MPSA2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
i32																															
R/W-0h																															

**Table 7-28. \_MPSA2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R/W	0h	PSA2 Value: Reading this register gives the current PSA2 value. The value can be read at any time. Writes to this register are allowed to initialize the PSA2 to a known value. Writes to this register should only be made when PSA2 is stopped. Register value is cleared to zero by reset or by writing to the MPSA2CLEAR bit in the MPSACTL register. Reset type: SYSRSn

### 7.8.2.5 SOFTINTEN Register (Offset = E0h) [Reset = 0000h]

SOFTINTEN is shown in [Figure 7-6](#) and described in [Table 7-29](#).

Return to the [Summary Table](#).

Enables the ability to generate CLA task interrupt from within the task, by writing to SOFTINTFRC register. SOFTINTFRC register can only be written from CLA.

**Figure 7-6. SOFTINTEN Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
TASK8	TASK7	TASK6	TASK5	TASK4	TASK3	TASK2	TASK1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 7-29. SOFTINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved
7	TASK8	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
6	TASK7	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
5	TASK6	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
4	TASK5	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
3	TASK4	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
2	TASK3	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
1	TASK2	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn

**Table 7-29. SOFTINTEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	TASK1	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn

### 7.8.2.6 SOFTINTFRC Register (Offset = E2h) [Reset = 0000h]

SOFTINTFRC is shown in [Figure 7-7](#) and described in [Table 7-30](#).

Return to the [Summary Table](#).

Writing a value of 1 in a bit will generate the corresponding task interrupt.

**Figure 7-7. SOFTINTFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
TASK8	TASK7	TASK6	TASK5	TASK4	TASK3	TASK2	TASK1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 7-30. SOFTINTFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved
7	TASK8	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
6	TASK7	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
5	TASK6	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
4	TASK5	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
3	TASK4	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
2	TASK3	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
1	TASK2	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
0	TASK1	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn

### 7.8.3 CLA\_SOFTINT\_REGS Registers

Table 7-31 lists the memory-mapped registers for the CLA\_SOFTINT\_REGS registers. All register offset addresses not listed in Table 7-31 should be considered as reserved locations and the register contents should not be modified.

**Table 7-31. CLA\_SOFTINT\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	SOFTINTEN	CLA Software Interrupt Enable Register		<a href="#">Go</a>
2h	SOFTINTFRC	CLA Software Interrupt Force Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 7-32 shows the codes that are used for access types in this section.

**Table 7-32. CLA\_SOFTINT\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 7.8.3.1 SOFTINTEN Register (Offset = 0h) [Reset = 0000h]

SOFTINTEN is shown in [Figure 7-8](#) and described in [Table 7-33](#).

Return to the [Summary Table](#).

Enables the ability to generate CLA task interrupt from within the task, by writing to SOFTINTFRC register. SOFTINTFRC register can only be written from CLA.

**Figure 7-8. SOFTINTEN Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
TASK8	TASK7	TASK6	TASK5	TASK4	TASK3	TASK2	TASK1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 7-33. SOFTINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved
7	TASK8	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
6	TASK7	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
5	TASK6	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
4	TASK5	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
3	TASK4	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
2	TASK3	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
1	TASK2	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn

**Table 7-33. SOFTINTEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	TASK1	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn



### 7.8.3.2 SOFTINTFRC Register (Offset = 2h) [Reset = 0000h]

SOFTINTFRC is shown in [Figure 7-9](#) and described in [Table 7-34](#).

Return to the [Summary Table](#).

Writing a value of 1 in a bit will generate the corresponding task interrupt. This register is only accessible by the CLA (not the CPU).

**Figure 7-9. SOFTINTFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
TASK8	TASK7	TASK6	TASK5	TASK4	TASK3	TASK2	TASK1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 7-34. SOFTINTFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved
7	TASK8	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
6	TASK7	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
5	TASK6	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
4	TASK5	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
3	TASK4	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
2	TASK3	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
1	TASK2	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
0	TASK1	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn

### 7.8.4 CLA\_REGS Registers

Table 7-35 lists the memory-mapped registers for the CLA\_REGS registers. All register offset addresses not listed in Table 7-35 should be considered as reserved locations and the register contents should not be modified.

**Table 7-35. CLA\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	MVECT1	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
1h	MVECT2	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
2h	MVECT3	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
3h	MVECT4	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
4h	MVECT5	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
5h	MVECT6	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
6h	MVECT7	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
7h	MVECT8	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
10h	MCTL	Control Register	EALLOW	<a href="#">Go</a>
1Bh	_MVECTBGRNDACTIVE	Active register for MVECTBGRND.	EALLOW	<a href="#">Go</a>
1Ch	SOFTINTEN	CLA Software Interrupt Enable Register		<a href="#">Go</a>
1Dh	_MSTSBGRND	Status register for the back ground task.	EALLOW	<a href="#">Go</a>
1Eh	_MCTLBGRND	Control register for the back ground task.	EALLOW	<a href="#">Go</a>
1Fh	_MVECTBGRND	Vector for the back ground task.	EALLOW	<a href="#">Go</a>
20h	MIFR	Interrupt Flag Register	EALLOW	<a href="#">Go</a>
21h	MIOVF	Interrupt Overflow Flag Register	EALLOW	<a href="#">Go</a>
22h	MIFRC	Interrupt Force Register	EALLOW	<a href="#">Go</a>
23h	MICLR	Interrupt Flag Clear Register	EALLOW	<a href="#">Go</a>
24h	MICLROVF	Interrupt Overflow Flag Clear Register	EALLOW	<a href="#">Go</a>
25h	MIER	Interrupt Enable Register	EALLOW	<a href="#">Go</a>
26h	MIRUN	Interrupt Run Status Register	EALLOW	<a href="#">Go</a>
28h	_MPC	CLA Program Counter		<a href="#">Go</a>
2Ah	_MAR0	CLA Auxiliary Register 0		<a href="#">Go</a>
2Bh	_MAR1	CLA Auxiliary Register 1		<a href="#">Go</a>
2Eh	_MSTF	CLA Floating-Point Status Register		<a href="#">Go</a>
30h	_MR0	CLA Floating-Point Result Register 0		<a href="#">Go</a>
34h	_MR1	CLA Floating-Point Result Register 1		<a href="#">Go</a>
38h	_MR2	CLA Floating-Point Result Register 2		<a href="#">Go</a>
3Ch	_MR3	CLA Floating-Point Result Register 3		<a href="#">Go</a>
42h	_MPSACTL	CLA PSA Control Register	EALLOW	<a href="#">Go</a>
44h	_MPSA1	CLA PSA1 Register	EALLOW	<a href="#">Go</a>
46h	_MPSA2	CLA PSA2 Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 7-36 shows the codes that are used for access types in this section.

**Table 7-36. CLA\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		

**Table 7-36. CLA\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 7.8.4.1 MVECT1 Register (Offset = 0h) [Reset = 0000h]

MVECT1 is shown in [Figure 7-10](#) and described in [Table 7-37](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-10. MVECT1 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-37. MVECT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	<p>MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions.</p> <p>There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth.</p> <p>Note: While the CLA is running or executing a task, the CPU can change the MVECT values..</p> <p>Reset type: SYSRSn</p>

### 7.8.4.2 MVECT2 Register (Offset = 1h) [Reset = 0000h]

MVECT2 is shown in [Figure 7-11](#) and described in [Table 7-38](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-11. MVECT2 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-38. MVECT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	<p>MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions.</p> <p>There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth.</p> <p>Note: While the CLA is running or executing a task, the CPU can change the MVECT values..</p> <p>Reset type: SYSRSn</p>

### 7.8.4.3 MVECT3 Register (Offset = 2h) [Reset = 0000h]

MVECT3 is shown in [Figure 7-12](#) and described in [Table 7-39](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-12. MVECT3 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-39. MVECT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions. There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth. Note: While the CLA is running or executing a task, the CPU can change the MVECT values.. Reset type: SYSRSn

#### 7.8.4.4 MVECT4 Register (Offset = 3h) [Reset = 0000h]

MVECT4 is shown in [Figure 7-13](#) and described in [Table 7-40](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-13. MVECT4 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-40. MVECT4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	<p>MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions.</p> <p>There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth.</p> <p>Note: While the CLA is running or executing a task, the CPU can change the MVECT values..</p> <p>Reset type: SYSRSn</p>

### 7.8.4.5 MVECT5 Register (Offset = 4h) [Reset = 0000h]

MVECT5 is shown in [Figure 7-14](#) and described in [Table 7-41](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-14. MVECT5 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-41. MVECT5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	<p>MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions.</p> <p>There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth.</p> <p>Note: While the CLA is running or executing a task, the CPU can change the MVECT values..</p> <p>Reset type: SYSRSn</p>



### 7.8.4.6 MVECT6 Register (Offset = 5h) [Reset = 0000h]

MVECT6 is shown in [Figure 7-15](#) and described in [Table 7-42](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-15. MVECT6 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-42. MVECT6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	<p>MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions.</p> <p>There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth.</p> <p>Note: While the CLA is running or executing a task, the CPU can change the MVECT values..</p> <p>Reset type: SYSRSn</p>

### 7.8.4.7 MVECT7 Register (Offset = 6h) [Reset = 0000h]

MVECT7 is shown in [Figure 7-16](#) and described in [Table 7-43](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-16. MVECT7 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-43. MVECT7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	<p>MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions.</p> <p>There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth.</p> <p>Note: While the CLA is running or executing a task, the CPU can change the MVECT values..</p> <p>Reset type: SYSRSn</p>

### 7.8.4.8 MVECT8 Register (Offset = 7h) [Reset = 0000h]

MVECT8 is shown in [Figure 7-17](#) and described in [Table 7-44](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-17. MVECT8 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-44. MVECT8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions. There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth. Note: While the CLA is running or executing a task, the CPU can change the MVECT values.. Reset type: SYSRSn

### 7.8.4.9 MCTL Register (Offset = 10h) [Reset = 0000h]

MCTL is shown in [Figure 7-18](#) and described in [Table 7-45](#).

Return to the [Summary Table](#).

Control Register

**Figure 7-18. MCTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					IACKE	SOFTRESET	HARDRESET
R-0h					R/W-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 7-45. MCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-3	RESERVED	R	0h	Reserved
2	IACKE	R/W	0h	<p>IACK Operation Enable Bit: Writing a '1' to this bit will enable the IACK operation for setting the MIFR bits in the same manner as the MIFRC register (write of '1' will set respective MIFR bit). At reset, this feature is disabled.</p> <p>This feature enables the C28 CPU to efficiently trigger a task.</p> <p>Note: IACK operation should ignore EALLOW status of C28 core when accessing the MIFRC register.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The CLA ignores the IACK instruction. (default)</p> <p>1h (R/W) = Enable the main CPU to use the IACK #16bit instruction to set MIFR bits in the same manner as writing to the MIFRC register. Each bit in the operand, #16bit, corresponds to a bit in the MIFRC register. Using IACK has the advantage of not having to first set the EALLOW bit. This allows the main CPU to efficiently trigger a CLA task through software.</p> <p>Examples IACK #0x0001 Write a 1 to MIFRC bit 0 to force task 1</p> <p>IACK #0x0003 Write a 1 to MIFRC bit 0 and 1 to force task 1 and task 2</p>
1	SOFTRESET	R-0/W1S	0h	<p>Soft Reset Bit: Writing a '1' to this bit will stop a current task, clear the RUN flag and also clear all bits in the MIER register. Writes of '0' are ignored and reads always return a '0'.</p> <p>Note: After issuing SOFTRESET command, user should wait at least 1 clock cycle before attempting to write to MIER register.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = This bit always reads back 0 and writes of 0 are ignored.</p> <p>1h (R/W) = Writing a 1 will cause a soft reset of the CLA. This will stop the current task, clear the MIRUN flag and clear all bits in the MIER register. After a soft reset you must wait at least 1 SYSCLKOUT cycle before reconfiguring the MIER bits. If these two operations are done back-to-back then the MIER bits will not get set.</p>
0	HARDRESET	R-0/W1S	0h	<p>Hard Reset Bit: Writing a '1' to this bit will cause a HARD reset on the CLA. The behavior of a HARD reset is the same as a system reset SYSRSn on the CLA. Writes of '0' are ignored and reads always return a '0'.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = This bit always reads back 0 and writes of 0 are ignored.</p> <p>1h (R/W) = Writing a 1 will cause a hard reset of the CLA. This will set all CLA registers to their default state.</p>

#### 7.8.4.10 \_MVECTBGRNDACTIVE Register (Offset = 1Bh) [Reset = 0000h]

\_MVECTBGRNDACTIVE is shown in [Figure 7-19](#) and described in [Table 7-46](#).

Return to the [Summary Table](#).

Gives the current interrupted MPC value of the background task, if the background task was running and interrupted, or reflects the MVECTBGRND value, if MCTLBGRND.BGSTART bit is 0.

**Figure 7-19. \_MVECTBGRNDACTIVE Register**

15	14	13	12	11	10	9	8
i16							
R-0h							
7	6	5	4	3	2	1	0
i16							
R-0h							

**Table 7-46. \_MVECTBGRNDACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	i16	R	0h	Gives the current interrupted MPC value of the background task, if the background task was running and interrupted, or reflects the MVECTBGRND value, if MCTLBGRND.BGSTART bit is 0. Reset type: SYSRSn

### 7.8.4.11 SOFTINTEN Register (Offset = 1Ch) [Reset = 0000h]

SOFTINTEN is shown in [Figure 7-20](#) and described in [Table 7-47](#).

Return to the [Summary Table](#).

Enables the ability to generate CLA task interrupt from within the task, by writing to SOFTINTFRC register. SOFTINTFRC register can only be written from CLA. Only reads are allowed from CPU. Writes are not allowed from CPU.

**Figure 7-20. SOFTINTEN Register**

15		14		13		12		11		10		9		8	
RESERVED															
R/W-0h															
7		6		5		4		3		2		1		0	
TASK8		TASK7		TASK6		TASK5		TASK4		TASK3		TASK2		TASK1	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 7-47. SOFTINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved
7	TASK8	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
6	TASK7	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
5	TASK6	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
4	TASK5	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
3	TASK4	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
2	TASK3	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
1	TASK2	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn

**Table 7-47. SOFTINTEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	TASK1	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn

### 7.8.4.12 \_MSTSBGRND Register (Offset = 1Dh) [Reset = 0000h]

\_MSTSBGRND is shown in [Figure 7-21](#) and described in [Table 7-48](#).

Return to the [Summary Table](#).

Status bits for the backgroundtask.

**Figure 7-21. \_MSTSBGRND Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED					BGOVF	_BGINTM	RUN
R/W-0h					R/W1C-0h	R-0h	R-0h

**Table 7-48. \_MSTSBGRND Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-3	RESERVED	R/W	0h	Reserved
2	BGOVF	R/W1C	0h	Value of 1 indicates a hardware trigger (which is enabled) occurred while the MCTLBGRND.BGSTART bit is set. Writing a value of 1 to this bit clears the BGOVF bit. Write of 0 has no effect. Value of 0 indicates the background task trigger did not result in a overflow. Reset type: SYSRSn
1	_BGINTM	R	0h	Value of 1 indicates that background task will not be interrupted. This bit is set when MSETC _BGINTM bit is executed. Value of 0 indicates that background task can be interrupted. Reset type: SYSRSn
0	RUN	R	0h	Value of 1 indicates that background task is running. Value of 0 indicates that background task is not running. Reset type: SYSRSn



### 7.8.4.13 \_MCTLBGRND Register (Offset = 1Eh) [Reset = 0000h]

\_MCTLBGRND is shown in [Figure 7-22](#) and described in [Table 7-49](#).

Return to the [Summary Table](#).

Holds the configuration bits to start the background task, enable hardware trigger.

**Figure 7-22. \_MCTLBGRND Register**

15	14	13	12	11	10	9	8
BGEN		RESERVED					
R/W-0h		R/W-0h					
7	6	5	4	3	2	1	0
RESERVED						TRIGEN	BGSTART
R/W-0h						R/W-0h	R/W1S-0h

**Table 7-49. \_MCTLBGRND Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	BGEN	R/W	0h	0 Background task is disabled, BGSTART will not be set either in a hardware trigger or by writing 1 to BGSTART bit. 1 Background task is enabled and MIER[INT8] will be cleared, preventing task 8 from triggering. Reset type: SYSRSn
14-2	RESERVED	R/W	0h	Reserved
1	TRIGEN	R/W	0h	Hardware trigger enable for the background task. 1 Hardware trigger is enabled. 0 Hardware trigger is disabled. Note: Trigger source for the background task will be the same as that for task 8 Reset type: SYSRSn
0	BGSTART	R/W1S	0h	Value of 1 will start the background task, provided there are no other pending tasks. - Value of 0 has no effect if the background task has not started. - This bit is also set by hardware, if MCTLBGRND.TRIGEN = 1 and a hardware trigger occurs. - This bit is cleared by hardware when a MSTOP instruction occurs in the background task - If the background task is running and this bit is cleared, it will not have any effect on the task execution. Reset type: SYSRSn

#### 7.8.4.14 \_MVECTBGRND Register (Offset = 1Fh) [Reset = 0000h]

\_MVECTBGRND is shown in [Figure 7-23](#) and described in [Table 7-50](#).

Return to the [Summary Table](#).

These bits specify the start address for the background task . The value in this register is forced into the MPC register when the background task starts.

**Figure 7-23. \_MVECTBGRND Register**

15	14	13	12	11	10	9	8
i16							
R/W-0h							
7	6	5	4	3	2	1	0
i16							
R/W-0h							

**Table 7-50. \_MVECTBGRND Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	i16	R/W	0h	MPC Start Address: These bits specify the start address for the background task . The value in this register is forced into the MPC register, when the background task starts. Reset type: SYSRSn

### 7.8.4.15 MIFR Register (Offset = 20h) [Reset = 0000h]

MIFR is shown in [Figure 7-24](#) and described in [Table 7-51](#).

Return to the [Summary Table](#).

Each bit in the interrupt flag register corresponds to a CLA task. The corresponding bit is automatically set when the task request is received from the peripheral interrupt. The bit can also be set by the main CPU writing to the MIFRC register or using the IACK instruction to start the task. To use the IACK instruction to begin a task first enable this feature in the MCTL register. If the bit is already set when a new peripheral interrupt is received, then the corresponding overflow bit will be set in the MIOVF register.

The corresponding MIFR bit is automatically cleared when the task begins execution. This will occur if the interrupt is enabled in the MIER register and no other higher priority task is pending. The bits can also be cleared manually by writing to the MICLR register. Writes to the MIFR register are ignored.

**Figure 7-24. MIFR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 7-51. MIFR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = TASK_FLAG_DISABLE Task 8 interrupt is currently not flagged (default)</p> <p>1h (R/W) = TASK_FLAG_ENABLE Task 8 interrupt has been received and is pending execution</p>

**Table 7-51. MIFR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	INT7	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 7 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 7 interrupt has been received and is pending execution</p>
5	INT6	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 6 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 6 interrupt has been received and is pending execution</p>
4	INT5	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 5 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 5 interrupt has been received and is pending execution</p>

**Table 7-51. MIFR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INT4	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 4 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 4 interrupt has been received and is pending execution</p>
2	INT3	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 3 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 3 interrupt has been received and is pending execution</p>
1	INT2	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 2 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 2 interrupt has been received and is pending execution</p>

**Table 7-51. MIFR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INT1	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 1 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 1 interrupt has been received and is pending execution</p>

### 7.8.4.16 MIOVF Register (Offset = 21h) [Reset = 0000h]

MIOVF is shown in [Figure 7-25](#) and described in [Table 7-52](#).

Return to the [Summary Table](#).

Each bit in the overflow flag register corresponds to a CLA task. The bit is set when an interrupt overflow event has occurred for the specific task. An overflow event occurs when the MIFR register bit is already set when a new interrupt is received from a peripheral source. The MIOVF bits are only affected by peripheral interrupt events. They do not respond to a task request by the main CPU IACK instruction or by directly setting MIFR bits. The overflow flag will remain latched and can only be cleared by writing to the overflow flag clear (MICLROVF) register. Writes to the MIOVF register are ignored.

**Figure 7-25. MIOVF Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 7-52. MIOVF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MICLROVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MICLROVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = A task 8 interrupt overflow has not occurred (default)</p> <p>1h (R/W) = A task 8 interrupt overflow has occurred</p>
6	INT7	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MICLROVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MICLROVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = A task 7 interrupt overflow has not occurred (default)</p> <p>1h (R/W) = A task 7 interrupt overflow has occurred</p>

**Table 7-52. MIOVF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	INT6	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MIOVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MIOVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn            0h (R/W) = A task 6 interrupt overflow has not occurred (default)            1h (R/W) = A task 6 interrupt overflow has occurred</p>
4	INT5	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MIOVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MIOVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn            0h (R/W) = A task 5 interrupt overflow has not occurred (default)            1h (R/W) = A task 5 interrupt overflow has occurred</p>
3	INT4	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MIOVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MIOVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn            0h (R/W) = A task 4 interrupt overflow has not occurred (default)            1h (R/W) = A task 4 interrupt overflow has occurred</p>



**Table 7-52. MIOVF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INT3	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MIOVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MIOVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn 0h (R/W) = A task 3 interrupt overflow has not occurred (default) 1h (R/W) = A task 3 interrupt overflow has occurred</p>
1	INT2	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MIOVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MIOVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn 0h (R/W) = A task 2 interrupt overflow has not occurred (default) 1h (R/W) = A task 2 interrupt overflow has occurred</p>
0	INT1	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MIOVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MIOVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn 0h (R/W) = A task 1 interrupt overflow has not occurred (default) 1h (R/W) = A task 1 interrupt overflow has occurred</p>

### 7.8.4.17 MIFRC Register (Offset = 22h) [Reset = 0000h]

MIFRC is shown in [Figure 7-26](#) and described in [Table 7-53](#).

Return to the [Summary Table](#).

The interrupt force register can be used by the main CPU to start tasks through software. Writing a 1 to a MIFRC bit will set the corresponding bit in the MIFR register. Writes of 0 are ignored and reads always return 0. The IACK #16bit operation can also be used to start tasks and has the same effect as the MIFRC register. To enable IACK to set MIFR bits you must first set the MCTL[IACKE] bit. Using IACK has the advantage of not having to first set the EALLOW bit. This allows the main CPU to efficiently trigger CLA tasks through software.

**Figure 7-26. MIFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 7-53. MIFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 8 interrupt
6	INT7	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 7 interrupt
5	INT6	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 6 interrupt
4	INT5	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 5 interrupt

**Table 7-53. MIFRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INT4	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 4 interrupt
2	INT3	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 3 interrupt
1	INT2	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 2 interrupt
0	INT1	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 1 interrupt

### 7.8.4.18 MICLR Register (Offset = 23h) [Reset = 0000h]

MICLR is shown in [Figure 7-27](#) and described in [Table 7-54](#).

Return to the [Summary Table](#).

Normally bits in the MIFR register are automatically cleared when a task begins. The interrupt flag clear register can be used to instead manually clear bits in the interrupt flag (MIFR) register. Writing a 1 to a MICLR bit will clear the corresponding bit in the MIFR register. Writes of 0 are ignored and reads always return 0.

**Figure 7-27. MICLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 7-54. MICLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 8 interrupt flag
6	INT7	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 7 interrupt flag
5	INT6	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 6 interrupt flag
4	INT5	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 5 interrupt flag

**Table 7-54. MICLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INT4	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 4 interrupt flag
2	INT3	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 3 interrupt flag
1	INT2	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 2 interrupt flag
0	INT1	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 1 interrupt flag

### 7.8.4.19 MICLROVF Register (Offset = 24h) [Reset = 0000h]

MICLROVF is shown in [Figure 7-28](#) and described in [Table 7-55](#).

Return to the [Summary Table](#).

Overflow flag bits in the MIOVF register are latched until manually cleared using the MICLROVF register. Writing a 1 to a MICLROVF bit will clear the corresponding bit in the MIOVF register. Writes of 0 are ignored and reads always return 0.

**Figure 7-28. MICLROVF Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 7-55. MICLROVF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 8 interrupt overflow flag
6	INT7	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 7 interrupt overflow flag
5	INT6	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 6 interrupt overflow flag
4	INT5	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 5 interrupt overflow flag

**Table 7-55. MIOVF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INT4	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 4 interrupt overflow flag
2	INT3	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 3 interrupt overflow flag
1	INT2	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 2 interrupt overflow flag
0	INT1	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 1 interrupt overflow flag

### 7.8.4.20 MIER Register (Offset = 25h) [Reset = 0000h]

MIER is shown in [Figure 7-29](#) and described in [Table 7-56](#).

Return to the [Summary Table](#).

Setting the bits in the interrupt enable register (MIER) allow an incoming interrupt or main CPU software to start the corresponding CLA task. Writing a 0 will block the task, but the interrupt request will still be latched in the flag register (MIFLG). Setting the MIER register bit to 0 while the corresponding task is executing will have no effect on the task. The task will continue to run until it hits the MSTOP instruction. When a soft reset is issued, the MIER bits are cleared. There should always be at least a 1 SYSCLKOUT delay between issuing the soft reset and reconfiguring the MIER bits.

**Figure 7-29. MIER Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 7-56. MIER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R/W	0h	Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit. Interrupts are be serviced in normal priority order. Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction. Reset type: SYSRSn 0h (R/W) = TASK_INT_DISABLE Task 8 interrupt is disabled (default) 1h (R/W) = TASK_INT_ENABLE Task 8 interrupt is enabled
6	INT7	R/W	0h	Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit. Interrupts are be serviced in normal priority order. Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction. Reset type: SYSRSn 0h (R/W) = TASK_INT_DISABLE Task 7 interrupt is disabled (default) 1h (R/W) = TASK_INT_ENABLE Task 7 interrupt is enabled



**Table 7-56. MIER Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	INT6	R/W	0h	<p>Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit.</p> <p>Interrupts are be serviced in normal priority order.</p> <p>Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction.</p> <p>Reset type: SYSRSn 0h (R/W) = TASK_INT_DISABLE Task 6 interrupt is disabled (default) 1h (R/W) = TASK_INT_ENABLE Task 6 interrupt is enabled</p>
4	INT5	R/W	0h	<p>Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit.</p> <p>Interrupts are be serviced in normal priority order.</p> <p>Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction.</p> <p>Reset type: SYSRSn 0h (R/W) = TASK_INT_DISABLE Task 5 interrupt is disabled (default) 1h (R/W) = TASK_INT_ENABLE Task 5 interrupt is enabled</p>
3	INT4	R/W	0h	<p>Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit.</p> <p>Interrupts are be serviced in normal priority order.</p> <p>Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction.</p> <p>Reset type: SYSRSn 0h (R/W) = TASK_INT_DISABLE Task 4 interrupt is disabled (default) 1h (R/W) = TASK_INT_ENABLE Task 4 interrupt is enabled</p>
2	INT3	R/W	0h	<p>Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit.</p> <p>Interrupts are be serviced in normal priority order.</p> <p>Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction.</p> <p>Reset type: SYSRSn 0h (R/W) = TASK_INT_DISABLE Task 3 interrupt is disabled (default) 1h (R/W) = TASK_INT_ENABLE Task 3 interrupt is enabled</p>

**Table 7-56. MIER Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	INT2	R/W	0h	<p>Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit.</p> <p>Interrupts are be serviced in normal priority order.</p> <p>Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_INT_DISABLE            Task 2 interrupt is disabled (default)            1h (R/W) = TASK_INT_ENABLE            Task 2 interrupt is enabled</p>
0	INT1	R/W	0h	<p>Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit.</p> <p>Interrupts are be serviced in normal priority order.</p> <p>Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_INT_DISABLE            Task 1 interrupt is disabled (default)            1h (R/W) = TASK_INT_ENABLE            Task 1 interrupt is enabled</p>

### 7.8.4.21 MIRUN Register (Offset = 26h) [Reset = 0000h]

MIRUN is shown in [Figure 7-30](#) and described in [Table 7-57](#).

Return to the [Summary Table](#).

The interrupt run status register (MIRUN) indicates which task is currently executing. Only one MIRUN bit will ever be set to a 1 at any given time. The bit is automatically cleared when the task completes and the respective interrupt is fed to the peripheral interrupt expansion (PIE) block of the device. This lets the main CPU know when a task has completed. The main CPU can stop a currently running task by writing to the MCTL[SOFTRESET] bit. This will clear the MIRUN flag and stop the task. In this case no interrupt will be generated to the PIE.

**Figure 7-30. MIRUN Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 7-57. MIRUN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R	0h	These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated. Reset type: SYSRSn 0h (R/W) = Task 8 is not executing (default) 1h (R/W) = Task 8 is executing
6	INT7	R	0h	These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated. Reset type: SYSRSn 0h (R/W) = Task 7 is not executing (default) 1h (R/W) = Task 7 is executing
5	INT6	R	0h	These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated. Reset type: SYSRSn 0h (R/W) = Task 6 is not executing (default) 1h (R/W) = Task 6 is executing

**Table 7-57. MIRUN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	INT5	R	0h	<p>These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated.</p> <p>Reset type: SYSRSn            0h (R/W) = Task 5 is not executing (default)            1h (R/W) = Task 5 is executing</p>
3	INT4	R	0h	<p>These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated.</p> <p>Reset type: SYSRSn            0h (R/W) = Task 4 is not executing (default)            1h (R/W) = Task 4 is executing</p>
2	INT3	R	0h	<p>These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated.</p> <p>Reset type: SYSRSn            0h (R/W) = Task 3 is not executing (default)            1h (R/W) = Task 3 is executing</p>
1	INT2	R	0h	<p>These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated.</p> <p>Reset type: SYSRSn            0h (R/W) = Task 2 is not executing (default)            1h (R/W) = Task 2 is executing</p>
0	INT1	R	0h	<p>These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated.</p> <p>Reset type: SYSRSn            0h (R/W) = Task 1 is not executing (default)            1h (R/W) = Task 1 is executing</p>

#### 7.8.4.22 \_MPC Register (Offset = 28h) [Reset = 0000h]

\_MPC is shown in [Figure 7-31](#) and described in [Table 7-58](#).

Return to the [Summary Table](#).

CLA Program Counter

**Figure 7-31. \_MPC Register**

15	14	13	12	11	10	9	8
_MPC							
R-0h							
7	6	5	4	3	2	1	0
_MPC							
R-0h							

**Table 7-58. \_MPC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	_MPC	R	0h	<p>Program Counter: The PC value is initialized by the appropriate MVECTx register when an interrupt (task) is serviced. The MPC register address 16-bits and not 32-bits. Hence the address range of the CLA with a 16-bit MPC is 64Kx16 words or 32K CLA instructions.</p> <p>Notes: [1] To be consistent with C28 core implementation, the PC value points to the instruction in D2 stage of pipeline. [2] After a STOP operation, and with no other task pending, the PC will remain pointing to the STOP operation.</p> <p>Reset type: SYSRSn</p>

### 7.8.4.23 \_MAR0 Register (Offset = 2Ah) [Reset = 0000h]

\_MAR0 is shown in [Figure 7-32](#) and described in [Table 7-59](#).

Return to the [Summary Table](#).

CLA Auxiliary Register 0

**Figure 7-32. \_MAR0 Register**

15	14	13	12	11	10	9	8
_MAR0							
R-0h							
7	6	5	4	3	2	1	0
_MAR0							
R-0h							

**Table 7-59. \_MAR0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	_MAR0	R	0h	CLA Auxillary Register 0 Reset type: SYSRSn

#### 7.8.4.24 \_MAR1 Register (Offset = 2Bh) [Reset = 0000h]

\_MAR1 is shown in [Figure 7-33](#) and described in [Table 7-60](#).

Return to the [Summary Table](#).

CLA Auxiliary Register 1

**Figure 7-33. \_MAR1 Register**

15	14	13	12	11	10	9	8
_MAR1							
R-0h							
7	6	5	4	3	2	1	0
_MAR1							
R-0h							

**Table 7-60. \_MAR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	_MAR1	R	0h	CLA Auxillary Register 1 Reset type: SYSRSn

### 7.8.4.25 \_MSTF Register (Offset = 2Eh) [Reset = 0000000h]

\_MSTF is shown in [Figure 7-34](#) and described in [Table 7-61](#).

Return to the [Summary Table](#).

The CLA status register (MSTF) reflects the results of different operations. These are the basic rules for the flags:

- Zero and negative flags are cleared or set based on:
- floating-point moves to registers
- the result of compare, minimum, maximum, negative and absolute value operations
- the integer result of operations such as MMOV16, MAND32, MOR32, MXOR32, MCMP32, MASR32, MLSR32
- Overflow and underflow flags are set by floating-point math instructions such as multiply, add, subtract and 1/x. These flags may also be connected to the peripheral interrupt expansion (PIE) block on your device. This can be useful for debugging underflow and overflow conditions within an application.

**Figure 7-34. \_MSTF Register**

31	30	29	28	27	26	25	24
RESERVED				_RPC			
R-0h				R-0h			
23	22	21	20	19	18	17	16
_RPC							
R-0h							
15	14	13	12	11	10	9	8
_RPC			MEALLOW	RESERVED	RNDF32	RESERVED	
R-0h			R-0h	R-0h	R-0h	R-0h	
7	6	5	4	3	2	1	0
RESERVED	TF	RESERVED		ZF	NF	LUF	LVF
R-0h	R-0h	R-0h		R-0h	R-0h	R-0h	R-0h

**Table 7-61. \_MSTF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R	0h	Reserved
27-12	_RPC	R	0h	Return program counter The _RPC is used to save and restore the MPC address by the MCCNDD and MRCNDD operations Reset type: SYSRSn
11	MEALLOW	R	0h	MEALLOW Status This bit enables and disables CLA write access to EALLOW protected registers This is independent of the state of the EALLOW bit in the main CPU status register This status bit can be saved and restored by the MMOV32 STF, mem32 instruction Reset type: SYSRSn 0h (R/W) = The CLA cannot write to EALLOW protected registers. This bit is cleared by the CLA instruction, MEDIS. 1h (R/W) = The CLA is allowed to write to EALLOW protected registers. This bit is set by the CLA instruction, MEALLOW.
10	RESERVED	R	0h	Reserved



**Table 7-61. \_MSTF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	RNDF32	R	0h	<p>Round 32-bit Floating-Point Mode</p> <p>Use the MSETFLG and MMOV32 MSTF, mem32 instructions to change the rounding mode</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = If this bit is zero, the MMPYF32, MADDF32 and MSUBF32 instructions will round to zero (truncate).</p> <p>1h (R/W) = If this bit is one, the MMPYF32, MADDF32 and MSUBF32 instructions will round to the nearest even value.</p>
8-7	RESERVED	R	0h	Reserved
6	TF	R	0h	<p>Test Flag</p> <p>The MTESTTF instruction can modify this flag based on the condition tested The MSETFLG and MMOV32 MSTF, mem32 instructions can also be used to modify this flag</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The condition tested with the MTESTTF instruction is false.</p> <p>1h (R/W) = The condition tested with the MTESTTF instruction is true.</p>
5-4	RESERVED	R	0h	Reserved
3	ZF	R	0h	<p>Zero Flag</p> <ul style="list-style-type: none"> <li>- Instructions that modify this flag based on the floating-point value stored in the destination register: MMOV32, MMOVD32, MABSF32, MNEGF32</li> <li>- Instructions that modify this flag based on the floating-point result of the operation: MCMPF32, MMAXF32, and MMINF32</li> <li>- Instructions that modify this flag based on the integer result of the operation: MMOV16, MAND32, MOR32, MXOR32, MCMP32, MASR32, MLSR32 and MLSL32</li> </ul> <p>The MSETFLG and MMOV32 MSTF, mem32 instructions can also be used to modify this flag</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The value is not zero</p> <p>1h (R/W) = The value is zero</p>
2	NF	R	0h	<p>Negative Flag</p> <ul style="list-style-type: none"> <li>- Instructions that modify this flag based on the floating-point value stored in the destination register: MMOV32, MMOVD32, MABSF32, MNEGF32</li> <li>- Instructions that modify this flag based on the floating-point result of the operation: MCMPF32, MMAXF32, and MMINF32</li> <li>- Instructions that modify this flag based on the integer result of the operation: MMOV16, MAND32, MOR32, MXOR32, MCMP32, MASR32, MLSR32 and MLSL32</li> </ul> <p>The MSETFLG and MMOV32 MSTF, mem32 instructions can also be used to modify this flag</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The value is not negative</p> <p>1h (R/W) = The value is negative</p>

**Table 7-61. \_MSTF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	LUF	R	0h	<p>Latched Underflow Flag</p> <p>The following instructions will set this flag to 1 if an underflow occurs: MMPYF32, MADD32, MSUBF32, MMACF32, MEINVF32, MEISQRTF32</p> <p>The MSETFLG and MMOV32 MSTF, mem32 instructions can also be used to modify this flag</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = An underflow condition has not been latched</p> <p>1h (R/W) = An underflow condition has been latched</p>
0	LVF	R	0h	<p>Latched Overflow Flag</p> <p>The following instructions will set this flag to 1 if an overflow occurs: MMPYF32, MADD32, MSUBF32, MMACF32, MEINVF32, MEISQRTF32</p> <p>The MSETFLG and MMOV32 MSTF, mem32 instructions can also be used to modify this flag</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = An overflow condition has not been latched</p> <p>1h (R/W) = An overflow condition has been latched</p>


### 7.8.4.26 **\_MR0 Register (Offset = 30h) [Reset = 00000000h]**

\_MR0 is shown in [Figure 7-35](#) and described in [Table 7-62](#).

Return to the [Summary Table](#).

CLA Floating-Point Result Register 0

**Figure 7-35. \_MR0 Register**



**Table 7-62. \_MR0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R	0h	CLA Result Register 0 Reset type: SYSRSn


### 7.8.4.27 \_MR1 Register (Offset = 34h) [Reset = 00000000h]

\_MR1 is shown in [Figure 7-36](#) and described in [Table 7-63](#).

Return to the [Summary Table](#).

CLA Floating-Point Result Register 1

**Figure 7-36. \_MR1 Register**



**Table 7-63. \_MR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R	0h	CLA Result Register 1 Reset type: SYSRSn


### 7.8.4.28 \_MR2 Register (Offset = 38h) [Reset = 00000000h]

\_MR2 is shown in [Figure 7-37](#) and described in [Table 7-64](#).

Return to the [Summary Table](#).

CLA Floating-Point Result Register 2

**Figure 7-37. \_MR2 Register**



**Table 7-64. \_MR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R	0h	CLA Result Register 2 Reset type: SYSRSn


### 7.8.4.29 \_MR3 Register (Offset = 3Ch) [Reset = 0000000h]

\_MR3 is shown in [Figure 7-38](#) and described in [Table 7-65](#).

Return to the [Summary Table](#).

CLA Floating-Point Result Register 3

**Figure 7-38. \_MR3 Register**



**Table 7-65. \_MR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R	0h	CLA Result Register 3 Reset type: SYSRSn

### 7.8.4.30 \_MPSACTL Register (Offset = 42h) [Reset = 0000h]

\_MPSACTL is shown in [Figure 7-39](#) and described in [Table 7-66](#).

Return to the [Summary Table](#).

PSA Control Register

**Figure 7-39. \_MPSACTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
MPA2CFG		MPA2CLEAR	MPA1CLEAR	MDWDBCYC	MDWDBSTART	MPABCYC	MPABSTART
R/W-0h		R-0/W1S-0h	R-0/W1S-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 7-66. \_MPSACTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-6	MPA2CFG	R/W	0h	CLA PSA2 Polynomial Configuration Bits: These bits configure the type of polynomial used for PSA2. The polynomials chosen are commonly used in the industry: Mode Polynomial Type 0,0 PSA 0,1 CRC32 1,0 CRC16 1,1 CRC16-CCITT Note: [1] Polynomial configuration should be performed when PSA2 is stopped. Reset type: SYSRSn
5	MPA2CLEAR	R-0/W1S	0h	CLA PSA2 Clear Bit: Writing of '1' will clear contents of PSA2 register. Writes of '0' are ignored. Always reads back a '0' Note: Clearing operation should be performed when PSA2 is stopped. Reset type: SYSRSn
4	MPA1CLEAR	R-0/W1S	0h	CLA PSA1 Clear Bit: Writing of '1' will clear contents of PSA1 register. Writes of '0' are ignored. Always reads back a '0' Note: Clearing operation should be performed when PSA1 is stopped. Reset type: SYSRSn
3	MDWDBCYC	R/W	0h	CLA Data Write Data Bus PSA2 Cycle or Event Based Bit: 0 PSA2 calculated on every cycle 1 PSA2 calculated on every bus event Reset type: SYSRSn
2	MDWDBSTART	R/W	0h	CLA Data Write Data Bus PSA2 Start/Stop Bit: 0 PSA2 stopped 1 PSA2 start Reset type: SYSRSn
1	MPABCYC	R/W	0h	CLA Program Address Bus PSA1 Cycle/Event Based Bit: 0 PSA1 calculated on every cycle 1 PSA1 calculated on every bus event Reset type: SYSRSn

**Table 7-66. \_MPSACTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	MPABSTART	R/W	0h	CLA Program Address Bus PSA1 Start/Stop Bit: 0 PSA1 stopped 1 PSA1 start Reset type: SYSRSn



### 7.8.4.31 \_MPSA1 Register (Offset = 44h) [Reset = 00000000h]

\_MPSA1 is shown in [Figure 7-40](#) and described in [Table 7-67](#).

Return to the [Summary Table](#).

PSA1 Register

**Figure 7-40. \_MPSA1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
i32																															
R/W-0h																															

**Table 7-67. \_MPSA1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R/W	0h	<p>PSA1 Value: Reading this register gives the current PSA1 value. The value can be read at any time.</p> <p>Writes to this register are allowed to initialize the PSA1 to a known value. Writes to this register should only be made when PSA1 is stopped.</p> <p>Register value is cleared to zero by reset or by writing to the MPSA1CLEAR bit in the MPSACTL register.</p> <p>Reset type: SYSRSn</p>

### 7.8.4.32 \_MPSA2 Register (Offset = 46h) [Reset = 00000000h]

\_MPSA2 is shown in [Figure 7-41](#) and described in [Table 7-68](#).

Return to the [Summary Table](#).

PSA2 Register

**Figure 7-41. \_MPSA2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
i32																															
R/W-0h																															

**Table 7-68. \_MPSA2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R/W	0h	<p>PSA2 Value: Reading this register gives the current PSA2 value. The value can be read at any time.</p> <p>Writes to this register are allowed to initialize the PSA2 to a known value. Writes to this register should only be made when PSA2 is stopped.</p> <p>Register value is cleared to zero by reset or by writing to the MPSA2CLEAR bit in the MPSACTL register.</p> <p>Reset type: SYSRSn</p>

Chapter 8

# Neural-network Processing Unit (NPU)

---



This chapter describes the features and operation of the Neural-network Processing Unit, used to improve the efficiency of machine learning inferencing.

<b>8.1 Introduction</b> .....	<b>1052</b>
-------------------------------	-------------

## 8.1 Introduction

The Neural-network Processing Unit (NPU) can support intelligent inferencing running pre-trained models. Capable of 600–1200MOPS (Mega Operations Per Second) with example model support for ARC fault detection or Motor Fault detection, the NPU provides up to 10x Neural Network (NN) inferencing cycle improvement versus a software only based implementation. Load and train models with tools from TI: Model Composer GUI or TI's command-line Modelmaker tool for an advanced set of capabilities. Both of these options automatically generate source code for the C28x, eliminating the need to manually write code.

Figure 8-1 shows the toolchain and steps to add NPU support to a project, starting with importing or using existing models from TI, training the models, generating the associated software libraries, and integrating into an existing Code Composer Studio™ IDE project.




Figure 8-1. NPU Development Flow

### 8.1.1 NPU Related Collateral

#### Foundational Materials

- [Model Composer](#)

#### Expert Materials

- [Neural Network Compiler](#)
- [Tiny ML ModelMaker](#)

Chapter 9  
**Dual-Clock Comparator (DCC)**

---



This chapter describes the Dual-Clock Comparator (DCC) module.

<b>9.1 Introduction</b> .....	<b>1054</b>
<b>9.2 Module Operation</b> .....	<b>1055</b>
<b>9.3 Interrupts</b> .....	<b>1061</b>
<b>9.4 Software</b> .....	<b>1062</b>
<b>9.5 DCC Registers</b> .....	<b>1064</b>

## 9.1 Introduction

The dual-clock comparator module is used for evaluating and monitoring the clock input based on a second clock, which can be a more accurate and reliable version. This instrumentation is used to detect faults in clock source or clock structures, thereby enhancing the system's safety metrics.


### 9.1.1 Features

The main features of each of the DCC modules are:

- Allows the application to make sure that a fixed ratio is maintained between frequencies of two clock signals.
- Supports the definition of a programmable tolerance window in terms of the number of reference clock cycles.
- Supports continuous monitoring without requiring application intervention.
- Supports a single-sequence mode for spot measurements.
- Allows the selection of a clock source for each of the counters, resulting in several specific use cases.

### 9.1.2 Block Diagram

Figure 9-1 shows how the DCC connects to the rest of the system. Figure 9-2 shows the main concept of the DCC module.



**Figure 9-1. DCC Module Overview**




Figure 9-2. DCC Operation

## 9.2 Module Operation

As shown in Figure 9-2, DCC contains three counters – Counter0, Valid0 and Counter1. Initially, all counters are loaded with the user-defined, pre-load value. Counter0 and Counter1 start decrementing once the DCC is enabled at rates determined by the frequencies of Clock0 and Clock1, respectively. When Counter0 equals 0 (expires), the Valid0 counter decrements at a rate determined by Clock0. If Counter1 decrements to 0 in the valid window, then no error is generated and Clock1 is considered to be good within allowable tolerance as configured by the user.

### 9.2.1 Configuring DCC Counters

Counter0 and Counter1 are configured based on the ratio between the frequencies of Clock0 and Clock1 ( $F_{clk1} \times \text{Counter0} = F_{clk0} \times \text{Counter1}$ ). The Valid0 counter provides tolerance and is configured based on the error in DCC. Since Clock0 and Clock1 are asynchronous, the start and stop of the counters do not occur synchronously. Hence, while configuring the counters, two different sources of errors must be accounted for:

- DCC Errors due to the asynchronous timing of Clock0 and Clock1: this depends on the frequency of Clock0 and Clock1:
  - If  $F_{clk1} > F_{clk0}$ , then Async. Error (in Clock0 cycles) =  $2 + 2 \times (F_{sysclk}/F_{clk0})$
  - If  $F_{clk1} < F_{clk0}$ , then Async. Error (in Clock0 cycles) =  $2 \times (F_{clk0}/F_{clk1}) + 2 \times (F_{sysclk}/F_{clk0})$
  - If  $F_{clk1}$  is unknown, then Async. Error (in Clock0 cycles) =  $2 + 2 \times (F_{sysclk}/F_{clk0})$
- Digitization Error = 8 Clock0 cycles

#### DCC Error (in Clock0 Cycles) = Async. Error + Digitization Error

DCC error shows up as a frequency error for clock under measurement. This error is DCC induced and does not represent error in frequency of clock under measurement. The application needs to take this into consideration while configuring the counters, and determine a desirable tolerance for DCC error that defines the window of measurement. To illustrate:

#### Window (in Clock0 Cycles) = (DCC Error)/(0.01 × Tolerance)

For example, if DCC Error is 10 and the tolerance desired is  $\pm 0.1\%$ , then:

$$\text{Window (in Clock0 Cycles)} = 10 / (0.01 \times 0.1) = 10000$$

Based on above formula for Window, if the desired tolerance is low, then the counter values are large and increase the window of measurement. This means that counter values for a tolerance of 0.1% are larger than that of 0.2%. So, based on the application defined tolerance, define the window of measurement in terms of Clock0 cycles.

The clock under measurement can have an allowed frequency error. If this error is expected, then the error can also be accounted while configuring counters. For example, if measuring INTOSC1/2 frequency using an external crystal as a reference clock, the allowable tolerance of INTOSC1/2 (for example,  $\pm 1\%$ ) can be accounted for and factored into the counter configuration. The formula is:

$$\text{Frequency Error Allowed (in Clock0 Cycles)} = \text{Window} \times (\text{Allowable Frequency Tolerance (in \%)} / 100)$$

$$\text{Total Error (in Clock0 Cycles)} = \text{DCC Error} + \text{Frequency Error Allowed}$$

The following equations are used to configure counter values:

$$\text{Counter0 (DCCNTSEED0)} = \text{Window} - \text{Total Error}$$

$$\text{Valid0 (DCCVALIDSEED0)} = 2 \times \text{Total Error}$$

$$\text{Counter1 (DCCNTSEED1)} = \text{Window} \times (F_{clk1}/F_{clk0})$$

#### Note

Counter1 is a 20-bit counter, so the maximum possible value cannot exceed 1048575. If the value does exceed, then increase the desired Tolerance for DCC error, so that Window of measurement is lowered. The following formula can be used to compute minimum tolerance possible:

$$\text{Tolerance (\%)} = (100 \times \text{DCC Error} \times (F_{clk1}/F_{clk0})) / 1048575$$



### 9.2.2 Single-Shot Measurement Mode

The DCC module can be programmed to count down one time by enabling the single-shot mode. In this mode, the DCC stops operating when the down counter0 and the valid counter0 reach 0.

At the end of one sequence of counting down in this single-shot mode, the DCC gets disabled automatically, which prevents further counting. This mode is typically used for spot-checking the frequency of a signal.

#### Example-1: Validating PLLRAWCLK frequency

A practical example of the usage is to validate the PLL output clock frequency using the XTAL as the reference clock. Assume XTAL is 10MHz, PLL output frequency is 100MHz, SYSCLK is 100MHz, allowable Frequency Tolerance is 0.1%, and DCC Tolerance required is 0.1%. The measurement sequence proceeds as follows:

- Set Clock0 source for Counter0 and Valid0 as XTAL, and Clock1 source for Counter1 as PLL output clock.
- Based on the equations defined in [Section 9.2.1](#), calculated seed values for Counters can be Counter0 = 29940; Valid0 = 120; Counter1 = 300000
- Once the DCC is enabled, the counters Counter0 and Counter1 both start counting down from the seed values.
- When Counter0 reaches zero, Counter0 automatically triggers the Valid0 counter.
- When Valid0 reaches zero and Counter1 is not zero, an ERROR status flag is set and a "DCC error" is sent to the PIE. Counter1 is frozen so that the counter stops counting down any further. The application can enable an interrupt to be generated from the PIE whenever this DCC error is indicated. Refer to the PIE Channel Mapping table in the *System Control and Interrupts* chapter to determine the channel mapping of the DCC Interrupt.
- The application then needs to clear the ERROR status flag and restart the DCC module so that the module is ready for the next spot measurement.

If there is no error generated at the end of the sequence, then the DONE status flag is set and a DONE interrupt is generated. The application must clear the DONE flag before restarting the DCC.

#### Error Conditions:

An error condition is generated by any one of the following:

1. Counter1 counts down to 0 before Counter0 reaches 0. This means that Clock1 is faster than expected, or Clock0 is slower than expected. This error includes the case when Clock0 is stuck at 1 or 0.
2. Counter1 does not reach 0 even when Counter0 and Valid0 have both reached 0. This means that Clock1 is slower than expected. This error includes the case when Clock1 is stuck at 1 or 0.

Any error freezes the counters from counting. An application can then read out the counter values to help determine what caused the error.

### Example-2: Measuring AUXCLKIN frequency

Another example of single-shot mode is to measure the frequency of AUXCLKIN (unknown frequency) using INTOSC1 (10MHz) as the reference clock and SYSClk is 10MHz. The measurement sequence proceeds as follows:

- Set Clock0 source for Counter0 and Valid0 as INTOSC1 (10MHz), and Clock1 source for Counter1 as AUXCLKIN.
- Now configure counter values using equations in [Section 9.2.1](#). For tolerance = ±0.1%, Total Error = 10 clock0 cycles; Window = 10000 clock0 cycles; Counter0 = 9990; Valid0 = 20. Since Clock1 frequency (Fclk1) is unknown, the Counter1 value can be set to the maximum value, 1048575 (0xFFFFF).
- Once the DCC is enabled, the counters Counter0 and Counter1 both start counting down from the seed values.
- Since Counter1 is set to the maximum value, 1048575, the counter does not expire when Counter0 and Valid0 have expired. This generates an error that is expected and the application ignores this error and uses Counter1 values to compute the frequency of Clock1 (Fclk1).
- Knowing the frequency of Clock0 (INTOSC1), Fclk0 = 10MHz, and using [Equation 2](#), the frequency of AUXCLKIN, Fclk1, can be measured:

$$F_{clk1} = \frac{F_{clk0} \times (1048575 - \text{Meas. Counter1})}{(\text{Counter0} + \text{Valid0})} = \frac{10 \times (1048575 - \text{Meas. Counter1})}{(9990 + 20)} \quad (2)$$

### 9.2.3 Continuous Monitoring Mode

In this mode, the DCC is used by the application to make sure that two clock signals maintain the correct frequency ratio. Suppose the application wants to make sure that the PLL output signal always maintains a fixed frequency relationship with the XTAL:

- In this case, the application can use the XTAL as the Clock0 signal (for Counter0 and Valid0) and the PLL output as the Clock1 (for Counter1).
- The seed values of Counter0, Valid0 and Counter1 are selected based on the equations defined in [Section 9.2.1](#) such that if the actual frequencies of Clock0 and Clock1 are equal to the expected frequencies, then the Counter1 reaches zero during the count down of the Valid0 counter.
- If the Counter1 reaches zero during the count down of the Valid0 counter, then all the counters (Counter0, Valid0, Counter1) are reloaded with the initial seed values.
- This sequence of counting down and checking then continues as long as there is no error, or until the DCC module is disabled.
- The counters must get reloaded if the application resets and restarts the DCC module.

#### Error Conditions:

An error condition is generated by one of the following:


1. Counter1 counts down to 0 before Counter0 reaches 0. This means that Clock1 is faster than expected or Clock0 is slower than expected. This condition includes the case when Clock0 is stuck at 1 or 0.
2. Counter1 does not reach 0 even when Counter0 and Valid0 have both reached 0. This means that Clock1 is slower than expected. This condition includes the case when Clock1 is stuck at 1 or 0.

Any error freezes the counters from counting. An application can then read out the counter values to help determine what caused the error.


### 9.2.4 Error Conditions

While operating in continuous mode, the counters get reloaded with the seed values and continue counting down under the following conditions:


- The module is reset or restarted by the application, OR
- Counter0, Valid 0, and Counter1 all reach 0 without any error.




**Figure 9-3. Counter Relationship**




**Figure 9-4. Clock1 Slower Than Clock0 - Results in an Error and Stops Counting**



**Figure 9-5. Clock1 Faster Than Clock0 - Results in an Error and Stops Counting**



**Figure 9-6. Clock1 Not Present - Results in an Error and Stops Counting**



**Figure 9-7. Clock0 Not Present - Results in an Error and Stops Counting**

### 9.3 Interrupts

DCC generates an interrupt on either of two events:

- DCC finishes counting and all the counters expire within a defined window indicating DONE operation, provided `DCCGCTRL.DONENA = 1`.
- DCC finishes counting with error where counters do not expire in a defined window. This indicates an ERROR event, and sets an interrupt provided `DCCGCTRL.ERRENA = 1`.

Interrupts generated by DONE or ERROR events are ORed and flagged as a `SYS_ERR` interrupt. Refer to the PIE Channel Mapping table in the *System Control and Interrupts* chapter to determine the interrupt channel mapping. The application interrupt service routine needs to check the status flag inside the `DCCSTATUS` register to determine whether the interrupt is due to ERROR or DONE.

DCC Error interrupts can also be configured as a Non-Maskable Interrupt (NMI) by enabling the `CLKFAILCFG.DCCx_ERROR_EN` flag.

## 9.4 Software

### 9.4.1 DCC Registers to Driverlib Functions

**Table 9-1. DCC Registers to Driverlib Functions**

File	Driverlib Function
<b>DCCGCTRL</b>	
dcc.h	DCC_enableModule
dcc.h	DCC_disableModule
dcc.h	DCC_enableErrorSignal
dcc.h	DCC_enableDoneSignal
dcc.h	DCC_disableErrorSignal
dcc.h	DCC_disableDoneSignal
dcc.h	DCC_enableSingleShotMode
dcc.h	DCC_disableSingleShotMode
<b>DCCCNTSEED0</b>	
dcc.h	DCC_setCounterSeeds
<b>DCCVALIDSEED0</b>	
dcc.h	DCC_setCounterSeeds
<b>DCCCNTSEED1</b>	
dcc.h	DCC_setCounterSeeds
<b>DCCSTATUS</b>	
dcc.h	DCC_getErrorStatus
dcc.h	DCC_getSingleShotStatus
dcc.h	DCC_clearErrorFlag
dcc.h	DCC_clearDoneFlag
sysctl.c	SysCtl_isPLLValid
<b>DCCCNT0</b>	
dcc.h	DCC_getCounter0Value
<b>DCCVALID0</b>	
dcc.h	DCC_getValidCounter0Value
<b>DCCCNT1</b>	
dcc.h	DCC_getCounter1Value
<b>DCCCLKSRC1</b>	
dcc.h	DCC_setCounter1ClkSource
dcc.h	DCC_getCounter1ClkSource
<b>DCCCLKSRC0</b>	
dcc.h	DCC_setCounter0ClkSource
dcc.h	DCC_getCounter0ClkSource

### 9.4.2 DCC Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/dcc

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

#### 9.4.2.1 DCC Single shot Clock measurement

FILE: dcc\_ex2\_single\_shot\_measurement.c

This program demonstrates Single Shot measurement of the INTOSC2 clock post trim using XTAL as the reference clock.

The Dual-Clock Comparator Module 0 is used for the clock measurement. The clocksource0 is the reference clock (Fclk0 = 20Mhz) and the clocksource1 is the clock that needs to be measured (Fclk1 = 10Mhz). Since the frequency of the clock1 needs to be measured an initial seed is set to the max value of the counter.

Please refer to the TRM for details on counter seed values to be set.

#### *External Connections*

- None

#### *Watch Variables*

- *result* - Status if the INTOSC2 clock measurement completed successfully.
- *meas\_freq1* - measured clock frequency, in this case for INTOSC2.

#### **9.4.2.2 DCC Single shot Clock verification**

FILE: dcc\_ex1\_single\_shot\_verification.c

This program uses the XTAL clock as a reference clock to verify the frequency of the PLLRAW clock.

The Dual-Clock Comparator Module 0 is used for the clock verification. The clocksource0 is the reference clock (Fclk0 = 20Mhz) and the clocksource1 is the clock that needs to be verified (Fclk1 = 150Mhz). Seed is the value that gets loaded into the Counter.

Please refer to the TRM for details on counter seed values to be set.

#### *External Connections*

- None

#### *Watch Variables*

- *status/result* - Status of the PLLRAW clock verification

#### **9.4.2.3 DCC Continuous clock monitoring**

FILE: dcc\_ex3\_continuous\_monitoring\_of\_clock\_syscfg.c

This program demonstrates continuous monitoring of PLL Clock in the system using INTOSC2 as the reference clock. This would trigger an interrupt on any error, causing the decrement/ reload of counters to stop. The Dual-Clock Comparator Module 0 is used for the clock monitoring. The clocksource0 is the reference clock (Fclk0 = 10Mhz) and the clocksource1 is the clock that needs to be monitored (Fclk1 = 150Mhz). The clock0 and clock1 seed are set automatically by the error tolerances defined in the sysconfig file included this project. For the sake of demo an un-realistic tolerance is assumed to generate an error on continuous monitoring.

Please refer to the TRM for details on counter seed values to be set. Note : When running in flash configuration it is good to do a reset & restart after loading the example to remove any stale flags/states.

#### *External Connections*

- None

#### *Watch Variables*

- *status/result* - Status of the PLLRAW clock monitoring
- *cnt0* - Counter0 Value measure when error is generated
- *cnt1* - Counter1 Value measure when error is generated
- *valid* - Valid0 Value measure when error is generated

#### **9.4.2.4 DCC Continuous clock monitoring**

FILE: dcc\_ex3\_continuous\_monitoring\_of\_clock.c

This program demonstrates continuous monitoring of PLL Clock in the system using INTOSC2 as the reference clock. This would trigger an interrupt on any error, causing the decrement/ reload of counters to stop.

The Dual-Clock Comparator Module 0 is used for the clock monitoring. The clocksource0 is the reference clock (Fclk0 = 10Mhz) and the clocksource1 is the clock that needs to be monitored (Fclk1 = 150Mhz). The clock0 and clock1 seed are set to achieve a window of 400us. Seed is the value that gets loaded into the Counter. For the sake of demo a slight variance is given to clock1 seed value to generate an error on continuous monitoring.

Please refer to the TRM for details on counter seed values to be set. Note : When running in flash configuration it is good to do a reset & restart after loading the example to remove any stale flags/states.

#### External Connections

- None

#### Watch Variables

- *status/result* - Status of the PLLRAW clock monitoring
- *cnt0* - Counter0 Value measure when error is generated
- *cnt1* - Counter1 Value measure when error is generated
- *valid* - Valid0 Value measure when error is generated

#### 9.4.2.5 DCC Detection of clock failure

FILE: dcc\_ex4\_clock\_fail\_detect.c

This program demonstrates clock failure detection on continuous monitoring of the PLL Clock in the system using XTAL as the osc clock source. Once the oscillator clock fails, it would trigger a DCC error interrupt, causing the decrement/ reload of counters to stop. In this examples, the clock failure is simulated by turning off the XTAL oscillator. Once the ISR is serviced, the osc source is changed to INTOSC1 and the PLL is turned off.

The Dual-Clock Comparator Module 0 is used for the clock monitoring. The clocksource0 is the reference clock (Fclk0 = 20Mhz) and the clocksource1 is the clock that needs to be monitored (Fclk1 = 150Mhz). Seed is the value that gets loaded into the Counter.

In the current example, the XTAL is expected to be a Resonator running in Crystal mode which is later switched off to simulate the clock failure. If an SE Crystal is used, you will need to physically disconnect the clock on the board. Please refer to the TRM for details on counter seed values to be set. Note : When running in flash configuration it is good to do a reset & restart after loading the example to remove any stale flags/states.

#### External Connections

- None

#### Watch Variables

- *status/result* - Status of the clock failure detection

## 9.5 DCC Registers

This Section describes the DCC Registers.

### 9.5.1 DCC Base Address Table

**Table 9-2. DCC Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
Dcc0Regs	<a href="#">DCC_REGS</a>	DCC0_BASE	0x0005_E700	YES	-	-	YES
Dcc1Regs	<a href="#">DCC_REGS</a>	DCC1_BASE	0x0005_E740	YES	-	-	YES



### 9.5.2 DCC\_REGS Registers

Table 9-3 lists the memory-mapped registers for the DCC\_REGS registers. All register offset addresses not listed in Table 9-3 should be considered as reserved locations and the register contents should not be modified.

**Table 9-3. DCC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	DCCGCTRL	Starts / stops the counters. Clears the error signal.		<a href="#">Go</a>
8h	DCCCNTSEED0	Seed value for the counter attached to Clock Source 0.		<a href="#">Go</a>
Ch	DCCVALIDSEED0	Seed value for the timeout counter attached to Clock Source 0.		<a href="#">Go</a>
10h	DCCCNTSEED1	Seed value for the counter attached to Clock Source 1.		<a href="#">Go</a>
14h	DCCSTATUS	Specifies the status of the DCC Module.		<a href="#">Go</a>
18h	DCCCNT0	Value of the counter attached to Clock Source 0.		<a href="#">Go</a>
1Ch	DCCVALID0	Value of the valid counter attached to Clock Source 0.		<a href="#">Go</a>
20h	DCCCNT1	Value of the counter attached to Clock Source 1.		<a href="#">Go</a>
24h	DCCCLKSRC1	Selects the clock source for Counter 1.		<a href="#">Go</a>
28h	DCCCLKSRC0	Selects the clock source for Counter 0.		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 9-4 shows the codes that are used for access types in this section.

**Table 9-4. DCC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
R-1	R -1	Read Returns 1s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 9.5.2.1 DCCGCTRL Register (Offset = 0h) [Reset = 00005555h]

DCCGCTRL is shown in [Figure 9-8](#) and described in [Table 9-5](#).

Return to the [Summary Table](#).

Starts / stops the counters. Clears the error signal.

**Figure 9-8. DCCGCTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DONEENA				SINGLESHOT				ERRENA				DCCENA			
R/W-5h				R/W-5h				R/W-5h				R/W-5h			

**Table 9-5. DCCGCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	DONEENA	R/W	5h	DONE Enable Enables/disables the done interrupt signal, but has no effect on the done status flag in DCCSTAT register. 0101 The done signal is disabled Others The done signal is enabled Reset type: SYSRSn
11-8	SINGLESHOT	R/W	5h	Single-Shot Enable Enables/disables repetitive operation of the DCC. 1010: Stop counting when COUNTER0 and VALID0 both reach zero 1011: Reserved Others: Continuously repeat (until error) Reset type: SYSRSn
7-4	ERRENA	R/W	5h	Error Enable Enables/disables the error signal. 0101 The error signal is disabled Others The error signal is enabled Reset type: SYSRSn
3-0	DCCENA	R/W	5h	DCC Enable Starts and stops the operation of the DCC. 0101 Counters are stopped Others Counters are running Reset type: SYSRSn

### 9.5.2.2 DCCNTSEED0 Register (Offset = 8h) [Reset = 0000000h]

DCCNTSEED0 is shown in [Figure 9-9](#) and described in [Table 9-6](#).

Return to the [Summary Table](#).

Seed value for the counter attached to Clock Source 0.

**Figure 9-9. DCCNTSEED0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												COUNTSEED0																			
R-0h												R/W-0h																			

**Table 9-6. DCCNTSEED0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-0	COUNTSEED0	R/W	0h	Seed Value for Counter 0 Contains the seed value that gets loaded into Counter 0 (Clock Source 0). NOTE: Operating the DCC with '0' in the COUNTSEED0 register will result in undefined operation. Reset type: SYSRSn

### 9.5.2.3 DCCVALIDSEED0 Register (Offset = Ch) [Reset = 0000000h]

DCCVALIDSEED0 is shown in [Figure 9-10](#) and described in [Table 9-7](#).

Return to the [Summary Table](#).

Seed value for the timeout counter attached to Clock Source 0.

**Figure 9-10. DCCVALIDSEED0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALIDSEED															
R-0h																R/W-0h															

**Table 9-7. DCCVALIDSEED0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALIDSEED	R/W	0h	Seed Value for Valid Duration Counter 0 Contains the seed value that gets loaded into the valid duration counter for Clock Source 0. NOTE: Operating the DCC with '0' in the VALIDSEED0 register will result in undefined operation. VALID0 defines a window in which COUNT1 expires. This window is meant to be at least four cycles wide. Do not program a value less than '4' into the VALID0 register. Reset type: SYSRSn

### 9.5.2.4 DCCNTSEED1 Register (Offset = 10h) [Reset = 0000000h]

DCCNTSEED1 is shown in [Figure 9-11](#) and described in [Table 9-8](#).

Return to the [Summary Table](#).

Seed value for the counter attached to Clock Source 1.

**Figure 9-11. DCCNTSEED1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												COUNTSEED1																			
R-0h												R/W-0h																			

**Table 9-8. DCCNTSEED1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-0	COUNTSEED1	R/W	0h	Seed Value for Counter 1 Contains the seed value that gets loaded into Counter 1 (Clock Source 1). NOTE: Operating the DCC with '0' in the COUNTSEED1 register will result in undefined operation. Reset type: SYSRSn

### 9.5.2.5 DCCSTATUS Register (Offset = 14h) [Reset = 0000000h]

DCCSTATUS is shown in [Figure 9-12](#) and described in [Table 9-9](#).

Return to the [Summary Table](#).

Specifies the status of the DCC Module.

**Figure 9-12. DCCSTATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						DONE	ERR
R-0h						R/W-0h	R/W-0h

**Table 9-9. DCCSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	DONE	R/W	0h	Single-Shot Done Flag Indicates when single-shot mode is complete without error. Writing a '1' to this bit clears the flag. 0 Single-shot mode has not completed. 1 Single-shot mode has completed. Reset type: SYSRSn
0	ERR	R/W	0h	Error Flag Indicates whether or not an error has occurred. Writing a '1' to this bit clears the flag. 0 No errors have occurred. 1 An error has occurred. Reset type: SYSRSn

### 9.5.2.6 DCCNT0 Register (Offset = 18h) [Reset = 0000000h]

DCCNT0 is shown in [Figure 9-13](#) and described in [Table 9-10](#).

Return to the [Summary Table](#).

Value of the counter attached to Clock Source 0.

**Figure 9-13. DCCNT0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												COUNT0																			
R-0h												R-0h																			

**Table 9-10. DCCNT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-0	COUNT0	R	0h	Current Value of Counter 0 Reset type: SYSRSn

### 9.5.2.7 DCCVALID0 Register (Offset = 1Ch) [Reset = 0000000h]

DCCVALID0 is shown in [Figure 9-14](#) and described in [Table 9-11](#).

Return to the [Summary Table](#).

Value of the valid counter attached to Clock Source 0.

**Figure 9-14. DCCVALID0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALID0															
R-0h																R-0h															

**Table 9-11. DCCVALID0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALID0	R	0h	Current Value of Valid 0 Reset type: SYSRSn



### 9.5.2.8 DCCNT1 Register (Offset = 20h) [Reset = 0000000h]

DCCNT1 is shown in [Figure 9-15](#) and described in [Table 9-12](#).

Return to the [Summary Table](#).

Value of the counter attached to Clock Source 1.

**Figure 9-15. DCCNT1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												COUNT1																			
R-0h												R-0h																			

**Table 9-12. DCCNT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-0	COUNT1	R	0h	Current Value of Counter 1 Reset type: SYSRSn

### 9.5.2.9 DCCCLKSRC1 Register (Offset = 24h) [Reset = 0000000h]

DCCCLKSRC1 is shown in [Figure 9-16](#) and described in [Table 9-13](#).

Return to the [Summary Table](#).

Selects the clock source for Counter 1.

**Figure 9-16. DCCCLKSRC1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY				RESERVED						CLKSRC1					
R-0/W-0h				R-0h						R/W-0h					

**Table 9-13. DCCCLKSRC1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	KEY	R-0/W	0h	Enables or Disables Clock Source Write for COUNT1 1010 The CLKSRC field selects the clock source for COUNT1. Others: Previous values retained new writes on register fields has no impact. Reset type: SYSRSn
11-6	RESERVED	R	0h	Reserved
5-0	CLKSRC1	R/W	0h	Clock Source Select for Counter 1 Specifies the clock source for COUNT1, when the KEY field enables this feature. Note: Any values not explicitly defined below are reserved. Reset type: SYSRSn 0h (R/W) = Direct output of SYSPLL CLKOUT 1h (R/W) = Reserved 2h (R/W) = INTOSC1 output clock 3h (R/W) = INTOSC2 output clock 4h (R/W) = Reserved 5h (R/W) = Reserved 6h (R/W) = CPU1 system clock. 7h (R/W) = Reserved 8h (R/W) = Reserved 9h (R/W) = Input 15 of INPUTXBAR1 Ah (R/W) = Auxiliary clock input Bh (R/W) = Clock input to EPWM module Ch (R/W) = Bit clock for SPI and SCI modules Dh (R/W) = ADC conversion clock Eh (R/W) = Watchdog clock after dividers Fh (R/W) = Reserved 10h (R/W) = Reserved 11h (R/W) = Reserved 12h (R/W) = Reserved 13h (R/W) = Reserved 14h (R/W) = Reserved 15h (R/W) = Reserved 16h (R/W) = Reserved 17h (R/W) = FCLK (divided clock) output from Flash wrapper 18h (R/W) = Input 11 of INPUTXBAR1 19h (R/W) = Input 12 of INPUTXBAR1 1Ah (R/W) = MCANA bit clock 1Bh (R/W) = MCANB bit clock 1Ch (R/W) = USB bit clock 1Dh (R/W) = Input 11 of INPUTXBAR2 1Eh (R/W) = Input 12 of INPUTXBAR2

### 9.5.2.10 DCCCLKSRC0 Register (Offset = 28h) [Reset = 0000000h]

DCCCLKSRC0 is shown in [Figure 9-17](#) and described in [Table 9-14](#).

Return to the [Summary Table](#).

Selects the clock source for Counter 0.

**Figure 9-17. DCCCLKSRC0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY				RESERVED								CLKSRC0			
R-0/W-0h				R-0h								R/W-0h			

**Table 9-14. DCCCLKSRC0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	KEY	R-0/W	0h	Enables or Disables Clock Source Write for COUNT0 1010: The CLKSRC0 field written with key gets updated to with new selection to clock COUNT0. Others: Previous values retained new writes on register fields has no impact. Reset type: SYSRSn
11-5	RESERVED	R	0h	Reserved
4-0	CLKSRC0	R/W	0h	Clock Source Select for Counter 0 Specifies the clock source for COUNT0, when the KEY field enables this feature. Note: All values not defined below are reserved. Reset type: SYSRSn 0h (R/W) = Crystal oscillator output 1h (R/W) = INTOSC1 output 2h (R/W) = INTOSC2 output 4h (R/W) = TCK pin input 5h (R/W) = CPU1 system clock 8h (R/W) = Auxiliary clock input Ch (R/W) = Input 16 of INPUTXBAR1 Eh (R/W) = Reserved Fh (R/W) = Reserved

Chapter 10

## General-Purpose Input/Output (GPIO)

---



The GPIO module controls the device's digital and analog I/O multiplexing, which uses shared pins to maximize application flexibility. The pins are named by the general-purpose I/O name (for example, GPIO0, GPIO25, GPIO58). These pins can be individually selected to operate as digital I/O (also called GPIO mode), or connected to one of several peripheral I/O signals. The input signals can be qualified to remove unwanted noise.

<b>10.1 Introduction</b> .....	<b>1077</b>
<b>10.2 Configuration Overview</b> .....	<b>1079</b>
<b>10.3 Digital Inputs on ADC Pins (AIOs)</b> .....	<b>1080</b>
<b>10.4 Digital Inputs and Outputs on ADC Pins (AGPIOs)</b> .....	<b>1080</b>
<b>10.5 Digital General-Purpose I/O Control</b> .....	<b>1082</b>
<b>10.6 Input Qualification</b> .....	<b>1083</b>
<b>10.7 USB Signals</b> .....	<b>1088</b>
<b>10.8 PMBUS and I2C Signals</b> .....	<b>1088</b>
<b>10.9 GPIO and Peripheral Muxing</b> .....	<b>1089</b>
<b>10.10 Internal Pullup Configuration Requirements</b> .....	<b>1096</b>
<b>10.11 Software</b> .....	<b>1096</b>
<b>10.12 GPIO Registers</b> .....	<b>1102</b>

## 10.1 Introduction

Up to twelve independent peripheral signals are multiplexed on a single GPIO-enabled pin in addition to the CPU-controlled I/O capability. Each pin output can be controlled by either a peripheral or one of the CPU controllers.

- CPU1
- CPU1.CLA

There are up to 8 possible I/O ports:

- Port A consists of GPIO0-GPIO31
- Port B consists of GPIO32-GPIO63
- Port C consists of GPIO64-GPIO95
- Port D consists of GPIO96-GPIO127
- Port E consists of GPIO128-GPIO159
- Port F consists of GPIO160-GPIO191
- Port G consists of GPIO192-GPIO223
- Port H consists of GPIO224-GPIO255

---

### Note

Some GPIO and I/O ports can be unavailable on particular devices. See the *GPIO Registers* section for available GPIO and I/O ports.

---

The analog signals on this device are multiplexed with digital inputs and outputs. Some of these analog IO (AIO) pins do not have digital output capability. Others of these pins are analog pins capable of full digital input and output capability (AGPIO). Analog pins with AIO (digital input only) capability contain "AIO" signals in the Pin Attributes table of the device data sheet. Analog pins with full input and output capability (AGPIO pins) contain "GPIO" signals in the Pin Attributes table of the device data sheet. AGPIO pins also have pin names with both analog signals and GPIO in the name.

[Figure 10-1](#) shows the GPIO logic for a single pin.

There are two key features to note in [Figure 10-1](#). The first is that the input and output paths are entirely separate, connecting only at the pin. The second is that peripheral muxing takes place far from the pin. As a result, for both CPUs and CLAs to read the physical state of the pin independent of CPU controlling and peripheral muxing is possible. Likewise, external interrupts can be generated from peripheral activity. All pin options such as input qualification and open-drain output are valid for all controllers and peripherals. However, the peripheral muxing, CPU muxing, and pin options can only be configured by CPU1. [Table 10-1](#) provides details of GPIO registers accessible by different controllers.

---

### Note

In open-drain mode, the GPIO does not drive the pin high, the GPIO can only pull the pin low. Instead, use an external pull-up to the bus voltage to drive the high level. When open-drain mode is enabled, the value in the GPyDAT register still controls the pin state. Writing a value of 1 turns off the driver to allow the external pull-up to control the pin; writing a value of 0 pulls the pin to ground. The open-drain configuration is automatically used by peripherals such as I2C and PMBus (no need to enable open-drain mode locally). This mode can also be set manually by writing to the GPyODR register and can be used when there are multiple nodes on the same net to avoid the pin contention that a push-pull driver can cause.

---




Figure 10-1. GPIO Logic for a Single Pin

Table 10-1. GPIO access by different controllers

Register Type	Function	CPU	CLA	DMA	Comments
GPIO_CTRL	Peripheral muxing, Pull Control ,etc.	Yes	NO	NO	
GPIO_DATA	GPIODAT, SET, CLEAR, TOGGLE, and pin status, etc.	Yes	Yes	NO	Based on GPxCSEL configuration.
GPIO_DATA_READ	Read back of GPIODAT register	Yes	Yes	NO	

### 10.1.1 GPIO Related Collateral

#### Foundational Materials

- [C2000 Academy - GPIO](#)

#### Getting Started Materials

- [How to Maximize GPIO Usage in C2000 Devices Application Report](#)
- [\[FAQ\] C2000 GPIO FAQ](#)

## 10.2 Configuration Overview

I/O pin configuration consists of several steps:

1. **Plan the device pin-out:** Make a list of all required peripherals for the application. Using the peripheral mux information in the device data sheet, choose which GPIOs to use for the peripheral signals. Decide which of the remaining GPIOs to use as inputs and outputs for each CPU and CLA.

Once the peripheral muxing has been chosen, implement the mux by writing the appropriate values to the GPyMUX1/2 and GPyGMUX1/2 registers. When changing the GPyGMUX value for a pin, always set the corresponding GPyMUX bits to zero first to avoid glitching in the muxes. By default, all pins are general-purpose I/Os, not peripheral signals, with the exception of GPIO35 and GPIO37.

2. **(Optional) Enable internal pullup resistors:** To enable or disable the pullup resistors, write to the appropriate bits in the GPIO pullup disable registers (GPyPUD). All pullups are disabled by default. Pullups can be used to keep input pins in a known state when there is no external signal driving them.
3. **Select input qualification:** If the pin is used as an input, specify the required input qualification, if any. The input qualification sampling period is selected in the GPyCTRL registers, while the type of qualification is selected in the GPyQSEL1 and GPyQSEL2 registers. By default, all qualification is synchronous with a sampling period equal to PLLSYSCLK, with the exception of GPIO35 and GPIO37. For an explanation of input qualification, see [Section 10.6](#).
4. **Select the direction of any general-purpose I/O pins:** For each pin configured as a GPIO, specify the direction of the pin as either input or output using the GPyDIR registers. By default, all GPIO pins are inputs. Before changing a pin to an output, load the output latch with the value to be driven by writing that value to the GPySET, GPyCLEAR, or GPyDAT registers. Once the latch is loaded, write to GPyDIR to change the pin direction. By default, all output latches are zero.

The GPyDAT\_R register can be used to read what value was written to the GPyDAT register.

5. **Select low-power mode wake-up sources:** GPIOs 0-63 can be used to wake the system up from low power modes. To select one or more GPIOs for wake-up, write to the appropriate bits in the GPIOLPMSELO and GPIOLPMSEL1 registers. These registers are part of the CPU system register space. For more information on low-power modes and GPIO wake-up, see the Low-Power Modes section in the *System Control and Interrupts* chapter.
6. **Select external interrupt sources:** Configuring external interrupts is a two-step process. First, the interrupts themselves must be enabled and the polarity must be configured using the XINTnCR registers. Second, the XINT1-5 GPIO pins must be set by selecting the sources for Input X-BAR signals 4, 5, 6, 13, and 14, respectively. For more information on the Input X-BAR architecture, see the *Crossbar (X-BAR)* chapter.

### 10.3 Digital Inputs on ADC Pins (AIOs)

Some GPIOs are multiplexed with analog pins and only have digital input functionality. These are also referred to as AIOs. Pins with only an AIO option on this port can only function in input mode. See the device data sheet for list of AIO signals. By default, these pins function as analog pins and the GPIOs are in a high-impedance state. The GPyAMSEL register is used to configure these pins for digital or analog operation.

#### Note

If digital signals with sharp edges (high dv/dt) are connected to the AIOs, cross-talk can occur with adjacent analog signals. Therefore, limit the edge rate of signals connected to AIOs if adjacent channels are being used for analog functions.

### 10.4 Digital Inputs and Outputs on ADC Pins (AGPIOs)

Some GPIOs are multiplexed with analog pins and have digital input and output functionality. These are also referred to as AGPIOs. Unlike AIOs, AGPIOs have full input and output capability. By default, the AGPIOs are not connected and must be configured. [Table 10-2](#) shows how to configure the AGPIOs. To enable the analog functionality, set the register AGPIOTRLx from analog subsystem. To enable the digital functionality, set the register GPxAMSEL from the *General-Purpose Input/Output (GPIO)* chapter.

**Table 10-2. AGPIO Configuration**

AGPIOTRLx.GPIOy (Default = 0)	GPxAMSEL.GPIOy (Default = 1)	Pin Connected To:	
		ADC	GPIOy
0	0	-	Yes
<b>0</b>	<b>1</b>	- <sup>(1)</sup>	- <sup>(1)</sup>
1	0	-	Yes
1	1	Yes	-

(1) By default there are no signals connected to AGPIO pins. One of the other rows in the table must be chosen for pin functionality.

#### Note

If digital signals with sharp edges (high dv/dt) are connected to the AGPIOs, cross-talk can occur with adjacent analog signals. The user must therefore limit the edge rate of signals connected to AGPIOs, if adjacent channels are being used for analog functions.


The general schematic of analog subsystem with AGPIO implementation is illustrated in [Figure 10-2](#). The combinations of use cases for a specific analog input pin need special consideration are shown in [Table 10-3](#). The AGPIO analog pin path contains an extra series switch of 53Ω. This creates a low capacitance isolated node shared by the ADC and CMPSS Comparator as shown in [Figure 10-2](#). This node can be disturbed when the ADC samples the channel (depending on the prior voltage stored on the ADC sample and hold capacitor), and this disturbance can cause a false CMPSS event of up to 50ns. As shown in [Table 10-3](#), special considerations or workarounds need to be used for the combination of CMPSS Input, ADC Sampling, and AGPIO. To accommodate this potential disturbance the following workarounds can be implemented:

1. Use a different pin (that is AIO pin type) for analog channels which need both ADC and CMPSS together.
2. Use the CMPSS Digital Filter with a setting of 50ns or greater, which filters the temporary disturbance.
3. Precondition the sample and hold capacitor of the ADC so the disturbance does not cause a false trip. For example, perform a dummy read of a 3.3V connection from a different channel on the ADC immediately before the impacted channel is read so the disturbance is in the positive direction, away from the false trip. The opposite dummy read of a 0V signal can be used if the false trip is inverted in polarity.



**Table 10-3. The Combinations of Use Cases for a Specific Analog Input Pin**

Function Used on a Specific Analog Pin	Component Used				
CMPSS Comparator Input	Yes	-	Yes	-	Yes
ADC Sampling	Yes	Yes	-	Yes	Yes
AGPIO Analog Pin Type	Yes	Yes	Yes	-	-
AIO Analog Pin Type	-	-	-	Yes	Yes
<b>Result</b>	<b>Workaround needed</b>		<b>No special analysis or workaround needed</b>		



**Figure 10-2. Analog Subsystem Block Diagram with AGPIO Implementation**

## 10.5 Digital General-Purpose I/O Control

The values on the pins that are configured as GPIO can be changed by using the following registers.

- **GPyDAT Registers**

Each I/O port has one data register. Each bit in the data register corresponds to one GPIO pin. No matter how the pin is configured (GPIO or peripheral function), the corresponding bit in the data register reflects the current state of the pin after qualification. Writing to the GPyDAT register clears or sets the corresponding output latch and if the pin is enabled as a general-purpose output (GPIO output), the pin is also driven either low or high. If the pin is not configured as a GPIO output, then the value is latched but the pin is not driven. Only if the pin is later configured as a GPIO output is the latched value driven onto the pin.

When using the GPyDAT register to change the level of an output pin, be cautious to not accidentally change the level of another pin. For example, to change the output latch level of GPIOA0 by writing to the GPADAT register bit 0 using a read-modify-write instruction, a problem can occur if another I/O port A signal changes level between the read and the write stage of the instruction. Following is an analysis of why this happens:

The GPyDAT registers reflect the state of the pin, not the latch. This means the register reflects the actual pin value. However, there is a lag between when the register is written to when the new pin value is reflected back in the register. This can pose a problem when this register is used in subsequent program statements to alter the state of GPIO pins. An example is shown below where two program statements attempt to drive two different GPIO pins that are currently low to a high state.

If Read-Modify-Write operations are used on the GPyDAT registers, because of the delay between the output and the input of the first instruction (I1), the second instruction (I2) reads the old value and writes the value back.

```
GpioDataRegs.GPADAT.bit.GPIO1 = 1; //I1 performs read-modify-write of GPADAT
GpioDataRegs.GPADAT.bit.GPIO2 = 1; //I2 also a read-modify-write of GPADAT
//GPADAT gets the old value of GPIO1 due to the delay
```

The second instruction waits for the first to finish the write due to the write-followed-by-read protection on this peripheral frame. There is some lag, however, between the write of (I1) and the GPyDAT bit reflecting the new value (1) on the pin. During this lag, the second instruction reads the old value of GPIO1 (0) and writes the value back along with the new value of GPIO2 (1). Therefore, GPIO1 pin stays low.

One answer is to put some NOPs between instructions. A better answer is to use the GPySET/GPyCLEAR/GPyTOGGLE registers instead of the GPyDAT registers. These registers always read back a 0 and writes of 0 have no effect. Only bits that need to be changed can be specified without disturbing any other bits that are currently in the process of changing.

- **GPyDAT\_R Registers**

The GPyDAT\_R registers are read only registers that return the value written to the GPyDAT registers instead of pin status. Writes to these registers have no effect.

- **GPySET Registers**

The set registers are used to drive specified GPIO pins high without disturbing other pins. Each I/O port has one set register and each bit corresponds to one GPIO pin. The set registers always read back 0. If the corresponding pin is configured as an output, then writing a 1 to that bit in the set register sets the output latch high and the corresponding pin is driven high. If the pin is not configured as a GPIO output, then the value is latched but the pin is not driven. Only if the pin is later configured as a GPIO output is the latched value driven onto the pin. Writing a 0 to any bit in the set registers has no effect.

- **GPYCLEAR Registers**

The clear registers are used to drive specified GPIO pins low without disturbing other pins. Each I/O port has one clear register. The clear registers always read back 0. If the corresponding pin is configured as a general-purpose output, then writing a 1 to the corresponding bit in the clear register clears the output latch and the pin is driven low. If the pin is not configured as a GPIO output, then the value is latched but the pin is not driven. Only if the pin is later configured as a GPIO output is the latched value driven onto the pin. Writing a 0 to any bit in the clear registers has no effect.

- **GPYTOGGLE Registers**

The toggle registers are used to drive specified GPIO pins to the opposite level without disturbing other pins. Each I/O port has one toggle register. The toggle registers always read back 0. If the corresponding pin is configured as an output, then writing a 1 to that bit in the toggle register flips the output latch and pulls the corresponding pin in the opposite direction. That is, if the output pin is driven low, then writing a 1 to the corresponding bit in the toggle register pulls the pin high. Likewise, if the output pin is high, then writing a 1 to the corresponding bit in the toggle register pulls the pin low. If the pin is not configured as a GPIO output, then the value is latched but the pin is not driven. Only if the pin is later configured as a GPIO output is the latched value driven onto the pin. Writing a 0 to any bit in the toggle registers has no effect.

## 10.6 Input Qualification

The input qualification scheme has been designed to be very flexible. Select the type of input qualification for each GPIO pin by configuring the GPyQSEL1 and GPyQSEL2 registers. In the case of a GPIO input pin, the qualification can be specified as only synchronized to SYSCLKOUT or qualification by a sampling window. For pins that are configured as peripheral inputs, the input can also be asynchronous in addition to synchronized to SYSCLKOUT or qualified by a sampling window. The remainder of this section describes the options available.

### 10.6.1 No Synchronization (Asynchronous Input)

This mode is used for peripherals where input synchronization is not required or the peripheral performs the synchronization. Examples include communication ports McBSP, SCI, SPI, and I<sup>2</sup>C. In addition, the ePWM trip zone ( $\overline{TZn}$ ) signals can function independent of the presence of SYSCLKOUT.

---

#### Note

Using input synchronization when the peripheral performs the synchronization can cause unexpected results. The user must make sure that the GPIO pin is configured for asynchronous in this case.


---

### 10.6.2 Synchronization to SYSCLKOUT Only

This is the default qualification mode of all the pins at reset. In this mode, the input signal is only synchronized to the system clock (SYSCLKOUT). Because the incoming signal is asynchronous, a SYSCLKOUT period of delay is needed for the input to the device to be changed. No further qualification is performed on the signal.

### 10.6.3 Qualification Using a Sampling Window

In this mode, the signal is first synchronized to the system clock (SYSCLKOUT) and then qualified by a specified number of cycles before the input is allowed to change. Figure 10-3 and Figure 10-4 show how the input qualification is performed to eliminate unwanted noise. Two parameters are specified by the user for this type of qualification: 1) the sampling period, or how often the signal is sampled, and 2) the number of samples to be taken.



**Figure 10-3. Input Qualification Using a Sampling Window**

#### Time between samples (sampling period):

To qualify the signal, the input signal is sampled at a regular period. The sampling period is specified by the user and determines the time duration between samples, or how often the signal is sampled, relative to the CPU clock (SYSCLKOUT).

The sampling period is specified by the qualification period (QUALPRDn) bits in the GPxCTRL register. The sampling period is configurable in groups of 8 input signals. For example, GPIO0 to GPIO7 use GPxCTRL[QUALPRD0] setting and GPIO8 to GPIO15 use GPxCTRL[QUALPRD1]. Table 10-4 and Table 10-5 show the relationship between the sampling period or sampling frequency and the GPxCTRL[QUALPRDn] setting.

**Table 10-4. Sampling Period**

Sampling Period	
If GPxCTRL[QUALPRDn] = 0	$1 \times T_{\text{SYSCLKOUT}}$
If GPxCTRL[QUALPRDn] $\neq$ 0	$2 \times \text{GPxCTRL[QUALPRDn]} \times T_{\text{SYSCLKOUT}}$
Where $T_{\text{SYSCLKOUT}}$ is the period in time of SYSCLKOUT	

**Table 10-5. Sampling Frequency**

Sampling Frequency	
If GPxCTRL[QUALPRDn] = 0	$f_{\text{SYSCLKOUT}}$
If GPxCTRL[QUALPRDn] $\neq$ 0	$f_{\text{SYSCLKOUT}} \times 1 \div (2 \times \text{GPxCTRL[QUALPRDn]})$
Where $f_{\text{SYSCLKOUT}}$ is the frequency of SYSCLKOUT	

From these equations, the minimum and maximum time between samples can be calculated for a given SYSCLKOUT frequency:

**Example: Maximum Sampling Frequency:**

If GPxCTRL[QUALPRDn] = 0

then the sampling frequency is  $f_{\text{SYSCLKOUT}}$

If, for example,  $f_{\text{SYSCLKOUT}} = 60\text{MHz}$

then the signal is sampled at 60MHz or one sample every 16.67ns.

**Example: Minimum Sampling Frequency:**

If GPxCTRL[QUALPRDn] = 0xFF (255)

then the sampling frequency is  $f_{\text{SYSCLKOUT}} \times 1 \div (2 \times \text{GPxCTRL[QUALPRDn]})$

If, for example,  $f_{\text{SYSCLKOUT}} = 60\text{MHz}$

then the signal is sampled at  $60\text{MHz} \times 1 \div (2 \times 255)$  (117.647kHz) or one sample every 8.5 $\mu\text{s}$ .

**Number of samples:**

The number of times the signal is sampled is either three samples or six samples as specified in the qualification selection (GPYQSEL1, GPYQSEL2) registers. When three or six consecutive cycles are the same, then the input change is passed through to the device.

**Total Sampling-Window Width:**

The sampling window is the time during which the input signal is sampled as shown in [Figure 10-4](#). By using the equation for the sampling period, along with the number of samples to be taken, the total width of the window can be determined.

For the input qualifier to detect a change in the input, the level of the signal must be stable for the duration of the sampling-window width or longer.

The number of sampling periods within the window is always one less than the number of samples taken. For a three-sample window, the sampling-window width is two sampling-periods wide where the sampling period is defined in [Table 10-4](#). Likewise, for a six-sample window, the sampling-window width is five sampling-periods wide. [Table 10-6](#) and [Table 10-7](#) show the calculations used to determine the total sampling-window width based on GPxCTRL[QUALPRDn] and the number of samples taken.

**Table 10-6. Case 1: Three-Sample Sampling-Window Width**

	Total Sampling-Window Width
If GPxCTRL[QUALPRDn] = 0	$2 \times T_{\text{SYSCLKOUT}}$
If GPxCTRL[QUALPRDn] $\neq$ 0	$2 \times 2 \times \text{GPxCTRL[QUALPRDn]} \times T_{\text{SYSCLKOUT}}$
	Where $T_{\text{SYSCLKOUT}}$ is the period in time of SYSCLKOUT

**Table 10-7. Case 2: Six-Sample Sampling-Window Width**

	Total Sampling-Window Width
If GPxCTRL[QUALPRDn] = 0	$5 \times T_{\text{SYSCLKOUT}}$
If GPxCTRL[QUALPRDn] $\neq$ 0	$5 \times 2 \times \text{GPxCTRL[QUALPRDn]} \times T_{\text{SYSCLKOUT}}$
	Where $T_{\text{SYSCLKOUT}}$ is the period in time of SYSCLKOUT

### Note

The external signal change is asynchronous with respect to both the sampling period and SYSCLKOUT. Due to the asynchronous nature of the external signal, the input must be held stable for a time greater than the sampling-window width to make sure the logic detects a change in the signal. The extra time required can be up to an additional sampling period +  $T_{\text{SYSCLKOUT}}$ .

The required duration for an input signal to be stable for the qualification logic to detect a change is described in the data sheet.

### Example Qualification Window:

For the example shown in Figure 10-4, the input qualification has been configured as follows:

- $\text{GPxQSEL1/2} = 1,0$ . This indicates a six-sample qualification.
- $\text{GPxCTRL}[\text{QUALPRDn}] = 1$ . The sampling period is  $t_w(\text{SP}) = 2 \times \text{GPxCTRL}[\text{QUALPRDn}] \times T_{\text{SYSCLKOUT}} = 2 \times T_{\text{SYSCLKOUT}}$ .

This configuration results in the following:

- The width of the sampling window is:

$$t_w(\text{IQSW}) = 5 \times t_w(\text{SP}) = 5 \times 2 \times \text{GPxCTRL}[\text{QUALPRDn}] \times T_{\text{SYSCLKOUT}} = 5 \times 2 \times T_{\text{SYSCLKOUT}}$$

- If, for example,  $T_{\text{SYSCLKOUT}} = 16.67\text{ns}$ , then the duration of the sampling window is:


$$\text{Sampling period, } t_w(\text{SP}) = 2 \times T_{\text{SYSCLKOUT}} = 2 \times 16.67\text{ns} = 33.3\text{ns}$$

$$\text{Sampling window, } t_w(\text{IQSW}) = 5 \times t_w(\text{SP}) = 5 \times 33.3\text{ns} = 166.7\text{ns}$$

- To account for the asynchronous nature of the input relative to the sampling period and SYSCLKOUT, up to a single additional sampling period and SYSCLK period is required to detect a change in the input signal. For this example:

$$t_w(\text{IQSW}) + t_w(\text{SP}) + T_{\text{SYSCLKOUT}} = 166.7\text{ns} + 33.3\text{ns} + 16.67\text{ns} = 216.7\text{ns}$$

- In Figure 10-4, the glitch (A) is shorter than the qualification window and is ignored by the input qualifier.



**Figure 10-4. Input Qualifier Clock Cycles**

- **A.** This glitch will be ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It can vary from 0x00 to 0xFF. If QUALPRD = 00, then the sampling period is 1 SYSCLKOUT cycle. For any other value 'n', the qualification sampling period is 2n SYSCLKOUT cycles (i.e. at every 2n SYSCLKOUT cycles, the GPIO pin will be sampled).
- **B.** The qualification period selected via the GPxCTRL register applies to groups of 8 GPIO pins.

- **C.** the qualification block can take either 3 or 6 samples. The QUAL\_SEL Register selects which samples mode is used.
- **D.** In the example shown, for the qualifier to detect the change, the input should be stable for 10 SYSCLKOUT cycles. That would ensure 5 sampling periods for detection to occur. Since external signals are driven asynchronously, a 13-SYSCLKOUT-wide pulse ensures reliable recognition.

## 10.7 USB Signals

The USB module on this device has an internal physical layer transceiver (PHY). The I/O signals are not normal digital signals, and as a result, the signals do not connect to the pins through the normal GPIO mux path. Instead, a special analog mux is used. To connect the USB signals to the device pins, set the GPyAMSEL bits appropriately. See the data sheet for which GPIOs are associated with the USB signals USBDM and USBDP. See [Section 10.12](#) for correct GPyAMSEL register bits to set. Do not enable pullups or any other special pin option when using the USB signals.

## 10.8 PMBUS and I2C Signals

To support a wider range of PMBUS and I2C IO levels, certain GPIOs on this device have configurable  $V_{IH}$  minimum thresholds and configurable current sinking capabilities.

- PMBUS\_IO\_MODESEL register configures the  $V_{IH}$  threshold of the GPIO
- PMBUS\_IO\_DRVSEL register configures the current sinking capability of the GPIO

---

### Note

The PMBUS\_IO\_MODESEL and PMBUS\_IO\_DRVSEL registers apply to the entire GPIO, not just the PMBUS module. Any peripheral or module in the given GPIO's mux is able to utilize the customizable  $V_{IH}$  threshold and current sinking capability.

---

The list of GPIOs that have these capabilities, and the configurable levels for these GPIOs are available in the PMBUS\_IO\_MODESEL and PMBUS\_IO\_DRVSEL registers.



## 10.9 GPIO and Peripheral Muxing

### 10.9.1 GPIO Muxing

Up to twelve different peripheral functions are multiplexed to each pin along with a general-purpose input/output (GPIO) function. This allows you to choose the peripheral mix and pinout that works best for your particular application. Refer to [Table 10-8](#) for muxing combinations and definitions.

**Table 10-8. GPIO Muxed Pins**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO0	EPWM1_A		OUTPUTXBAR7	SCIA_RX	I2CA_SDA	SPIA_PTE	FSIRXA_CLK	MCANA_RX	CLB_OUTPUTXB AR8	EQEP1_INDEX		EPWM3_A	
GPIO1	EPWM1_B			SCIA_TX	I2CA_SCL	SPIA_POCI	EQEP1_STROBE	MCANA_TX	CLB_OUTPUTXB AR7	EPWM10_B		EPWM3_B	
GPIO2	EPWM2_A			OUTPUTXBAR1	PMBUSA_SDA	SPIA_PICO	SCIA_TX	FSIRXA_D1	I2CB_SDA	EPWM10_A	MCANB_TX	EPWM4_A	
GPIO3	EPWM2_B	OUTPUTXBAR2		OUTPUTXBAR2	PMBUSA_SCL	SPIA_CLK	SCIA_RX	FSIRXA_D0	I2CB_SCL		MCANB_RX	EPWM4_B	
GPIO4	EPWM3_A	I2CA_SCL	MCANA_TX	OUTPUTXBAR3		SPIB_CLK	EQEP2_STROBE	FSIRXA_CLK	CLB_OUTPUTXB AR6	EPWM11_B	SPIA_POCI	EPWM1_A	
GPIO5	EPWM3_B	I2CA_SDA	OUTPUTXBAR3	MCANA_RX		SPIA_PTE	FSITXA_D1	CLB_OUTPUTXB AR5	SCIA_RX			EPWM1_B	
GPIO6	EPWM4_A	OUTPUTXBAR4	SYNCOUT	EQEP1_A		SPIB_POCI	FSITXA_D0		FSITXA_D1		CLB_OUTPUTXB AR8	EPWM2_A	
GPIO7	EPWM4_B	EPWM2_A	OUTPUTXBAR5	EQEP1_B		SPIB_PICO	FSITXA_CLK	CLB_OUTPUTXB AR2	SCIA_TX		MCANA_TX	EPWM2_B	
GPIO8	EPWM5_A		ADCSOAO	EQEP1_STROBE	SCIA_TX	SPIA_PICO	I2CA_SCL	FSITXA_D1	CLB_OUTPUTXB AR5	EPWM11_A			
GPIO9	EPWM5_B	SCIB_TX	OUTPUTXBAR6	EQEP1_INDEX	SCIA_RX	SPIA_CLK	I2CA_SCL	FSITXA_D0	LINA_RX	PMBUSA_SCL	I2CB_SCL	EQEP3_B	
GPIO10	EPWM6_A		ADCSOAO	EQEP1_A	SCIB_TX	SPIA_POCI	I2CA_SDA	FSITXA_CLK	LINA_TX	EQEP3_STROBE		CLB_OUTPUTXB AR4	
GPIO11	EPWM6_B	MCANA_RX	OUTPUTXBAR7	EQEP1_B	SCIB_RX	SPIA_PTE	FSIRXA_D1	LINA_RX	EQEP2_A	SPIA_PICO		EQEP3_INDEX	
GPIO12	EPWM7_A		MCANA_RX	EQEP1_STROBE	SCIB_TX	PMBUSA_CTL	FSIRXA_D0	LINA_TX	SPIA_CLK				
GPIO13	EPWM7_B		MCANA_TX	EQEP1_INDEX	SCIB_RX	PMBUSA_ALERT	FSIRXA_CLK	LINA_RX	SPIA_POCI				
GPIO14	EPWM8_A	SCIB_TX		I2CB_SDA	OUTPUTXBAR3	PMBUSA_SDA	SPIB_CLK	EQEP2_A	LINA_TX	EPWM3_A	CLB_OUTPUTXB AR7		
GPIO15	EPWM8_B	SCIB_RX		I2CB_SCL	OUTPUTXBAR4	PMBUSA_SCL	SPIB_PTE	EQEP2_B	LINA_RX	EPWM3_B	CLB_OUTPUTXB AR6		
GPIO16	SPIA_PICO		OUTPUTXBAR7	EPWM9_A	SCIA_TX		EQEP1_STROBE	PMBUSA_SCL	XCLKOUT	EQEP2_B	SPIB_POCI	EQEP3_STROBE	
GPIO17	SPIA_POCI		OUTPUTXBAR8	EPWM9_B	SCIA_RX		EQEP1_INDEX	PMBUSA_SDA	MCANA_TX		EPWM6_A		
GPIO18	SPIA_CLK	SCIB_TX	MCANB_RX	EPWM6_A	I2CA_SCL		EQEP2_A	PMBUSA_CTL	XCLKOUT	LINA_TX		EQEP3_INDEX	X2
GPIO19	SPIA_PTE	SCIB_RX	MCANB_TX	EPWM6_B	I2CA_SDA		EQEP2_B	PMBUSA_ALERT	CLB_OUTPUTXB AR1	LINA_RX			X1
GPIO20	EQEP1_A			EPWM12_A	SPIB_PICO		MCANA_TX	ADCE_EXTMUXSEL0	I2CA_SCL			SCIC_TX	

**Table 10-8. GPIO Muxed Pins (continued)**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO21	EQEP1_B			EPWM12_B	SPIB_POCI		MCANA_RX	ADCE_EXTMUXSEL1	I2CA_SDA			SCIC_RX	
GPIO22	EQEP1_STROBE		SCIB_TX		SPIB_CLK		LINA_TX	CLB_OUTPUTXBAR1	LINA_TX		EPWM4_A	EQEP3_A	
GPIO23	EQEP1_INDEX		SCIB_RX		SPIB_PTE		LINA_RX	CLB_OUTPUTXBAR3	LINA_RX	EPWM12_A	EPWM4_B		USB0DM
GPIO24	OUTPUTXBAR1	EQEP2_A	SPIA_PTE	EPWM8_A	SPIB_PICO		LINA_TX	PMBUSA_SCL	SCIA_TX	ERRORSTS	EPWM9_A		
GPIO25	OUTPUTXBAR2	EQEP2_B		EQEP1_A	SPIB_POCI		FSITXA_D1	PMBUSA_SDA	SCIA_RX	EQEP3_A			
GPIO26	OUTPUTXBAR3	EQEP2_INDEX		OUTPUTXBAR3	SPIB_CLK		FSITXA_D0	PMBUSA_CTL	I2CA_SDA	EQEP3_B			
GPIO27	OUTPUTXBAR4	EQEP2_STROBE		OUTPUTXBAR4	SPIB_PTE		FSITXA_CLK	PMBUSA_ALERT	I2CA_SCL	EQEP3_STROBE			
GPIO28	SCIA_RX		EPWM7_A	OUTPUTXBAR5	EQEP1_A		EQEP2_STROBE	LINA_TX	SPIB_CLK	ERRORSTS	I2CB_SDA		
GPIO29	SCIA_TX		EPWM7_B	OUTPUTXBAR6	EQEP1_B		EQEP2_INDEX	LINA_RX	SPIB_PTE	ERRORSTS	I2CB_SCL		AUXCLKIN
GPIO30			SPIB_PICO	OUTPUTXBAR7	EQEP1_STROBE		FSIRXA_CLK	MCANA_RX	EPWM1_A	EQEP3_INDEX			
GPIO31			SPIB_POCI	OUTPUTXBAR8	EQEP1_INDEX		FSIRXA_D1	MCANA_TX	EPWM1_B				
GPIO32	I2CA_SDA	EQEP1_INDEX	SPIB_CLK	EPWM8_B	LINA_TX		FSIRXA_D0	MCANB_TX	PMBUSA_SDA	ADCSOCBO			
GPIO33	I2CA_SCL		SPIB_PTE	OUTPUTXBAR4	LINA_RX		FSIRXA_CLK	MCANB_RX	EQEP2_B	ADCSOCAO		SCIC_RX	
GPIO34	OUTPUTXBAR1				PMBUSA_SDA						I2CB_SDA		
GPIO35	SCIA_RX	SPIA_POCI	I2CA_SDA	MCANB_RX	PMBUSA_SCL	LINA_RX	EQEP1_A	PMBUSA_CTL	EPWM5_B			TDI	
GPIO37	OUTPUTXBAR2	SPIA_PTE	I2CA_SCL	SCIA_TX	MCANB_TX	LINA_TX	EQEP1_B	PMBUSA_ALERT	EPWM5_A			TDO	
GPIO40	SPIB_PICO			EPWM2_B	PMBUSA_SDA	FSIRXA_D0	SCIB_TX	EQEP1_A	LINA_TX		CLB_OUTPUTXBAR4	EQEP3_STROBE	
GPIO41	EPWM7_A			EPWM2_A	PMBUSA_SCL	FSIRXA_D1	SCIB_RX	EQEP1_B	LINA_RX	EPWM12_B	SPIB_POCI		USB0DP
GPIO42		LINA_RX	OUTPUTXBAR5	PMBUSA_CTL	I2CA_SDA	SCIC_RX		EQEP1_STROBE	CLB_OUTPUTXBAR3				
GPIO43			OUTPUTXBAR6	PMBUSA_ALERT	I2CA_SCL	SCIC_TX	PMBUSA_ALERT	EQEP1_INDEX	CLB_OUTPUTXBAR4				
GPIO44			OUTPUTXBAR7	EQEP1_A	PMBUSA_SDA	FSITXA_CLK	PMBUSA_CTL	CLB_OUTPUTXBAR3	FSIRXA_D0		LINA_TX		
GPIO45			OUTPUTXBAR8			FSITXA_D0	PMBUSA_ALERT	CLB_OUTPUTXBAR4					
GPIO46			LINA_TX	MCANA_TX		FSITXA_D1	PMBUSA_SDA						
GPIO47			LINA_RX	MCANA_RX		CLB_OUTPUTXBAR2	PMBUSA_SCL						
GPIO48	OUTPUTXBAR3			MCANA_TX	SCIA_TX		PMBUSA_SDA						

**Table 10-8. GPIO Muxed Pins (continued)**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO49	OUTPUTXBAR4			MCANA_RX	SCIA_RX		LINA_RX				FSITXA_D0		
GPIO50	EQEP1_A			MCANA_TX	SPIB_PICO		I2CB_SDA				FSITXA_D1		
GPIO51	EQEP1_B			MCANA_RX	SPIB_POCI		I2CB_SCL				FSITXA_CLK		
GPIO52	EQEP1_STROBE			CLB_OUTPUTXBAR5	SPIB_CLK		SYNCOUT				FSIRXA_D0		
GPIO53	EQEP1_INDEX			CLB_OUTPUTXBAR6	SPIB_PTE		ADCSOCAA	MCANB_RX			FSIRXA_D1		
GPIO54	SPIA_PICO			EQEP2_A	OUTPUTXBAR2		ADCSOCBO	LINA_TX			FSIRXA_CLK		
GPIO55	SPIA_POCI			EQEP2_B	OUTPUTXBAR3		ERRORSTS	LINA_RX					
GPIO56	SPIA_CLK	CLB_OUTPUTXBAR7	MCANA_TX	EQEP2_STROBE	SCIB_TX		SPIB_PICO	I2CA_SDA	EQEP1_A		FSIRXA_D1		
GPIO57	SPIA_PTE	CLB_OUTPUTXBAR8	MCANA_RX	EQEP2_INDEX	SCIB_RX		SPIB_POCI	I2CA_SCL	EQEP1_B		FSIRXA_CLK		
GPIO58				OUTPUTXBAR1	SPIB_CLK		LINA_TX	MCANB_TX	EQEP1_STROBE		FSIRXA_D0		
GPIO59				OUTPUTXBAR2	SPIB_PTE		LINA_RX	MCANB_RX	EQEP1_INDEX				
GPIO60	EPWM12_B		MCANA_TX	OUTPUTXBAR3	SPIB_PICO								
GPIO61			MCANA_RX	OUTPUTXBAR4	SPIB_POCI						MCANB_RX		
GPIO62	EPWM10_A	OUTPUTXBAR3		MCANA_TX	SCIA_TX		PMBUSA_SDA						
GPIO63	EPWM10_B	OUTPUTXBAR4		MCANA_RX	SCIA_RX		LINA_RX						
GPIO64	SCIA_RX	EPWM11_A	EPWM7_A	OUTPUTXBAR5	EQEP1_A		EQEP2_STROBE	LINA_TX	SPIB_CLK	ERRORSTS	I2CB_SDA		
GPIO65	EQEP1_A	EPWM11_B			SPIB_PICO		MCANA_TX		I2CA_SCL				
GPIO66	EQEP1_B	EPWM12_A			SPIB_POCI		MCANA_RX		I2CA_SDA				
GPIO67	EPWM7_B	EPWM12_B	MCANA_TX	EQEP1_INDEX	SCIB_RX	PMBUSA_ALERT	FSIRXA_CLK	LINA_RX	SPIA_POCI			SCIC_RX	
GPIO68	EPWM7_A	EPWM3_A	MCANA_RX	EQEP1_STROBE	SCIB_TX	PMBUSA_CTL	FSIRXA_D0	LINA_TX	SPIA_CLK			SCIC_TX	
GPIO69	EPWM6_B	EPWM3_B	OUTPUTXBAR7	EQEP1_B	SCIB_RX	SPIA_PTE	FSIRXA_D1	LINA_RX	EQEP2_A	SPIA_PICO		EQEP3_INDEX	
GPIO70	I2CA_SCL		SPIB_PTE	OUTPUTXBAR4	LINA_RX		FSIRXA_CLK	MCANA_RX	EQEP2_B	ADCSOCAA		EQEP3_A	
GPIO71	SPIA_PICO	EPWM4_B	OUTPUTXBAR7	EPWM9_A	SCIA_TX		EQEP1_STROBE	PMBUSA_SCL	XCLKOUT	EQEP2_INDEX	SPIB_POCI	EQEP3_STROBE	
GPIO72	SPIA_POCI	EPWM5_A	OUTPUTXBAR8	EPWM9_B	SCIA_RX		EQEP1_INDEX	PMBUSA_SDA	MCANA_TX		EPWM6_A	EQEP3_B	
GPIO73	OUTPUTXBAR1	EPWM5_B	SPIA_PTE	EPWM8_A	SPIB_PICO		LINA_TX	PMBUSA_SCL	SCIA_TX	ERRORSTS	EPWM9_A		
GPIO74	EPWM2_B		ADCSOCAA	MCANA_TX	SPIA_POCI				EQEP1_B				
GPIO75	EPWM1_B		LINA_RX	EPWM6_A	SPIA_CLK				EQEP1_STROBE		SCIC_RX		
GPIO76	EPWM4_A			OUTPUTXBAR2	SPIA_PTE			MCANA_RX	EQEP1_INDEX				
GPIO77	EPWM1_A			OUTPUTXBAR3	SPIA_PICO			MCANA_TX	EQEP1_A		SCIC_TX		
GPIO78		EPWM8_A	EPWM3_A	OUTPUTXBAR1	EPWM2_B		FSITXA_CLK						
GPIO79		EPWM8_B	EPWM3_B	MCANA_RX	EPWM2_A	I2CA_SDA	PMBUSA_SCL						

**Table 10-8. GPIO Muxed Pins (continued)**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO80	EPWM1_A		OUTPUTXBAR7	SCIA_RX	I2CB_SDA	SPIA_PTE	FSITXA_D0	MCANA_RX	CLB_OUTPUTXBAR8	EQEP1_INDEX		EPWM3_A	
GPIO81	EPWM1_B	OUTPUTXBAR6	SCIC_RX	SPIB_CLK	I2CB_SCL		FSITXA_D1	MCANA_TX	EQEP3_INDEX				
GPIO211	EPWM10_A			EQEP3_A									
GPIO212	EPWM10_B			EQEP3_B									
GPIO213	EPWM11_A			EQEP3_STROBE									
GPIO214	EPWM11_B			EQEP3_INDEX									
GPIO215	EPWM7_B			EQEP2_A									
GPIO224	EPWM11_B			OUTPUTXBAR3	SPIA_PICO		EPWM1_A	MCANA_TX	EQEP1_A	ADCE_EXTMUXSEL3	SCIC_TX		
GPIO226	EPWM10_B		LINA_RX	EPWM6_A	SPIA_CLK		EPWM1_B		EQEP1_STROBE	ADCE_EXTMUXSEL1	SCIC_RX		
GPIO227	I2CB_SCL		EPWM3_A	OUTPUTXBAR1	EPWM2_B								
GPIO228	EPWM10_A		ADCSOCAO	MCANA_TX	SPIA_POCI		EPWM2_B		EQEP1_B	ADCE_EXTMUXSEL0			
GPIO230	I2CB_SDA		EPWM3_B	MCANA_RX	EPWM2_A	I2CA_SDA	PMBUSA_SCL						
GPIO236	EPWM7_A			EQEP1_INDEX			EPWM12_A						
GPIO242	EPWM11_A			OUTPUTXBAR2	SPIA_PTE		EPWM4_A	MCANA_RX	EQEP1_INDEX	ADCE_EXTMUXSEL2			
GPIO247	EPWM12_B												
GPIO253	EPWM12_A												
AIO208													
AIO209													
AIO210													
AIO225													
AIO229													
AIO231													
AIO232													
AIO233													
AIO234													
AIO235													
AIO237													
AIO238													
AIO239													
AIO240													

**Table 10-8. GPIO Muxed Pins (continued)**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
AIO241													
AIO244													
AIO245													
AIO248													
AIO249													
AIO251													
AIO252													

## 10.9.2 Peripheral Muxing

For example, multiplexing for the GPIO6 pin is controlled by writing to GPAGMUX[13:12] and GPAMUX[13:12]. By writing to these bits, GPIO6 is configured as either a general-purpose digital I/O or one of several different peripheral functions. An example of GPyGMUX and GPyMUX selection and options for a single GPIO are shown in [Table 10-9](#).

### Note

The following table is for example only. Refer to the device data sheet to check the availability of GPIO6 on this device. If GPIO6 is available, the functions mentioned in the table may not match the actual functions available. See [Section 10.9.1](#) for correct list of GPIOs and corresponding mux options for this device.

**Table 10-9. GPIO and Peripheral Muxing**

GPAGMUX1[13:12]	GPAMUX1[13:12]	Pin Functionality
00	00	GPIO6
00	01	Peripheral 1
00	10	Peripheral 2
00	11	Peripheral 3
01	00	GPIO6
01	01	Peripheral 4
01	10	Peripheral 5
01	11	
10	00	GPIO6
10	01	
10	10	Peripheral 6
10	11	Peripheral 7
11	00	GPIO6
11	01	Peripheral 8
11	10	Peripheral 9
11	11	Peripheral 10

The devices have different multiplexing schemes. If a peripheral is not available on a particular device, that mux selection is reserved on that device and must not be used.

### CAUTION

If a reserved GPIO mux configuration that is not mapped to either a peripheral or GPIO mode is selected, the state of the pin is undefined and the pin is driven. Unimplemented configurations are for future expansion and must not be selected. In the device mux table (see the data sheet), these options are indicated as Reserved or left blank.

Some peripherals can be assigned to more than one pin by way of the mux registers. For example, OUTPUTXBAR1 can be assigned to GPIOs p, q, or r (where p, q, and r are example GPIO numbers), depending on individual system requirements. An example of this is shown in [Table 10-10](#).

### Note

The following table is for example only. Bit ranges cannot correspond to OUTPUTXBAR1 on this device. See [Section 10.9.1](#) for correct list of GPIOs and corresponding mux options for this device.

If none or more than one of the GPIO pins is configured as peripheral input pins, then that GPIO is set to a hard-wired default value.

**Table 10-10. Peripheral Muxing (Multiple Pins Assigned)**

GMUX Configuration	MUX Configuration	
Choice 1: GPIOp	GPyGMUX1[5:4] = 01	GPyMUX1[5:4] = 01
or Choice 2: GPIOq	GPyGMUX2[17:16] = 00	GPyMUX2[17:16] = 01
or Choice 3: GPIOr	GPyGMUX1[7:6] = 01	GPyMUX1[7:6] = 01

## 10.10 Internal Pullup Configuration Requirements

On reset, GPIOs are in input mode and have the internal pullups disabled. An un-driven input can float to a mid-rail voltage and cause wasted shoot-through current on the input buffer. The user must always put each GPIO in one of these configurations:

- Input mode and driven on the board by another component to a level above  $V_{ih}$  or below  $V_{il}$
- Input mode with GPIO internal pullup enabled
- Output mode

On devices with lesser pin count packages, pull-ups on unbonded GPIOs are by default enabled to prevent floating inputs. The user must take care to avoid disabling these pullups in the application code.

On devices with larger pin count packages, the pullups for any internally unbonded GPIO must be enabled to prevent floating inputs. TI has provided functions in controlSUITE/C2000Ware that users can call to enable the pullup on any unbonded GPIO for the package in use. This function, `GPIO_EnabledUnbondedIOPullups()`, resides in the `(Device)_Sysctrl.c` file and is called by default from `InitSysCtrl()`. The user must take care to avoid disabling these pullups in the application code.

## 10.11 Software

### 10.11.1 GPIO Registers to Driverlib Functions

**Table 10-11. GPIO Registers to Driverlib Functions**

File	Driverlib Function
<b>GPACTRL</b>	
gpio.c	GPIO_setQualificationPeriod
<b>GPAQSEL1</b>	
gpio.c	GPIO_setQualificationMode
gpio.c	GPIO_getQualificationMode
<b>GPAQSEL2</b>	
-	See GPAQSEL1
<b>GPAMUX1</b>	
gpio.c	GPIO_setPinConfig
<b>GPAMUX2</b>	
-	See GPAMUX1
<b>GPADIR</b>	
gpio.c	GPIO_setDirectionMode
gpio.c	GPIO_getDirectionMode
<b>GPAPUD</b>	
gpio.c	GPIO_setPadConfig
gpio.c	GPIO_getPadConfig
<b>GPAINV</b>	
gpio.c	GPIO_setPadConfig
gpio.c	GPIO_getPadConfig
<b>GPAODR</b>	
gpio.c	GPIO_setPadConfig
gpio.c	GPIO_getPadConfig
<b>GPAAMSEL</b>	
-	
<b>GPAGMUX1</b>	
gpio.c	GPIO_setPinConfig
<b>GPAGMUX2</b>	



**Table 10-11. GPIO Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See GPAGMUX1
<b>GPACSEL1</b>	
gpio.c	GPIO_setControllerCore
<b>GPACSEL2</b>	
-	See GPACSEL1
<b>GPACSEL3</b>	
-	See GPACSEL1
<b>GPACSEL4</b>	
-	See GPACSEL1
<b>GPALOCK</b>	
gpio.h	GPIO_lockPortConfig
gpio.h	GPIO_unlockPortConfig
<b>GPACR</b>	
gpio.h	GPIO_commitPortConfig
<b>GPBCTRL</b>	
-	See GPACTRL
<b>GPBQSEL1</b>	
-	See GPAQSEL1
<b>GPBQSEL2</b>	
-	See GPAQSEL1
<b>GPBMUX1</b>	
-	See GPAMUX1
<b>GPBMUX2</b>	
-	See GPAMUX1
<b>GPBDIR</b>	
-	See GPADIR
<b>GPBPUD</b>	
-	See GPAPUD
<b>GPBINV</b>	
-	See GPAINV
<b>GPBODR</b>	
-	See GPAODR
<b>GPBAMSEL</b>	
gpio.c	GPIO_setAnalogMode
<b>GPBGMUX1</b>	
-	See GPAGMUX1
<b>GPBGMUX2</b>	
-	See GPAGMUX1
<b>GPBCSEL1</b>	
-	See GPACSEL1
<b>GPBCSEL2</b>	
-	See GPACSEL1
<b>GPBCSEL3</b>	
-	See GPACSEL1
<b>GPBCSEL4</b>	

**Table 10-11. GPIO Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See GPACSEL1
<b>GPBLOCK</b>	
-	See GPALOCK
<b>GPBCR</b>	
-	See GPACR
<b>GPCCTRL</b>	
-	See GPECTRL
<b>GPCQSEL1</b>	
-	See GPAQSEL1
<b>GPCQSEL2</b>	
-	See GPAQSEL1
<b>GPCMUX1</b>	
-	See GPAMUX1
<b>GPCMUX2</b>	
-	See GPAMUX1
<b>GPCDIR</b>	
-	See GPADIR
<b>GPCPUD</b>	
-	See GPAPUD
<b>GPCINV</b>	
-	See GPAINV
<b>GPCODR</b>	
-	See GPAODR
<b>GPCGMUX1</b>	
-	See GPAGMUX1
<b>GPCGMUX2</b>	
-	See GPAGMUX1
<b>GPCCSEL1</b>	
-	See GPACSEL1
<b>GPCCSEL2</b>	
-	See GPACSEL1
<b>GPCCSEL3</b>	
-	See GPACSEL1
<b>GPCLOCK</b>	
-	See GPALOCK
<b>GPCCR</b>	
-	See GPACR
<b>GPGCTRL</b>	
-	See GPECTRL
<b>GPGQSEL2</b>	
-	See GPAQSEL1
<b>GPGMUX2</b>	
-	See GPAMUX1
<b>GPGDIR</b>	
-	See GPADIR

**Table 10-11. GPIO Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>GPGPUD</b>	
-	See GPAPUD
<b>GPGINV</b>	
-	See GPAINV
<b>GPGODR</b>	
-	See GPAODR
<b>GPGAMSEL</b>	
-	
<b>GPGMUX2</b>	
-	See GPAGMUX1
<b>GPGCSEL3</b>	
-	See GPACSEL1
<b>GPGLOCK</b>	
-	See GPALOCK
<b>GPGCR</b>	
-	See GPACR
<b>GPHCTRL</b>	
-	See GPACTRL
<b>GPHQSEL1</b>	
-	See GPAQSEL1
<b>GPHQSEL2</b>	
-	See GPAQSEL1
<b>GPHMUX1</b>	
-	See GPAMUX1
<b>GPHMUX2</b>	
-	See GPAMUX1
<b>GPHDIR</b>	
-	See GPADIR
<b>GPHPUD</b>	
-	See GPAPUD
<b>GPHINV</b>	
-	See GPAINV
<b>GPHODR</b>	
-	See GPAODR
<b>GPHAMSEL</b>	
-	
<b>GPHGMUX1</b>	
-	See GPAGMUX1
<b>GPHGMUX2</b>	
-	See GPAGMUX1
<b>GPHCSEL1</b>	
-	See GPACSEL1
<b>GPHCSEL2</b>	
-	See GPACSEL1
<b>GPHCSEL3</b>	

**Table 10-11. GPIO Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See GPACSEL1
<b>GPHCSEL4</b>	
-	See GPACSEL1
<b>GPHLOCK</b>	
-	See GPALOCK
<b>GPHCR</b>	
-	See GPACR
<b>GPADAT</b>	
gpio.h	GPIO_readPin
gpio.h	GPIO_readPortData
gpio.h	GPIO_writePortData
<b>GPASET</b>	
gpio.h	GPIO_writePin
gpio.h	GPIO_setPortPins
<b>GPACLEAR</b>	
gpio.h	GPIO_writePin
gpio.h	GPIO_clearPortPins
<b>GPATOGGLE</b>	
gpio.h	GPIO_togglePin
gpio.h	GPIO_togglePortPins
<b>GPBDAT</b>	
-	See GPADAT
<b>GPBSET</b>	
-	See GPASET
<b>GPBCLEAR</b>	
-	See GPACLEAR
<b>GPBTOGGLE</b>	
-	See GPATOGGLE
<b>GPCDAT</b>	
-	See GPADAT
<b>GPCSET</b>	
-	See GPASET
<b>GPCCLEAR</b>	
-	See GPACLEAR
<b>GPCTOGGLE</b>	
-	See GPATOGGLE
<b>GPGDAT</b>	
-	See GPADAT
<b>GPGSET</b>	
-	See GPASET
<b>GPGCLEAR</b>	
-	See GPACLEAR
<b>GPGTOGGLE</b>	
-	See GPATOGGLE
<b>GPHDAT</b>	

**Table 10-11. GPIO Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See GPADAT
<b>GPHSET</b>	
-	See GPASET
<b>GPHCLEAR</b>	
-	See GPACLEAR
<b>GPHTOGGLE</b>	
-	See GPATOGGLE
<b>GPADAT_R</b>	
-	
<b>GPBDAT_R</b>	
-	
<b>GPCDAT_R</b>	
-	
<b>GPGDAT_R</b>	
-	
<b>GPHDAT_R</b>	
-	

### 10.11.2 GPIO Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/gpio

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples/).

#### 10.11.2.1 Device GPIO Setup

FILE: gpio\_ex1\_setup.c

Configures the device GPIO into two different configurations. This code is verbose to illustrate how the GPIO could be setup. In a real application, lines of code can be combined for improved code size and efficiency.

This example only sets-up the GPIO. Nothing is actually done with the pins after setup.

*In general:*

- All pullup resistors are enabled. For ePWMs this may not be desired.
- Input qual for communication ports (CAN, SPI, SCI, I2C) is asynchronous
- Input qual for Trip pins (TZ) is asynchronous
- Input qual for eCAP and eQEP signals is synch to SYSCLKOUT
- Input qual for some I/O's and \_\_interrupts may have a sampling window

#### 10.11.2.2 Device GPIO Toggle

FILE: gpio\_ex2\_toggle.c

Configures the device GPIO through the sysconfig file. The GPIO pin is toggled in the infinite loop. In order to migrate the project within syscfg to any device, click the switch button under the device view and select your corresponding device to migrate, saving the project will auto-migrate your project settings.

: This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example.

#### 10.11.2.3 Device GPIO Interrupt

FILE: gpio\_ex3\_interrupt.c

Configures the device GPIOs through the sysconfig file. One GPIO output pin, and one GPIO input pin is configured. The example then configures the GPIO input pin to be the source of an external interrupt which toggles the GPIO output pin.

#### 10.11.2.4 External Interrupt (XINT)

FILE: gpio\_ex4\_aio\_external\_interrupt.c

In this example AIO pins are configured as digital inputs. Two other GPIO signals (connected externally to AIO pins) are toggled in software to trigger external interrupt through AIO225 and AIO231 (AIO225 assigned to XINT1 and AIO231 assigned to XINT2). The user is required to externally connect these signals for the program to work properly. Each interrupt is fired in sequence: XINT1 first and then XINT2.

- GPIO5 will go high outside of the interrupts and low within the interrupts. This signal can be monitored on a scope. *External Connections*
- Connect GPIO0 to AIO225. AIO225 will be assigned to XINT1
- Connect GPIO1 to AIO231. AIO231 will be assigned to XINT2
- GPIO5 can be monitored on an oscilloscope

#### Watch Variables

- xint1Count for the number of times through XINT1 interrupt
- xint2Count for the number of times through XINT2 interrupt
- loopCount for the number of times through the idle loop

#### 10.11.3 LED Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/led

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

## 10.12 GPIO Registers

This Section describes the GPIO Registers.

### 10.12.1 GPIO Base Address Table

**Table 10-12. GPIO Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
GpioCtrlRegs	<a href="#">GPIO_CTRL_REGS</a>	GPIOCTRL_BASE	0x0000_7C00	YES	-	-	YES
GpioDataRegs	<a href="#">GPIO_DATA_REGS</a>	GPIODATA_BASE	0x0000_7F00	YES	-	YES	YES
GpioDataReadRegs	<a href="#">GPIO_DATA_READ_REGS</a>	GPIODATAREAD_BASE	0x0000_7F80	YES	-	YES	YES

### 10.12.2 GPIO\_CTRL\_REGS Registers

Table 10-13 lists the memory-mapped registers for the GPIO\_CTRL\_REGS registers. All register offset addresses not listed in Table 10-13 should be considered as reserved locations and the register contents should not be modified.

**Table 10-13. GPIO\_CTRL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	GPACTRL	GPIO A Qualification Sampling Period Control (GPIO0 to 31)	EALLOW	<a href="#">Go</a>
2h	GPAQSEL1	GPIO A Qualifier Select 1 Register (GPIO0 to 15)	EALLOW	<a href="#">Go</a>
4h	GPAQSEL2	GPIO A Qualifier Select 2 Register (GPIO16 to 31)	EALLOW	<a href="#">Go</a>
6h	GPAMUX1	GPIO A Mux 1 Register (GPIO0 to 15)	EALLOW	<a href="#">Go</a>
8h	GPAMUX2	GPIO A Mux 2 Register (GPIO16 to 31)	EALLOW	<a href="#">Go</a>
Ah	GPADIR	GPIO A Direction Register (GPIO0 to 31)	EALLOW	<a href="#">Go</a>
Ch	GPAPUD	GPIO A Pull Up Disable Register (GPIO0 to 31)	EALLOW	<a href="#">Go</a>
10h	GPAINV	GPIO A Input Polarity Invert Registers (GPIO0 to 31)	EALLOW	<a href="#">Go</a>
12h	GPAODR	GPIO A Open Drain Output Register (GPIO0 to GPIO31)	EALLOW	<a href="#">Go</a>
14h	GPAAMSEL	GPIO A Analog Mode Select register (GPIO0 to GPIO31)	EALLOW	<a href="#">Go</a>
20h	GPAGMUX1	GPIO A Peripheral Group Mux (GPIO0 to 15)	EALLOW	<a href="#">Go</a>
22h	GPAGMUX2	GPIO A Peripheral Group Mux (GPIO16 to 31)	EALLOW	<a href="#">Go</a>
28h	GPACSEL1	GPIO A Core Select Register (GPIO0 to 7)	EALLOW	<a href="#">Go</a>
2Ah	GPACSEL2	GPIO A Core Select Register (GPIO8 to 15)	EALLOW	<a href="#">Go</a>
2Ch	GPACSEL3	GPIO A Core Select Register (GPIO16 to 23)	EALLOW	<a href="#">Go</a>
2Eh	GPACSEL4	GPIO A Core Select Register (GPIO24 to 31)	EALLOW	<a href="#">Go</a>
3Ch	GPALOCK	GPIO A Lock Configuration Register (GPIO0 to 31)	EALLOW	<a href="#">Go</a>
3Eh	GPACR	GPIO A Lock Commit Register (GPIO0 to 31)	EALLOW	<a href="#">Go</a>
40h	GPBCTRL	GPIO B Qualification Sampling Period Control (GPIO32 to 63)	EALLOW	<a href="#">Go</a>
42h	GPBQSEL1	GPIO B Qualifier Select 1 Register (GPIO32 to 47)	EALLOW	<a href="#">Go</a>
44h	GPBQSEL2	GPIO B Qualifier Select 2 Register (GPIO48 to 63)	EALLOW	<a href="#">Go</a>
46h	GPBMUX1	GPIO B Mux 1 Register (GPIO32 to 47)	EALLOW	<a href="#">Go</a>
48h	GPBMUX2	GPIO B Mux 2 Register (GPIO48 to 63)	EALLOW	<a href="#">Go</a>
4Ah	GPBDIR	GPIO B Direction Register (GPIO32 to 63)	EALLOW	<a href="#">Go</a>
4Ch	GPBPUD	GPIO B Pull Up Disable Register (GPIO32 to 63)	EALLOW	<a href="#">Go</a>
50h	GPBINV	GPIO B Input Polarity Invert Registers (GPIO32 to 63)	EALLOW	<a href="#">Go</a>
52h	GPBODR	GPIO B Open Drain Output Register (GPIO32 to GPIO63)	EALLOW	<a href="#">Go</a>
54h	GPBAMSEL	GPIO B Analog Mode Select register (GPIO32 to GPIO63)	EALLOW	<a href="#">Go</a>
60h	GPBGMUX1	GPIO B Peripheral Group Mux (GPIO32 to 47)	EALLOW	<a href="#">Go</a>
62h	GPBGMUX2	GPIO B Peripheral Group Mux (GPIO48 to 63)	EALLOW	<a href="#">Go</a>
68h	GPBCSEL1	GPIO B Core Select Register (GPIO32 to 39)	EALLOW	<a href="#">Go</a>
6Ah	GPBCSEL2	GPIO B Core Select Register (GPIO40 to 47)	EALLOW	<a href="#">Go</a>

**Table 10-13. GPIO\_CTRL\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
6Ch	GPBCSEL3	GPIO B Core Select Register (GPIO48 to 55)	EALLOW	<a href="#">Go</a>
6Eh	GPBCSEL4	GPIO B Core Select Register (GPIO56 to 63)	EALLOW	<a href="#">Go</a>
7Ch	GPBLOCK	GPIO B Lock Configuration Register (GPIO32 to 63)	EALLOW	<a href="#">Go</a>
7Eh	GPBCR	GPIO B Lock Commit Register (GPIO32 to 63)	EALLOW	<a href="#">Go</a>
80h	GPCCTRL	GPIO C Qualification Sampling Period Control (GPIO64 to 95)	EALLOW	<a href="#">Go</a>
82h	GPCQSEL1	GPIO C Qualifier Select 1 Register (GPIO64 to 79)	EALLOW	<a href="#">Go</a>
84h	GPCQSEL2	GPIO C Qualifier Select 2 Register (GPIO80 to 95)	EALLOW	<a href="#">Go</a>
86h	GPCMUX1	GPIO C Mux 1 Register (GPIO64 to 79)	EALLOW	<a href="#">Go</a>
88h	GPCMUX2	GPIO C Mux 2 Register (GPIO80 to 95)	EALLOW	<a href="#">Go</a>
8Ah	GPCDIR	GPIO C Direction Register (GPIO64 to 95)	EALLOW	<a href="#">Go</a>
8Ch	GPCPUD	GPIO C Pull Up Disable Register (GPIO64 to 95)	EALLOW	<a href="#">Go</a>
90h	GPCINV	GPIO C Input Polarity Invert Registers (GPIO64 to 95)	EALLOW	<a href="#">Go</a>
92h	GPCODR	GPIO C Open Drain Output Register (GPIO64 to GPIO95)	EALLOW	<a href="#">Go</a>
94h	GPCAMSEL	GPIO C Analog Mode Select register (GPIO64 to GPIO95)	EALLOW	<a href="#">Go</a>
A0h	GPCGMUX1	GPIO C Peripheral Group Mux (GPIO64 to 79)	EALLOW	<a href="#">Go</a>
A2h	GPCGMUX2	GPIO C Peripheral Group Mux (GPIO80 to 95)	EALLOW	<a href="#">Go</a>
A8h	GPCCSEL1	GPIO C Core Select Register (GPIO64 to 71)	EALLOW	<a href="#">Go</a>
AAh	GPCCSEL2	GPIO C Core Select Register (GPIO72 to 79)	EALLOW	<a href="#">Go</a>
ACh	GPCCSEL3	GPIO C Core Select Register (GPIO80 to 87)	EALLOW	<a href="#">Go</a>
BCh	GPCLOCK	GPIO C Lock Configuration Register (GPIO64 to 95)	EALLOW	<a href="#">Go</a>
BEh	GPCCR	GPIO C Lock Commit Register (GPIO64 to 95)	EALLOW	<a href="#">Go</a>
180h	GPGCTRL	GPIO G Qualification Sampling Period Control (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
184h	GPGQSEL2	GPIO G Qualifier Select 2 Register (GPIO208 to 223)	EALLOW	<a href="#">Go</a>
188h	GPGMUX2	GPIO G Mux 2 Register (GPIO208 to 223)	EALLOW	<a href="#">Go</a>
18Ah	GPGDIR	GPIO G Direction Register (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
18Ch	GPGPUD	GPIO G Pull Up Disable Register (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
190h	GPGINV	GPIO G Input Polarity Invert Registers (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
192h	GPGODR	GPIO G Open Drain Output Register (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
194h	GPGAMSEL	GPIO G Analog Mode Select register (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
1A2h	GPGMUX2	GPIO G Peripheral Group Mux (GPIO208 to 223)	EALLOW	<a href="#">Go</a>
1ACh	GPGCSEL3	GPIO G Core Select Register (GPIO208 to 215)	EALLOW	<a href="#">Go</a>
1BCh	GPGLOCK	GPIO G Lock Configuration Register (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
1BEh	GPGCR	GPIO G Lock Commit Register (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
1C0h	GPHCTRL	GPIO H Qualification Sampling Period Control (GPIO224 to 255)	EALLOW	<a href="#">Go</a>



**Table 10-13. GPIO\_CTRL\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
1C2h	GPHQSEL1	GPIO H Qualifier Select 1 Register (GPIO224 to 239)	EALLOW	<a href="#">Go</a>
1C4h	GPHQSEL2	GPIO H Qualifier Select 2 Register (GPIO240 to 255)	EALLOW	<a href="#">Go</a>
1C6h	GPHMUX1	GPIO H Mux 1 Register (GPIO224 to 239)	EALLOW	<a href="#">Go</a>
1C8h	GPHMUX2	GPIO H Mux 2 Register (GPIO240 to 255)	EALLOW	<a href="#">Go</a>
1CAh	GPHDIR	GPIO H Direction Register (GPIO224 to 255)	EALLOW	<a href="#">Go</a>
1CCh	GHPUD	GPIO H Pull Up Disable Register (GPIO224 to 255)	EALLOW	<a href="#">Go</a>
1D0h	GPHINV	GPIO H Input Polarity Invert Registers (GPIO224 to 255)	EALLOW	<a href="#">Go</a>
1D2h	GPHODR	GPIO H Open Drain Output Register (GPIO224 to GPIO255)	EALLOW	<a href="#">Go</a>
1D4h	GPHAMSEL	GPIO H Analog Mode Select register (GPIO224 to GPIO255)	EALLOW	<a href="#">Go</a>
1E0h	GPHGMUX1	GPIO H Peripheral Group Mux (GPIO224 to 239)	EALLOW	<a href="#">Go</a>
1E2h	GPHGMUX2	GPIO H Peripheral Group Mux (GPIO240 to 255)	EALLOW	<a href="#">Go</a>
1E8h	GPHCSEL1	GPIO H Core Select Register (GPIO224 to 231)	EALLOW	<a href="#">Go</a>
1EAh	GPHCSEL2	GPIO H Core Select Register (GPIO232 to 239)	EALLOW	<a href="#">Go</a>
1ECh	GPHCSEL3	GPIO H Core Select Register (GPIO240 to 247)	EALLOW	<a href="#">Go</a>
1EEh	GPHCSEL4	GPIO H Core Select Register (GPIO248 to 255)	EALLOW	<a href="#">Go</a>
1FCh	GPHLOCK	GPIO H Lock Configuration Register (GPIO224 to 255)	EALLOW	<a href="#">Go</a>
1FEh	GPHCR	GPIO H Lock Commit Register (GPIO224 to 255)	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 10-14](#) shows the codes that are used for access types in this section.

**Table 10-14. GPIO\_CTRL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
WOnce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 10.12.2.1 GPACTRL Register (Offset = 0h) [Reset = 0000000h]

GPACTRL is shown in [Figure 10-5](#) and described in [Table 10-15](#).

Return to the [Summary Table](#).

GPIO A Qualification Sampling Period Control (GPIO0 to 31)

**Figure 10-5. GPACTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QUALPRD3								QUALPRD2								QUALPRD1								QUALPRD0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 10-15. GPACTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	QUALPRD3	R/W	0h	Qualification sampling period for GPIO24 to GPIO31: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
23-16	QUALPRD2	R/W	0h	Qualification sampling period for GPIO16 to GPIO23: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
15-8	QUALPRD1	R/W	0h	Qualification sampling period for GPIO8 to GPIO15: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
7-0	QUALPRD0	R/W	0h	Qualification sampling period for GPIO0 to GPIO7: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn

### 10.12.2.2 GPAQSEL1 Register (Offset = 2h) [Reset = 0000000h]

GPAQSEL1 is shown in [Figure 10-6](#) and described in [Table 10-16](#).

Return to the [Summary Table](#).

GPIO A Qualifier Select 1 Register (GPIO0 to 15)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 10-6. GPAQSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO15		GPIO14		GPIO13		GPIO12		GPIO11		GPIO10		GPIO9		GPIO8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO7		GPIO6		GPIO5		GPIO4		GPIO3		GPIO2		GPIO1		GPIO0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-16. GPAQSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO15	R/W	0h	Select input qualification type for GPIO15: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO14	R/W	0h	Select input qualification type for GPIO14: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO13	R/W	0h	Select input qualification type for GPIO13: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO12	R/W	0h	Select input qualification type for GPIO12: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO11	R/W	0h	Select input qualification type for GPIO11: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO10	R/W	0h	Select input qualification type for GPIO10: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 10-16. GPAQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	GPIO9	R/W	0h	Select input qualification type for GPIO9: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO8	R/W	0h	Select input qualification type for GPIO8: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO7	R/W	0h	Select input qualification type for GPIO7: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO6	R/W	0h	Select input qualification type for GPIO6: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO5	R/W	0h	Select input qualification type for GPIO5: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO4	R/W	0h	Select input qualification type for GPIO4: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO3	R/W	0h	Select input qualification type for GPIO3: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO2	R/W	0h	Select input qualification type for GPIO2: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO1	R/W	0h	Select input qualification type for GPIO1: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 10-16. GPAQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO0	R/W	0h	Select input qualification type for GPIO0: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 10.12.2.3 GPAQSEL2 Register (Offset = 4h) [Reset = 0000000h]

GPAQSEL2 is shown in [Figure 10-7](#) and described in [Table 10-17](#).

Return to the [Summary Table](#).

GPIO A Qualifier Select 2 Register (GPIO16 to 31)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 10-7. GPAQSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO31		GPIO30		GPIO29		GPIO28		GPIO27		GPIO26		GPIO25		GPIO24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO23		GPIO22		GPIO21		GPIO20		GPIO19		GPIO18		GPIO17		GPIO16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-17. GPAQSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO31	R/W	0h	Select input qualification type for GPIO31: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO30	R/W	0h	Select input qualification type for GPIO30: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO29	R/W	0h	Select input qualification type for GPIO29: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO28	R/W	0h	Select input qualification type for GPIO28: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO27	R/W	0h	Select input qualification type for GPIO27: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO26	R/W	0h	Select input qualification type for GPIO26: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 10-17. GPAQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	GPIO25	R/W	0h	Select input qualification type for GPIO25: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO24	R/W	0h	Select input qualification type for GPIO24: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO23	R/W	0h	Select input qualification type for GPIO23: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO22	R/W	0h	Select input qualification type for GPIO22: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO21	R/W	0h	Select input qualification type for GPIO21: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO20	R/W	0h	Select input qualification type for GPIO20: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO19	R/W	0h	Select input qualification type for GPIO19: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO18	R/W	0h	Select input qualification type for GPIO18: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO17	R/W	0h	Select input qualification type for GPIO17: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 10-17. GPAQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO16	R/W	0h	Select input qualification type for GPIO16: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn



### 10.12.2.4 GPAMUX1 Register (Offset = 6h) [Reset = 0000000h]

GPAMUX1 is shown in [Figure 10-8](#) and described in [Table 10-18](#).

Return to the [Summary Table](#).

GPIO A Mux 1 Register (GPIO0 to 15)  
Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 10-8. GPAMUX1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO15		GPIO14		GPIO13		GPIO12		GPIO11		GPIO10		GPIO9		GPIO8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO7		GPIO6		GPIO5		GPIO4		GPIO3		GPIO2		GPIO1		GPIO0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-18. GPAMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO15	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO14	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO13	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO12	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO11	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO10	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO9	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO8	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO7	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO6	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO5	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO4	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO3	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO2	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO1	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 10-18. GPAMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO0	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.5 GPAMUX2 Register (Offset = 8h) [Reset = 0000000h]

GPAMUX2 is shown in [Figure 10-9](#) and described in [Table 10-19](#).

Return to the [Summary Table](#).

GPIO A Mux 2 Register (GPIO16 to 31)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 10-9. GPAMUX2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO31		GPIO30		GPIO29		GPIO28		GPIO27		GPIO26		GPIO25		GPIO24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO23		GPIO22		GPIO21		GPIO20		GPIO19		GPIO18		GPIO17		GPIO16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-19. GPAMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO31	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO30	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO29	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO28	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO27	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO26	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO25	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO24	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO23	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO22	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO21	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO20	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO19	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO18	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO17	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 10-19. GPAMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO16	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.6 GPADIR Register (Offset = Ah) [Reset = 0000000h]

GPADIR is shown in [Figure 10-10](#) and described in [Table 10-20](#).

Return to the [Summary Table](#).

GPIO A Direction Register (GPIO0 to 31)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

**Figure 10-10. GPADIR Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-20. GPADIR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
30	GPIO30	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
29	GPIO29	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
28	GPIO28	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
27	GPIO27	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
26	GPIO26	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
25	GPIO25	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
24	GPIO24	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
23	GPIO23	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
22	GPIO22	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
21	GPIO21	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

**Table 10-20. GPADIR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO20	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
19	GPIO19	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
18	GPIO18	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
17	GPIO17	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
16	GPIO16	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
15	GPIO15	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
14	GPIO14	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
13	GPIO13	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
12	GPIO12	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
11	GPIO11	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
10	GPIO10	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
9	GPIO9	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
8	GPIO8	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
7	GPIO7	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
6	GPIO6	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
5	GPIO5	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
4	GPIO4	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
3	GPIO3	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
2	GPIO2	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
1	GPIO1	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
0	GPIO0	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

### 10.12.2.7 GPAPUD Register (Offset = Ch) [Reset = FFFFFFFFh]

GPAPUD is shown in [Figure 10-11](#) and described in [Table 10-21](#).

Return to the [Summary Table](#).

GPIO A Pull Up Disable Register (GPIO0 to 31)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

**Figure 10-11. GPAPUD Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 10-21. GPAPUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
30	GPIO30	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
29	GPIO29	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
28	GPIO28	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
27	GPIO27	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
26	GPIO26	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
25	GPIO25	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
24	GPIO24	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
23	GPIO23	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
22	GPIO22	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
21	GPIO21	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

**Table 10-21. GPAPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO20	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
19	GPIO19	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
18	GPIO18	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
17	GPIO17	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
16	GPIO16	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
15	GPIO15	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
14	GPIO14	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
13	GPIO13	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
12	GPIO12	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
11	GPIO11	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
10	GPIO10	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
9	GPIO9	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
8	GPIO8	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
7	GPIO7	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
6	GPIO6	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
5	GPIO5	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
4	GPIO4	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
3	GPIO3	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
2	GPIO2	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
1	GPIO1	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
0	GPIO0	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn



### 10.12.2.8 GPAINV Register (Offset = 10h) [Reset = 0000000h]

GPAINV is shown in [Figure 10-12](#) and described in [Table 10-22](#).

Return to the [Summary Table](#).

GPIO A Input Polarity Invert Registers (GPIO0 to 31)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

**Figure 10-12. GPAINV Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-22. GPAINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
30	GPIO30	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
29	GPIO29	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
28	GPIO28	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
27	GPIO27	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
26	GPIO26	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
25	GPIO25	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
24	GPIO24	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
23	GPIO23	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
22	GPIO22	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
21	GPIO21	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

**Table 10-22. GPAINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO20	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
19	GPIO19	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
18	GPIO18	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
17	GPIO17	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
16	GPIO16	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
15	GPIO15	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
14	GPIO14	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
13	GPIO13	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
12	GPIO12	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
11	GPIO11	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
10	GPIO10	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
9	GPIO9	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
8	GPIO8	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
7	GPIO7	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
6	GPIO6	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
5	GPIO5	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
4	GPIO4	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
3	GPIO3	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
2	GPIO2	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
1	GPIO1	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
0	GPIO0	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

### 10.12.2.9 GPAODR Register (Offset = 12h) [Reset = 0000000h]

GPAODR is shown in [Figure 10-13](#) and described in [Table 10-23](#).

Return to the [Summary Table](#).

GPIO A Open Drain Output Register (GPIO0 to GPIO31)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the on the PAD while a 1 value to be driven out tri-states the buffer.

**Figure 10-13. GPAODR Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-23. GPAODR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
30	GPIO30	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
29	GPIO29	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
28	GPIO28	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
27	GPIO27	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
26	GPIO26	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
25	GPIO25	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
24	GPIO24	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
23	GPIO23	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
22	GPIO22	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

**Table 10-23. GPAODR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO21	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
20	GPIO20	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
19	GPIO19	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
18	GPIO18	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
17	GPIO17	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
16	GPIO16	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
15	GPIO15	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
14	GPIO14	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
13	GPIO13	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
12	GPIO12	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
11	GPIO11	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
10	GPIO10	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
9	GPIO9	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
8	GPIO8	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
7	GPIO7	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
6	GPIO6	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
5	GPIO5	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
4	GPIO4	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
3	GPIO3	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
2	GPIO2	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
1	GPIO1	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
0	GPIO0	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

### 10.12.2.10 GPAAMSEL Register (Offset = 14h) [Reset = FF7FFFFh]

GPAAMSEL is shown in [Figure 10-14](#) and described in [Table 10-24](#).

Return to the [Summary Table](#).

GPIO A Analog Mode Select register (GPIO0 to GPIO31)

Selects between digital and analog functionality for GPIO pins.

0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers

1: The analog function of the pin is enabled and the pin is capable of analog functions

Reading the register returns the current value of the register setting.

Note:

[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers don't have any affect.

**Figure 10-14. GPAAMSEL Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	GPIO28	RESERVED	RESERVED	RESERVED	GPIO24
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
GPIO23	RESERVED	GPIO21	GPIO20	RESERVED	RESERVED	GPIO17	GPIO16
R/W-0h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	GPIO13	GPIO12	GPIO11	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 10-24. GPAAMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	1h	Reserved
30	RESERVED	R/W	1h	Reserved
29	RESERVED	R/W	1h	Reserved
28	GPIO28	R/W	1h	Analog Mode select for this pin Reset type: SYSRSn
27	RESERVED	R/W	1h	Reserved
26	RESERVED	R/W	1h	Reserved
25	RESERVED	R/W	1h	Reserved
24	GPIO24	R/W	1h	Analog Mode select for this pin Reset type: SYSRSn
23	GPIO23	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
22	RESERVED	R/W	1h	Reserved
21	GPIO21	R/W	1h	Analog Mode select for this pin Reset type: SYSRSn
20	GPIO20	R/W	1h	Analog Mode select for this pin Reset type: SYSRSn
19	RESERVED	R/W	1h	Reserved
18	RESERVED	R/W	1h	Reserved

**Table 10-24. GPAAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	GPIO17	R/W	1h	Analog Mode select for this pin Reset type: SYSRSn
16	GPIO16	R/W	1h	Analog Mode select for this pin Reset type: SYSRSn
15	RESERVED	R/W	1h	Reserved
14	RESERVED	R/W	1h	Reserved
13	GPIO13	R/W	1h	Analog Mode select for this pin Reset type: SYSRSn
12	GPIO12	R/W	1h	Analog Mode select for this pin Reset type: SYSRSn
11	GPIO11	R/W	1h	Analog Mode select for this pin Reset type: SYSRSn
10	RESERVED	R/W	1h	Reserved
9	RESERVED	R/W	1h	Reserved
8	RESERVED	R/W	1h	Reserved
7	RESERVED	R/W	1h	Reserved
6	RESERVED	R/W	1h	Reserved
5	RESERVED	R/W	1h	Reserved
4	RESERVED	R/W	1h	Reserved
3	RESERVED	R/W	1h	Reserved
2	RESERVED	R/W	1h	Reserved
1	RESERVED	R/W	1h	Reserved
0	RESERVED	R/W	1h	Reserved

### 10.12.2.11 GPAGMUX1 Register (Offset = 20h) [Reset = 0000000h]

GPAGMUX1 is shown in [Figure 10-15](#) and described in [Table 10-25](#).

Return to the [Summary Table](#).

GPIO A Peripheral Group Mux (GPIO0 to 15)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 10-15. GPAGMUX1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO15		GPIO14		GPIO13		GPIO12		GPIO11		GPIO10		GPIO9		GPIO8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO7		GPIO6		GPIO5		GPIO4		GPIO3		GPIO2		GPIO1		GPIO0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-25. GPAGMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO15	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO14	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO13	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO12	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO11	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO10	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO9	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO8	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO7	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO6	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO5	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO4	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO3	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO2	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO1	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 10-25. GPAGMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO0	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn



### 10.12.2.12 GPAGMUX2 Register (Offset = 22h) [Reset = 0000000h]

GPAGMUX2 is shown in [Figure 10-16](#) and described in [Table 10-26](#).

Return to the [Summary Table](#).

GPIO A Peripheral Group Mux (GPIO16 to 31)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 10-16. GPAGMUX2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO31		GPIO30		GPIO29		GPIO28		GPIO27		GPIO26		GPIO25		GPIO24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO23		GPIO22		GPIO21		GPIO20		GPIO19		GPIO18		GPIO17		GPIO16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-26. GPAGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO31	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO30	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO29	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO28	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO27	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO26	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO25	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO24	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO23	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO22	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO21	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO20	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO19	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO18	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO17	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 10-26. GPAGMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO16	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.13 GPACSEL1 Register (Offset = 28h) [Reset = 0000000h]

GPACSEL1 is shown in [Figure 10-17](#) and described in [Table 10-27](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-17. GPACSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO7				GPIO6				GPIO5				GPIO4			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO3				GPIO2				GPIO1				GPIO0			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-27. GPACSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO7	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO6	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO5	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO4	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO3	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO2	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO1	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO0	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.14 GPACSEL2 Register (Offset = 2Ah) [Reset = 0000000h]

GPACSEL2 is shown in [Figure 10-18](#) and described in [Table 10-28](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-18. GPACSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO15				GPIO14				GPIO13				GPIO12			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO11				GPIO10				GPIO9				GPIO8			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-28. GPACSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO15	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO14	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO13	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO12	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO11	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO10	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO9	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO8	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.15 GPACSEL3 Register (Offset = 2Ch) [Reset = 0000000h]

GPACSEL3 is shown in [Figure 10-19](#) and described in [Table 10-29](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-19. GPACSEL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO23				GPIO22				GPIO21				GPIO20			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO19				GPIO18				GPIO17				GPIO16			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-29. GPACSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO23	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO22	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO21	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO20	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO19	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO18	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO17	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO16	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.16 GPACSEL4 Register (Offset = 2Eh) [Reset = 0000000h]

GPACSEL4 is shown in [Figure 10-20](#) and described in [Table 10-30](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-20. GPACSEL4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO31				GPIO30				GPIO29				GPIO28			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO27				GPIO26				GPIO25				GPIO24			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-30. GPACSEL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO31	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO30	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO29	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO28	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO27	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO26	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO25	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO24	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.17 GPALOCK Register (Offset = 3Ch) [Reset = 0000000h]

GPALOCK is shown in [Figure 10-21](#) and described in [Table 10-31](#).

Return to the [Summary Table](#).

GPIO A Lock Configuration Register (GPIO0 to 31)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

**Figure 10-21. GPALOCK Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-31. GPALOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
30	GPIO30	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
29	GPIO29	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
28	GPIO28	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
27	GPIO27	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
26	GPIO26	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
25	GPIO25	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
24	GPIO24	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
23	GPIO23	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
22	GPIO22	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
21	GPIO21	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

**Table 10-31. GPALOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO20	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
19	GPIO19	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
18	GPIO18	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
17	GPIO17	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
16	GPIO16	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
15	GPIO15	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
14	GPIO14	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
13	GPIO13	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
12	GPIO12	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
11	GPIO11	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
10	GPIO10	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
9	GPIO9	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
8	GPIO8	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
7	GPIO7	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
6	GPIO6	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
5	GPIO5	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
4	GPIO4	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
3	GPIO3	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
2	GPIO2	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
1	GPIO1	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
0	GPIO0	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn



### 10.12.2.18 GPACR Register (Offset = 3Eh) [Reset = 0000000h]

GPACR is shown in [Figure 10-22](#) and described in [Table 10-32](#).

Return to the [Summary Table](#).

GPIO A Lock Commit Register (GPIO0 to 31)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

**Figure 10-22. GPACR Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 10-32. GPACR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
30	GPIO30	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
29	GPIO29	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
28	GPIO28	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
27	GPIO27	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
26	GPIO26	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
25	GPIO25	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
24	GPIO24	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
23	GPIO23	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
22	GPIO22	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
21	GPIO21	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
20	GPIO20	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

**Table 10-32. GPACR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO19	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
18	GPIO18	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
17	GPIO17	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
16	GPIO16	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
15	GPIO15	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
14	GPIO14	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
13	GPIO13	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
12	GPIO12	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
11	GPIO11	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
10	GPIO10	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
9	GPIO9	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
8	GPIO8	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
7	GPIO7	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
6	GPIO6	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
5	GPIO5	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
4	GPIO4	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
3	GPIO3	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
2	GPIO2	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
1	GPIO1	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
0	GPIO0	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

### 10.12.2.19 GPBCTRL Register (Offset = 40h) [Reset = 0000000h]

GPBCTRL is shown in [Figure 10-23](#) and described in [Table 10-33](#).

Return to the [Summary Table](#).

GPIO B Qualification Sampling Period Control (GPIO32 to 63)

**Figure 10-23. GPBCTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QUALPRD3								QUALPRD2								QUALPRD1								QUALPRD0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 10-33. GPBCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	QUALPRD3	R/W	0h	Qualification sampling period for GPIO56 to GPIO63: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
23-16	QUALPRD2	R/W	0h	Qualification sampling period for GPIO48 to GPIO55: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
15-8	QUALPRD1	R/W	0h	Qualification sampling period for GPIO40 to GPIO47: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
7-0	QUALPRD0	R/W	0h	Qualification sampling period for GPIO32 to GPIO39: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn

### 10.12.2.20 GPBQSEL1 Register (Offset = 42h) [Reset = 0000CC0h]

GPBQSEL1 is shown in [Figure 10-24](#) and described in [Table 10-34](#).

Return to the [Summary Table](#).

GPIO B Qualifier Select 1 Register (GPIO32 to 47)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 10-24. GPBQSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO47		GPIO46		GPIO45		GPIO44		GPIO43		GPIO42		GPIO41		GPIO40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED		RESERVED		GPIO37		RESERVED		GPIO35		GPIO34		GPIO33		GPIO32	
R/W-0h		R/W-0h		R/W-3h		R/W-0h		R/W-3h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-34. GPBQSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO47	R/W	0h	Select input qualification type for GPIO47: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO46	R/W	0h	Select input qualification type for GPIO46: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO45	R/W	0h	Select input qualification type for GPIO45: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO44	R/W	0h	Select input qualification type for GPIO44: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO43	R/W	0h	Select input qualification type for GPIO43: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO42	R/W	0h	Select input qualification type for GPIO42: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 10-34. GPBQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	GPIO41	R/W	0h	Select input qualification type for GPIO41: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO40	R/W	0h	Select input qualification type for GPIO40: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	GPIO37	R/W	3h	Select input qualification type for GPIO37: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	RESERVED	R/W	0h	Reserved
7-6	GPIO35	R/W	3h	Select input qualification type for GPIO35: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO34	R/W	0h	Select input qualification type for GPIO34: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO33	R/W	0h	Select input qualification type for GPIO33: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
1-0	GPIO32	R/W	0h	Select input qualification type for GPIO32: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 10.12.2.21 GPBQSEL2 Register (Offset = 44h) [Reset = 0000000h]

GPBQSEL2 is shown in [Figure 10-25](#) and described in [Table 10-35](#).

Return to the [Summary Table](#).

GPIO B Qualifier Select 2 Register (GPIO48 to 63)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 10-25. GPBQSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO63		GPIO62		GPIO61		GPIO60		GPIO59		GPIO58		GPIO57		GPIO56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO55		GPIO54		GPIO53		GPIO52		GPIO51		GPIO50		GPIO49		GPIO48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-35. GPBQSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO63	R/W	0h	Select input qualification type for GPIO63: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO62	R/W	0h	Select input qualification type for GPIO62: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO61	R/W	0h	Select input qualification type for GPIO61: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO60	R/W	0h	Select input qualification type for GPIO60: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO59	R/W	0h	Select input qualification type for GPIO59: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO58	R/W	0h	Select input qualification type for GPIO58: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 10-35. GPBQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	GPIO57	R/W	0h	Select input qualification type for GPIO57: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO56	R/W	0h	Select input qualification type for GPIO56: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO55	R/W	0h	Select input qualification type for GPIO55: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO54	R/W	0h	Select input qualification type for GPIO54: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO53	R/W	0h	Select input qualification type for GPIO53: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO52	R/W	0h	Select input qualification type for GPIO52: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO51	R/W	0h	Select input qualification type for GPIO51: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO50	R/W	0h	Select input qualification type for GPIO50: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO49	R/W	0h	Select input qualification type for GPIO49: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 10-35. GPBQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO48	R/W	0h	Select input qualification type for GPIO48: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn



### 10.12.2.22 GPBMUX1 Register (Offset = 46h) [Reset = 0000CC0h]

GPBMUX1 is shown in [Figure 10-26](#) and described in [Table 10-36](#).

Return to the [Summary Table](#).

GPIO B Mux 1 Register (GPIO32 to 47)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 10-26. GPBMUX1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO47		GPIO46		GPIO45		GPIO44		GPIO43		GPIO42		GPIO41		GPIO40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED		RESERVED		GPIO37		RESERVED		GPIO35		GPIO34		GPIO33		GPIO32	
R/W-0h		R/W-0h		R/W-3h		R/W-0h		R/W-3h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-36. GPBMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO47	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO46	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO45	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO44	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO43	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO42	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO41	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO40	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	GPIO37	R/W	3h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	RESERVED	R/W	0h	Reserved
7-6	GPIO35	R/W	3h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO34	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO33	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO32	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.23 GPBMUX2 Register (Offset = 48h) [Reset = 0000000h]

GPBMUX2 is shown in [Figure 10-27](#) and described in [Table 10-37](#).

Return to the [Summary Table](#).

GPIO B Mux 2 Register (GPIO48 to 63)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 10-27. GPBMUX2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO63		GPIO62		GPIO61		GPIO60		GPIO59		GPIO58		GPIO57		GPIO56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO55		GPIO54		GPIO53		GPIO52		GPIO51		GPIO50		GPIO49		GPIO48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-37. GPBMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO63	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO62	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO61	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO60	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO59	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO58	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO57	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO56	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO55	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO54	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO53	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO52	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO51	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO50	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO49	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 10-37. GPBMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO48	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.24 GPBDIR Register (Offset = 4Ah) [Reset = 0000000h]

GPBDIR is shown in [Figure 10-28](#) and described in [Table 10-38](#).

Return to the [Summary Table](#).

GPIO B Direction Register (GPIO32 to 63)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

**Figure 10-28. GPBDIR Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	GPIO37	RESERVED	GPIO35	GPIO34	GPIO33	GPIO32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-38. GPBDIR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
30	GPIO62	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
29	GPIO61	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
28	GPIO60	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
27	GPIO59	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
26	GPIO58	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
25	GPIO57	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
24	GPIO56	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
23	GPIO55	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
22	GPIO54	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
21	GPIO53	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

**Table 10-38. GPBDIR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO52	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
19	GPIO51	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
18	GPIO50	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
17	GPIO49	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
16	GPIO48	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
15	GPIO47	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
14	GPIO46	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
13	GPIO45	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
12	GPIO44	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
11	GPIO43	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
10	GPIO42	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
9	GPIO41	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
8	GPIO40	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	GPIO37	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
4	RESERVED	R/W	0h	Reserved
3	GPIO35	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
2	GPIO34	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
1	GPIO33	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
0	GPIO32	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

### 10.12.2.25 GPBPUD Register (Offset = 4Ch) [Reset = FFFFFFFh]

GPBPUD is shown in [Figure 10-29](#) and described in [Table 10-39](#).

Return to the [Summary Table](#).

GPIO B Pull Up Disable Register (GPIO32 to 63)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

**Figure 10-29. GPBPUD Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	GPIO37	RESERVED	GPIO35	GPIO34	GPIO33	GPIO32
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 10-39. GPBPUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
30	GPIO62	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
29	GPIO61	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
28	GPIO60	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
27	GPIO59	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
26	GPIO58	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
25	GPIO57	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
24	GPIO56	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
23	GPIO55	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
22	GPIO54	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
21	GPIO53	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

**Table 10-39. GPBPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO52	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
19	GPIO51	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
18	GPIO50	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
17	GPIO49	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
16	GPIO48	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
15	GPIO47	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
14	GPIO46	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
13	GPIO45	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
12	GPIO44	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
11	GPIO43	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
10	GPIO42	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
9	GPIO41	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
8	GPIO40	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
7	RESERVED	R/W	1h	Reserved
6	RESERVED	R/W	1h	Reserved
5	GPIO37	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
4	RESERVED	R/W	1h	Reserved
3	GPIO35	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
2	GPIO34	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
1	GPIO33	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
0	GPIO32	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

### 10.12.2.26 GPBINV Register (Offset = 50h) [Reset = 0000000h]

GPBINV is shown in [Figure 10-30](#) and described in [Table 10-40](#).

Return to the [Summary Table](#).

GPIO B Input Polarity Invert Registers (GPIO32 to 63)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

**Figure 10-30. GPBINV Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	GPIO37	RESERVED	GPIO35	GPIO34	GPIO33	GPIO32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-40. GPBINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
30	GPIO62	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
29	GPIO61	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
28	GPIO60	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
27	GPIO59	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
26	GPIO58	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
25	GPIO57	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
24	GPIO56	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
23	GPIO55	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
22	GPIO54	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
21	GPIO53	R/W	0h	Input inversion control for this pin Reset type: SYSRSn



**Table 10-40. GPBINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO52	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
19	GPIO51	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
18	GPIO50	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
17	GPIO49	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
16	GPIO48	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
15	GPIO47	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
14	GPIO46	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
13	GPIO45	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
12	GPIO44	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
11	GPIO43	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
10	GPIO42	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
9	GPIO41	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
8	GPIO40	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	GPIO37	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
4	RESERVED	R/W	0h	Reserved
3	GPIO35	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
2	GPIO34	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
1	GPIO33	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
0	GPIO32	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

### 10.12.2.27 GPBODR Register (Offset = 52h) [Reset = 0000000h]

GPBODR is shown in [Figure 10-31](#) and described in [Table 10-41](#).

Return to the [Summary Table](#).

GPIO B Open Drain Output Register (GPIO32 to GPIO63)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the on the PAD while a 1 value to be driven out tri-states the buffer.

**Figure 10-31. GPBODR Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	GPIO37	RESERVED	GPIO35	GPIO34	GPIO33	GPIO32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-41. GPBODR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
30	GPIO62	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
29	GPIO61	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
28	GPIO60	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
27	GPIO59	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
26	GPIO58	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
25	GPIO57	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
24	GPIO56	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
23	GPIO55	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
22	GPIO54	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

**Table 10-41. GPBODR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO53	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
20	GPIO52	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
19	GPIO51	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
18	GPIO50	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
17	GPIO49	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
16	GPIO48	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
15	GPIO47	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
14	GPIO46	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
13	GPIO45	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
12	GPIO44	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
11	GPIO43	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
10	GPIO42	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
9	GPIO41	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
8	GPIO40	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	GPIO37	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
4	RESERVED	R/W	0h	Reserved
3	GPIO35	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
2	GPIO34	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
1	GPIO33	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
0	GPIO32	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

### 10.12.2.28 GPBAMSEL Register (Offset = 54h) [Reset = FFFFFFFFh]

GPBAMSEL is shown in [Figure 10-32](#) and described in [Table 10-42](#).

Return to the [Summary Table](#).

GPIO B Analog Mode Select register (GPIO32 to GPIO63)

Selects between digital and analog functionality for GPIO pins.

0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers

1: The analog function of the pin is enabled and the pin is capable of analog functions

Reading the register returns the current value of the register setting.

Note:

[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, t

**Figure 10-32. GPBAMSEL Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO41	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-0h	R/W-1h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO33	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 10-42. GPBAMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	1h	Reserved
30	RESERVED	R/W	1h	Reserved
29	RESERVED	R/W	1h	Reserved
28	RESERVED	R/W	1h	Reserved
27	RESERVED	R/W	1h	Reserved
26	RESERVED	R/W	1h	Reserved
25	RESERVED	R/W	1h	Reserved
24	RESERVED	R/W	1h	Reserved
23	RESERVED	R/W	1h	Reserved
22	RESERVED	R/W	1h	Reserved
21	RESERVED	R/W	1h	Reserved
20	RESERVED	R/W	1h	Reserved
19	RESERVED	R/W	1h	Reserved
18	RESERVED	R/W	1h	Reserved
17	RESERVED	R/W	1h	Reserved
16	RESERVED	R/W	1h	Reserved
15	RESERVED	R/W	1h	Reserved
14	RESERVED	R/W	1h	Reserved

**Table 10-42. GPBAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	RESERVED	R/W	1h	Reserved
12	RESERVED	R/W	1h	Reserved
11	RESERVED	R/W	1h	Reserved
10	RESERVED	R/W	1h	Reserved
9	GPIO41	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
8	RESERVED	R/W	1h	Reserved
7	RESERVED	R/W	1h	Reserved
6	RESERVED	R/W	1h	Reserved
5	RESERVED	R/W	1h	Reserved
4	RESERVED	R/W	1h	Reserved
3	RESERVED	R/W	1h	Reserved
2	RESERVED	R/W	1h	Reserved
1	GPIO33	R/W	1h	Analog Mode select for this pin Reset type: SYSRSn
0	RESERVED	R/W	1h	Reserved

### 10.12.2.29 GPBGMUX1 Register (Offset = 60h) [Reset = 0000CC0h]

GPBGMUX1 is shown in [Figure 10-33](#) and described in [Table 10-43](#).

Return to the [Summary Table](#).

GPIO B Peripheral Group Mux (GPIO32 to 47)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 10-33. GPBGMUX1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO47		GPIO46		GPIO45		GPIO44		GPIO43		GPIO42		GPIO41		GPIO40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED		RESERVED		GPIO37		RESERVED		GPIO35		GPIO34		GPIO33		GPIO32	
R/W-0h		R/W-0h		R/W-3h		R/W-0h		R/W-3h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-43. GPBGMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO47	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO46	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO45	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO44	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO43	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO42	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO41	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO40	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	GPIO37	R/W	3h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	RESERVED	R/W	0h	Reserved
7-6	GPIO35	R/W	3h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO34	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO33	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO32	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.30 GPBGMUX2 Register (Offset = 62h) [Reset = 0000000h]

GPBGMUX2 is shown in [Figure 10-34](#) and described in [Table 10-44](#).

Return to the [Summary Table](#).

GPIO B Peripheral Group Mux (GPIO48 to 63)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 10-34. GPBGMUX2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO63		GPIO62		GPIO61		GPIO60		GPIO59		GPIO58		GPIO57		GPIO56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO55		GPIO54		GPIO53		GPIO52		GPIO51		GPIO50		GPIO49		GPIO48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-44. GPBGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO63	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO62	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO61	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO60	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO59	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO58	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO57	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO56	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO55	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO54	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO53	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO52	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO51	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO50	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO49	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 10-44. GPBGMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO48	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn



### 10.12.2.31 GPBCSEL1 Register (Offset = 68h) [Reset = 0000000h]

GPBCSEL1 is shown in [Figure 10-35](#) and described in [Table 10-45](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-35. GPBCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				RESERVED				GPIO37				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO35				GPIO34				GPIO33				GPIO32			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-45. GPBCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R/W	0h	Reserved
27-24	RESERVED	R/W	0h	Reserved
23-20	GPIO37	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	RESERVED	R/W	0h	Reserved
15-12	GPIO35	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO34	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO33	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO32	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.32 GPBCSEL2 Register (Offset = 6Ah) [Reset = 0000000h]

GPBCSEL2 is shown in [Figure 10-36](#) and described in [Table 10-46](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-36. GPBCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO47				GPIO46				GPIO45				GPIO44			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO43				GPIO42				GPIO41				GPIO40			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-46. GPBCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO47	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO46	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO45	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO44	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO43	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO42	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO41	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO40	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.33 GPBCSEL3 Register (Offset = 6Ch) [Reset = 0000000h]

GPBCSEL3 is shown in [Figure 10-37](#) and described in [Table 10-47](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-37. GPBCSEL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO55				GPIO54				GPIO53				GPIO52			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO51				GPIO50				GPIO49				GPIO48			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-47. GPBCSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO55	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO54	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO53	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO52	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO51	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO50	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO49	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO48	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.34 GPBCSEL4 Register (Offset = 6Eh) [Reset = 0000000h]

GPBCSEL4 is shown in [Figure 10-38](#) and described in [Table 10-48](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-38. GPBCSEL4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO63				GPIO62				GPIO61				GPIO60			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO59				GPIO58				GPIO57				GPIO56			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-48. GPBCSEL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO63	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO62	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO61	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO60	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO59	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO58	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO57	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO56	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.35 GPBLOCK Register (Offset = 7Ch) [Reset = 0000000h]

GPBLOCK is shown in [Figure 10-39](#) and described in [Table 10-49](#).

Return to the [Summary Table](#).

GPIO B Lock Configuration Register (GPIO32 to 63)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

**Figure 10-39. GPBLOCK Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	GPIO37	RESERVED	GPIO35	GPIO34	GPIO33	GPIO32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-49. GPBLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
30	GPIO62	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
29	GPIO61	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
28	GPIO60	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
27	GPIO59	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
26	GPIO58	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
25	GPIO57	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
24	GPIO56	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
23	GPIO55	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
22	GPIO54	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
21	GPIO53	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

**Table 10-49. GPBLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO52	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
19	GPIO51	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
18	GPIO50	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
17	GPIO49	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
16	GPIO48	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
15	GPIO47	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
14	GPIO46	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
13	GPIO45	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
12	GPIO44	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
11	GPIO43	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
10	GPIO42	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
9	GPIO41	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
8	GPIO40	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	GPIO37	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
4	RESERVED	R/W	0h	Reserved
3	GPIO35	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
2	GPIO34	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
1	GPIO33	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
0	GPIO32	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

### 10.12.2.36 GPBCR Register (Offset = 7Eh) [Reset = 0000000h]

GPBCR is shown in [Figure 10-40](#) and described in [Table 10-50](#).

Return to the [Summary Table](#).

GPIO B Lock Commit Register (GPIO32 to 63)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

**Figure 10-40. GPBCR Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	GPIO37	RESERVED	GPIO35	GPIO34	GPIO33	GPIO32
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 10-50. GPBCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
30	GPIO62	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
29	GPIO61	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
28	GPIO60	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
27	GPIO59	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
26	GPIO58	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
25	GPIO57	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
24	GPIO56	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
23	GPIO55	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
22	GPIO54	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
21	GPIO53	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
20	GPIO52	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

**Table 10-50. GPBCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO51	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
18	GPIO50	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
17	GPIO49	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
16	GPIO48	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
15	GPIO47	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
14	GPIO46	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
13	GPIO45	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
12	GPIO44	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
11	GPIO43	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
10	GPIO42	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
9	GPIO41	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
8	GPIO40	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
7	RESERVED	R/WOnce	0h	Reserved
6	RESERVED	R/WOnce	0h	Reserved
5	GPIO37	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
4	RESERVED	R/WOnce	0h	Reserved
3	GPIO35	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
2	GPIO34	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
1	GPIO33	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
0	GPIO32	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn



### 10.12.2.37 GPCCTRL Register (Offset = 80h) [Reset = 0000000h]

GPCCTRL is shown in [Figure 10-41](#) and described in [Table 10-51](#).

Return to the [Summary Table](#).

GPIO C Qualification Sampling Period Control (GPIO64 to 95)

**Figure 10-41. GPCCTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								QUALPRD2								QUALPRD1								QUALPRD0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 10-51. GPCCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R/W	0h	Reserved
23-16	QUALPRD2	R/W	0h	Qualification sampling period for GPIO80 to GPIO87: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
15-8	QUALPRD1	R/W	0h	Qualification sampling period for GPIO72 to GPIO79: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
7-0	QUALPRD0	R/W	0h	Qualification sampling period for GPIO64 to GPIO71: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn

### 10.12.2.38 GPCQSEL1 Register (Offset = 82h) [Reset = 0000000h]

GPCQSEL1 is shown in [Figure 10-42](#) and described in [Table 10-52](#).

Return to the [Summary Table](#).

GPIO C Qualifier Select 1 Register (GPIO64 to 79)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 10-42. GPCQSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO79		GPIO78		GPIO77		GPIO76		GPIO75		GPIO74		GPIO73		GPIO72	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO71		GPIO70		GPIO69		GPIO68		GPIO67		GPIO66		GPIO65		GPIO64	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-52. GPCQSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO79	R/W	0h	Select input qualification type for GPIO79: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO78	R/W	0h	Select input qualification type for GPIO78: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO77	R/W	0h	Select input qualification type for GPIO77: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO76	R/W	0h	Select input qualification type for GPIO76: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO75	R/W	0h	Select input qualification type for GPIO75: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO74	R/W	0h	Select input qualification type for GPIO74: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 10-52. GPCQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	GPIO73	R/W	0h	Select input qualification type for GPIO73: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO72	R/W	0h	Select input qualification type for GPIO72: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO71	R/W	0h	Select input qualification type for GPIO71: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO70	R/W	0h	Select input qualification type for GPIO70: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO69	R/W	0h	Select input qualification type for GPIO69: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO68	R/W	0h	Select input qualification type for GPIO68: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO67	R/W	0h	Select input qualification type for GPIO67: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO66	R/W	0h	Select input qualification type for GPIO66: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO65	R/W	0h	Select input qualification type for GPIO65: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 10-52. GPCQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO64	R/W	0h	Select input qualification type for GPIO64: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 10.12.2.39 GPCQSEL2 Register (Offset = 84h) [Reset = 0000000h]

GPCQSEL2 is shown in [Figure 10-43](#) and described in [Table 10-53](#).

Return to the [Summary Table](#).

GPIO C Qualifier Select 2 Register (GPIO80 to 95)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 10-43. GPCQSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO81	GPIO81	GPIO80	GPIO80
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-53. GPCQSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	RESERVED	R/W	0h	Reserved
3-2	GPIO81	R/W	0h	Select input qualification type for GPIO81: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
1-0	GPIO80	R/W	0h	Select input qualification type for GPIO80: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 10.12.2.40 GPCMUX1 Register (Offset = 86h) [Reset = 0000000h]

GPCMUX1 is shown in [Figure 10-44](#) and described in [Table 10-54](#).

Return to the [Summary Table](#).

GPIO C Mux 1 Register (GPIO64 to 79)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 10-44. GPCMUX1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO79		GPIO78		GPIO77		GPIO76		GPIO75		GPIO74		GPIO73		GPIO72	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO71		GPIO70		GPIO69		GPIO68		GPIO67		GPIO66		GPIO65		GPIO64	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-54. GPCMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO79	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO78	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO77	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO76	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO75	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO74	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO73	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO72	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO71	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO70	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO69	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO68	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO67	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO66	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO65	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 10-54. GPCMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO64	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.41 GPCMUX2 Register (Offset = 88h) [Reset = 0000000h]

GPCMUX2 is shown in [Figure 10-45](#) and described in [Table 10-55](#).

Return to the [Summary Table](#).

GPIO C Mux 2 Register (GPIO80 to 95)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 10-45. GPCMUX2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO81		GPIO80	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-55. GPCMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	RESERVED	R/W	0h	Reserved
3-2	GPIO81	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO80	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn



### 10.12.2.42 GPCDIR Register (Offset = 8Ah) [Reset = 0000000h]

GPCDIR is shown in [Figure 10-46](#) and described in [Table 10-56](#).

Return to the [Summary Table](#).

GPIO C Direction Register (GPIO64 to 95)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

**Figure 10-46. GPCDIR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO81	GPIO80
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-56. GPCDIR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	GPIO81	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
16	GPIO80	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
15	GPIO79	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
14	GPIO78	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

**Table 10-56. GPCDIR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	GPIO77	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
12	GPIO76	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
11	GPIO75	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
10	GPIO74	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
9	GPIO73	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
8	GPIO72	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
7	GPIO71	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
6	GPIO70	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
5	GPIO69	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
4	GPIO68	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
3	GPIO67	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
2	GPIO66	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
1	GPIO65	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
0	GPIO64	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

### 10.12.2.43 GPCPUD Register (Offset = 8Ch) [Reset = FFFFFFFh]

GPCPUD is shown in [Figure 10-47](#) and described in [Table 10-57](#).

Return to the [Summary Table](#).

GPIO C Pull Up Disable Register (GPIO64 to 95)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

**Figure 10-47. GPCPUD Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO81	GPIO80
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 10-57. GPCPUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	1h	Reserved
30	RESERVED	R/W	1h	Reserved
29	RESERVED	R/W	1h	Reserved
28	RESERVED	R/W	1h	Reserved
27	RESERVED	R/W	1h	Reserved
26	RESERVED	R/W	1h	Reserved
25	RESERVED	R/W	1h	Reserved
24	RESERVED	R/W	1h	Reserved
23	RESERVED	R/W	1h	Reserved
22	RESERVED	R/W	1h	Reserved
21	RESERVED	R/W	1h	Reserved
20	RESERVED	R/W	1h	Reserved
19	RESERVED	R/W	1h	Reserved
18	RESERVED	R/W	1h	Reserved
17	GPIO81	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
16	GPIO80	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
15	GPIO79	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

**Table 10-57. GPCPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	GPIO78	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
13	GPIO77	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
12	GPIO76	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
11	GPIO75	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
10	GPIO74	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
9	GPIO73	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
8	GPIO72	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
7	GPIO71	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
6	GPIO70	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
5	GPIO69	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
4	GPIO68	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
3	GPIO67	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
2	GPIO66	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
1	GPIO65	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
0	GPIO64	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

### 10.12.2.44 GPCINV Register (Offset = 90h) [Reset = 0000000h]

GPCINV is shown in [Figure 10-48](#) and described in [Table 10-58](#).

Return to the [Summary Table](#).

GPIO C Input Polarity Invert Registers (GPIO64 to 95)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

**Figure 10-48. GPCINV Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO81	GPIO80
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-58. GPCINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	GPIO81	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
16	GPIO80	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
15	GPIO79	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
14	GPIO78	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

**Table 10-58. GPCINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	GPIO77	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
12	GPIO76	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
11	GPIO75	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
10	GPIO74	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
9	GPIO73	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
8	GPIO72	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
7	GPIO71	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
6	GPIO70	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
5	GPIO69	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
4	GPIO68	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
3	GPIO67	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
2	GPIO66	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
1	GPIO65	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
0	GPIO64	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

### 10.12.2.45 GPCODR Register (Offset = 92h) [Reset = 0000000h]

GPCODR is shown in [Figure 10-49](#) and described in [Table 10-59](#).

Return to the [Summary Table](#).

GPIO C Open Drain Output Register (GPIO64 to GPIO95)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the on the PAD while a 1 value to be driven out tri-states the buffer.

**Figure 10-49. GPCODR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO81	GPIO80
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-59. GPCODR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	GPIO81	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
16	GPIO80	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
15	GPIO79	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

**Table 10-59. GPCODR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	GPIO78	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
13	GPIO77	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
12	GPIO76	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
11	GPIO75	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
10	GPIO74	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
9	GPIO73	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
8	GPIO72	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
7	GPIO71	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
6	GPIO70	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
5	GPIO69	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
4	GPIO68	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
3	GPIO67	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
2	GPIO66	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
1	GPIO65	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
0	GPIO64	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn



### 10.12.2.46 GPCAMSEL Register (Offset = 94h) [Reset = 0000000h]

GPCAMSEL is shown in [Figure 10-50](#) and described in [Table 10-60](#).

Return to the [Summary Table](#).

GPIO C Analog Mode Select register (GPIO64 to GPIO95)

Selects between digital and analog functionality for GPIO pins.

0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers

1: The analog function of the pin is enabled and the pin is capable of analog functions

Reading the register returns the current value of the register setting.

Note:

[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, t

**Figure 10-50. GPCAMSEL Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-60. GPCAMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved

**Table 10-60. GPCAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 10.12.2.47 GPCGMUX1 Register (Offset = A0h) [Reset = 0000000h]

GPCGMUX1 is shown in [Figure 10-51](#) and described in [Table 10-61](#).

Return to the [Summary Table](#).

GPIO C Peripheral Group Mux (GPIO64 to 79)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 10-51. GPCGMUX1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO79		GPIO78		GPIO77		GPIO76		GPIO75		GPIO74		GPIO73		GPIO72	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO71		GPIO70		GPIO69		GPIO68		GPIO67		GPIO66		GPIO65		GPIO64	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-61. GPCGMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO79	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO78	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO77	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO76	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO75	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO74	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO73	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO72	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO71	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO70	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO69	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO68	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO67	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO66	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO65	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 10-61. GPCGMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO64	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.48 GPCGMUX2 Register (Offset = A2h) [Reset = 0000000h]

GPCGMUX2 is shown in [Figure 10-52](#) and described in [Table 10-62](#).

Return to the [Summary Table](#).

GPIO C Peripheral Group Mux (GPIO80 to 95)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 10-52. GPCGMUX2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO81	GPIO80	GPIO80	GPIO80
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-62. GPCGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	RESERVED	R/W	0h	Reserved
3-2	GPIO81	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO80	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.49 GPCSEL1 Register (Offset = A8h) [Reset = 0000000h]

GPCSEL1 is shown in [Figure 10-53](#) and described in [Table 10-63](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-53. GPCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO71				GPIO70				GPIO69				GPIO68			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO67				GPIO66				GPIO65				GPIO64			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-63. GPCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO71	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO70	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO69	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO68	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO67	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO66	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO65	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO64	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.50 GPCSEL2 Register (Offset = AAh) [Reset = 0000000h]

GPCSEL2 is shown in [Figure 10-54](#) and described in [Table 10-64](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-54. GPCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO79				GPIO78				GPIO77				GPIO76			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO75				GPIO74				GPIO73				GPIO72			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-64. GPCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO79	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO78	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO77	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO76	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO75	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO74	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO73	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO72	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.51 GPCSEL3 Register (Offset = ACh) [Reset = 0000000h]

GPCSEL3 is shown in [Figure 10-55](#) and described in [Table 10-65](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-55. GPCSEL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				RESERVED				RESERVED				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				RESERVED				GPIO81				GPIO80			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-65. GPCSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R/W	0h	Reserved
27-24	RESERVED	R/W	0h	Reserved
23-20	RESERVED	R/W	0h	Reserved
19-16	RESERVED	R/W	0h	Reserved
15-12	RESERVED	R/W	0h	Reserved
11-8	RESERVED	R/W	0h	Reserved
7-4	GPIO81	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO80	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn



### 10.12.2.52 GPCLOCK Register (Offset = BCh) [Reset = 0000000h]

GPCLOCK is shown in [Figure 10-56](#) and described in [Table 10-66](#).

Return to the [Summary Table](#).

GPIO C Lock Configuration Register (GPIO64 to 95)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

**Figure 10-56. GPCLOCK Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO81	GPIO80
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-66. GPCLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	GPIO81	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
16	GPIO80	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
15	GPIO79	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

**Table 10-66. GPCLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	GPIO78	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
13	GPIO77	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
12	GPIO76	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
11	GPIO75	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
10	GPIO74	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
9	GPIO73	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
8	GPIO72	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
7	GPIO71	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
6	GPIO70	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
5	GPIO69	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
4	GPIO68	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
3	GPIO67	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
2	GPIO66	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
1	GPIO65	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
0	GPIO64	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

### 10.12.2.53 GPCCR Register (Offset = BEh) [Reset = 0000000h]

GPCCR is shown in [Figure 10-57](#) and described in [Table 10-67](#).

Return to the [Summary Table](#).

GPIO C Lock Commit Register (GPIO64 to 95)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

**Figure 10-57. GPCCR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO81	GPIO80
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 10-67. GPCCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/WOnce	0h	Reserved
30	RESERVED	R/WOnce	0h	Reserved
29	RESERVED	R/WOnce	0h	Reserved
28	RESERVED	R/WOnce	0h	Reserved
27	RESERVED	R/WOnce	0h	Reserved
26	RESERVED	R/WOnce	0h	Reserved
25	RESERVED	R/WOnce	0h	Reserved
24	RESERVED	R/WOnce	0h	Reserved
23	RESERVED	R/WOnce	0h	Reserved
22	RESERVED	R/WOnce	0h	Reserved
21	RESERVED	R/WOnce	0h	Reserved
20	RESERVED	R/WOnce	0h	Reserved
19	RESERVED	R/WOnce	0h	Reserved
18	RESERVED	R/WOnce	0h	Reserved
17	GPIO81	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
16	GPIO80	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
15	GPIO79	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
14	GPIO78	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

**Table 10-67. GPCCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	GPIO77	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
12	GPIO76	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
11	GPIO75	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
10	GPIO74	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
9	GPIO73	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
8	GPIO72	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
7	GPIO71	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
6	GPIO70	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
5	GPIO69	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
4	GPIO68	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
3	GPIO67	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
2	GPIO66	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
1	GPIO65	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
0	GPIO64	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

### 10.12.2.54 GPGCTRL Register (Offset = 180h) [Reset = 0000000h]

GPGCTRL is shown in [Figure 10-58](#) and described in [Table 10-68](#).

Return to the [Summary Table](#).

GPIO G Qualification Sampling Period Control (GPIO192 to 223)

**Figure 10-58. GPGCTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								QUALPRD2								RESERVED								RESERVED							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 10-68. GPGCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R/W	0h	Reserved
23-16	QUALPRD2	R/W	0h	Qualification sampling period for GPIO208 to GPIO215: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
15-8	RESERVED	R/W	0h	Reserved
7-0	RESERVED	R/W	0h	Reserved

### 10.12.2.55 GPGQSEL2 Register (Offset = 184h) [Reset = 0000000h]

GPGQSEL2 is shown in [Figure 10-59](#) and described in [Table 10-69](#).

Return to the [Summary Table](#).

GPIO G Qualifier Select 2 Register (GPIO208 to 223)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 10-59. GPGQSEL2 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO215		GPIO214		GPIO213		GPIO212	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO211		GPIO210		GPIO209		GPIO208	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-69. GPGQSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	GPIO215	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO214	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 10-69. GPGQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11-10	GPIO213	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO212	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO211	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO210	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO209	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
1-0	GPIO208	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**10.12.2.56 GPGMUX2 Register (Offset = 188h) [Reset = 0000000h]**

GPGMUX2 is shown in [Figure 10-60](#) and described in [Table 10-70](#).

Return to the [Summary Table](#).

GPIO G Mux 2 Register (GPIO208 to 223)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 10-60. GPGMUX2 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO215		GPIO214		GPIO213		GPIO212	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO211		GPIO210		GPIO209		GPIO208	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-70. GPGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	GPIO215	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO214	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO213	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO212	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO211	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO210	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO209	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn



**Table 10-70. GPGMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO208	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.57 GPGDIR Register (Offset = 18Ah) [Reset = 0000000h]

GPGDIR is shown in [Figure 10-61](#) and described in [Table 10-71](#).

Return to the [Summary Table](#).

GPIO G Direction Register (GPIO192 to 223)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

**Figure 10-61. GPGDIR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-71. GPGDIR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	GPIO215	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
22	GPIO214	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
21	GPIO213	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
20	GPIO212	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
19	GPIO211	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
18	GPIO210	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
17	GPIO209	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

**Table 10-71. GPGDIR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	GPIO208	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 10.12.2.58 GPGPUD Register (Offset = 18Ch) [Reset = FFFFFFFh]

GPGPUD is shown in [Figure 10-62](#) and described in [Table 10-72](#).

Return to the [Summary Table](#).

GPIO G Pull Up Disable Register (GPIO192 to 223)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

**Figure 10-62. GPGPUD Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 10-72. GPGPUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	1h	Reserved
30	RESERVED	R/W	1h	Reserved
29	RESERVED	R/W	1h	Reserved
28	RESERVED	R/W	1h	Reserved
27	RESERVED	R/W	1h	Reserved
26	RESERVED	R/W	1h	Reserved
25	RESERVED	R/W	1h	Reserved
24	RESERVED	R/W	1h	Reserved
23	GPIO215	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
22	GPIO214	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
21	GPIO213	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
20	GPIO212	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
19	GPIO211	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
18	GPIO210	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

**Table 10-72. GPGPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	GPIO209	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
16	GPIO208	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
15	RESERVED	R/W	1h	Reserved
14	RESERVED	R/W	1h	Reserved
13	RESERVED	R/W	1h	Reserved
12	RESERVED	R/W	1h	Reserved
11	RESERVED	R/W	1h	Reserved
10	RESERVED	R/W	1h	Reserved
9	RESERVED	R/W	1h	Reserved
8	RESERVED	R/W	1h	Reserved
7	RESERVED	R/W	1h	Reserved
6	RESERVED	R/W	1h	Reserved
5	RESERVED	R/W	1h	Reserved
4	RESERVED	R/W	1h	Reserved
3	RESERVED	R/W	1h	Reserved
2	RESERVED	R/W	1h	Reserved
1	RESERVED	R/W	1h	Reserved
0	RESERVED	R/W	1h	Reserved

### 10.12.2.59 GPGINV Register (Offset = 190h) [Reset = 0000000h]

GPGINV is shown in [Figure 10-63](#) and described in [Table 10-73](#).

Return to the [Summary Table](#).

GPIO G Input Polarity Invert Registers (GPIO192 to 223)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

**Figure 10-63. GPGINV Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-73. GPGINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	GPIO215	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
22	GPIO214	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
21	GPIO213	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
20	GPIO212	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
19	GPIO211	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
18	GPIO210	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
17	GPIO209	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

**Table 10-73. GPGINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	GPIO208	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 10.12.2.60 GPGODR Register (Offset = 192h) [Reset = 0000000h]

GPGODR is shown in [Figure 10-64](#) and described in [Table 10-74](#).

Return to the [Summary Table](#).

GPIO G Open Drain Output Register (GPIO92 to 223)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the on the PAD while a 1 value to be driven out tri-states the buffer.

**Figure 10-64. GPGODR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-74. GPGODR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	GPIO215	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
22	GPIO214	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
21	GPIO213	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
20	GPIO212	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
19	GPIO211	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
18	GPIO210	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn



**Table 10-74. GPGODR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	GPIO209	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
16	GPIO208	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 10.12.2.61 GPGAMSEL Register (Offset = 194h) [Reset = 00FF0000h]

GPGAMSEL is shown in [Figure 10-65](#) and described in [Table 10-75](#).

Return to the [Summary Table](#).

GPIO G Analog Mode Select register (GPIO192 to 223)

Selects between digital and analog functionality for GPIO pins.

0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers

1: The analog function of the pin is enabled and the pin is capable of analog functions

Reading the register returns the current value of the register setting.

Note:

[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, t

**Figure 10-65. GPGAMSEL Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-75. GPGAMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	GPIO215	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn

**Table 10-75. GPGAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	GPIO214	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
21	GPIO213	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
20	GPIO212	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
19	GPIO211	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
18	GPIO210	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>

**Table 10-75. GPGAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	GPIO209	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
16	GPIO208	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 10.12.2.62 GPGMUX2 Register (Offset = 1A2h) [Reset = 0000000h]

GPGMUX2 is shown in [Figure 10-66](#) and described in [Table 10-76](#).

Return to the [Summary Table](#).

GPIO G Peripheral Group Mux (GPIO208 to 223)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 10-66. GPGMUX2 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO215		GPIO214		GPIO213		GPIO212	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO211		GPIO210		GPIO209		GPIO208	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-76. GPGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	GPIO215	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO214	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO213	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO212	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO211	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO210	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO209	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 10-76. GPGMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO208	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.63 GPGCSEL3 Register (Offset = 1ACh) [Reset = 0000000h]

GPGCSEL3 is shown in [Figure 10-67](#) and described in [Table 10-77](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-67. GPGCSEL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO215				GPIO214				GPIO213				GPIO212			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO211				GPIO210				GPIO209				GPIO208			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-77. GPGCSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO215	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO214	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO213	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO212	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO211	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO210	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO209	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO208	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.64 GPGLOCK Register (Offset = 1BCh) [Reset = 0000000h]

GPGLOCK is shown in [Figure 10-68](#) and described in [Table 10-78](#).

Return to the [Summary Table](#).

GPIO G Lock Configuration Register (GPIO192 to 223)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

**Figure 10-68. GPGLOCK Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-78. GPGLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	GPIO215	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
22	GPIO214	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
21	GPIO213	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
20	GPIO212	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
19	GPIO211	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
18	GPIO210	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
17	GPIO209	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn



**Table 10-78. GPGLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	GPIO208	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 10.12.2.65 GPGCR Register (Offset = 1BEh) [Reset = 0000000h]

GPGCR is shown in [Figure 10-69](#) and described in [Table 10-79](#).

Return to the [Summary Table](#).

GPIO G Lock Commit Register (GPIO192 to 223)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

**Figure 10-69. GPGCR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 10-79. GPGCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/WOnce	0h	Reserved
30	RESERVED	R/WOnce	0h	Reserved
29	RESERVED	R/WOnce	0h	Reserved
28	RESERVED	R/WOnce	0h	Reserved
27	RESERVED	R/WOnce	0h	Reserved
26	RESERVED	R/WOnce	0h	Reserved
25	RESERVED	R/WOnce	0h	Reserved
24	RESERVED	R/WOnce	0h	Reserved
23	GPIO215	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
22	GPIO214	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
21	GPIO213	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
20	GPIO212	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
19	GPIO211	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
18	GPIO210	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
17	GPIO209	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
16	GPIO208	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

**Table 10-79. GPGCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	RESERVED	R/WOnce	0h	Reserved
14	RESERVED	R/WOnce	0h	Reserved
13	RESERVED	R/WOnce	0h	Reserved
12	RESERVED	R/WOnce	0h	Reserved
11	RESERVED	R/WOnce	0h	Reserved
10	RESERVED	R/WOnce	0h	Reserved
9	RESERVED	R/WOnce	0h	Reserved
8	RESERVED	R/WOnce	0h	Reserved
7	RESERVED	R/WOnce	0h	Reserved
6	RESERVED	R/WOnce	0h	Reserved
5	RESERVED	R/WOnce	0h	Reserved
4	RESERVED	R/WOnce	0h	Reserved
3	RESERVED	R/WOnce	0h	Reserved
2	RESERVED	R/WOnce	0h	Reserved
1	RESERVED	R/WOnce	0h	Reserved
0	RESERVED	R/WOnce	0h	Reserved

### 10.12.2.66 GPHCTRL Register (Offset = 1C0h) [Reset = 0000000h]

GPHCTRL is shown in [Figure 10-70](#) and described in [Table 10-80](#).

Return to the [Summary Table](#).

GPIO H Qualification Sampling Period Control (GPIO224 to 255)

**Figure 10-70. GPHCTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QUALPRD3								QUALPRD2								QUALPRD1								QUALPRD0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 10-80. GPHCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	QUALPRD3	R/W	0h	0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/513 Reset type: SYSRSn
23-16	QUALPRD2	R/W	0h	0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/512 Reset type: SYSRSn
15-8	QUALPRD1	R/W	0h	0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/511 Reset type: SYSRSn
7-0	QUALPRD0	R/W	0h	0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn

### 10.12.2.67 GPHQSEL1 Register (Offset = 1C2h) [Reset = 0000000h]

GPHQSEL1 is shown in [Figure 10-71](#) and described in [Table 10-81](#).

Return to the [Summary Table](#).

GPIO H Qualifier Select 1 Register (GPIO224 to 239)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 10-71. GPHQSEL1 Register**

31	30	29	28	27	26	25	24
GPIO239		GPIO238		GPIO237		GPIO236	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO235		GPIO234		GPIO233		GPIO232	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO231		GPIO230		GPIO229		GPIO228	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO227		GPIO226		GPIO225		GPIO224	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-81. GPHQSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO239	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO238	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO237	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO236	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO235	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 10-81. GPHQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	GPIO234	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
19-18	GPIO233	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO232	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO231	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO230	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO229	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO228	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO227	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO226	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO225	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
1-0	GPIO224	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 10.12.2.68 GPHQSEL2 Register (Offset = 1C4h) [Reset = 0000000h]

GPHQSEL2 is shown in [Figure 10-72](#) and described in [Table 10-82](#).

Return to the [Summary Table](#).

GPIO H Qualifier Select 2 Register (GPIO240 to 255)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 10-72. GPHQSEL2 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		GPIO253		GPIO252	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO251		RESERVED		GPIO249		GPIO248	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO247		RESERVED		GPIO245		GPIO244	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		GPIO242		GPIO241		GPIO240	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-82. GPHQSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	GPIO253	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO252	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO251	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	RESERVED	R/W	0h	Reserved
19-18	GPIO249	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 10-82. GPHQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17-16	GPIO248	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO247	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	RESERVED	R/W	0h	Reserved
11-10	GPIO245	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO244	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	RESERVED	R/W	0h	Reserved
5-4	GPIO242	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO241	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
1-0	GPIO240	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn



### 10.12.2.69 GPHMUX1 Register (Offset = 1C6h) [Reset = 0000000h]

GPHMUX1 is shown in [Figure 10-73](#) and described in [Table 10-83](#).

Return to the [Summary Table](#).

GPIO H Mux 1 Register (GPIO224 to 239)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 10-73. GPHMUX1 Register**

31	30	29	28	27	26	25	24
GPIO239		GPIO238		GPIO237		GPIO236	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO235		GPIO234		GPIO233		GPIO232	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO231		GPIO230		GPIO229		GPIO228	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO227		GPIO226		GPIO225		GPIO224	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-83. GPHMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO239	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO238	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO237	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO236	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO235	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO234	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO233	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO232	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO231	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO230	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO229	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 10-83. GPHMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	GPIO228	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO227	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO226	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO225	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO224	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.70 GPHMUX2 Register (Offset = 1C8h) [Reset = 0000000h]

GPHMUX2 is shown in [Figure 10-74](#) and described in [Table 10-84](#).

Return to the [Summary Table](#).

GPIO H Mux 2 Register (GPIO240 to 255)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 10-74. GPHMUX2 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		GPIO253		GPIO252	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO251		RESERVED		GPIO249		GPIO248	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO247		RESERVED		GPIO245		GPIO244	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		GPIO242		GPIO241		GPIO240	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-84. GPHMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	GPIO253	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO252	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO251	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	RESERVED	R/W	0h	Reserved
19-18	GPIO249	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO248	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO247	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	RESERVED	R/W	0h	Reserved
11-10	GPIO245	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO244	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	RESERVED	R/W	0h	Reserved
5-4	GPIO242	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 10-84. GPHMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	GPIO241	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO240	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.71 GPHDIR Register (Offset = 1CAh) [Reset = 0000000h]

GPHDIR is shown in [Figure 10-75](#) and described in [Table 10-85](#).

Return to the [Summary Table](#).

GPIO H Direction Register (GPIO224 to 255)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

**Figure 10-75. GPHDIR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	GPIO253	GPIO252	GPIO251	RESERVED	GPIO249	GPIO248
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO247	RESERVED	GPIO245	GPIO244	RESERVED	GPIO242	GPIO241	GPIO240
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-85. GPHDIR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	GPIO253	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
28	GPIO252	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
27	GPIO251	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
26	RESERVED	R/W	0h	Reserved
25	GPIO249	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
24	GPIO248	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
23	GPIO247	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
22	RESERVED	R/W	0h	Reserved
21	GPIO245	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
20	GPIO244	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
19	RESERVED	R/W	0h	Reserved
18	GPIO242	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

**Table 10-85. GPHDIR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	GPIO241	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
16	GPIO240	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
15	GPIO239	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
14	GPIO238	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
13	GPIO237	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
12	GPIO236	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
11	GPIO235	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
10	GPIO234	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
9	GPIO233	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
8	GPIO232	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
7	GPIO231	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
6	GPIO230	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
5	GPIO229	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
4	GPIO228	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
3	GPIO227	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
2	GPIO226	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
1	GPIO225	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
0	GPIO224	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

### 10.12.2.72 GPHPUD Register (Offset = 1CCh) [Reset = FFFFFFFFh]

GPHPUD is shown in [Figure 10-76](#) and described in [Table 10-86](#).

Return to the [Summary Table](#).

GPIO H Pull Up Disable Register (GPIO224 to 255)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

**Figure 10-76. GPHPUD Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	GPIO253	GPIO252	GPIO251	RESERVED	GPIO249	GPIO248
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
GPIO247	RESERVED	GPIO245	GPIO244	RESERVED	GPIO242	GPIO241	GPIO240
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 10-86. GPHPUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	1h	Reserved
30	RESERVED	R/W	1h	Reserved
29	GPIO253	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
28	GPIO252	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn

**Table 10-86. GPHPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	GPIO251	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
26	RESERVED	R/W	1h	Reserved
25	GPIO249	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
24	GPIO248	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
23	GPIO247	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
22	RESERVED	R/W	1h	Reserved
21	GPIO245	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
20	GPIO244	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
19	RESERVED	R/W	1h	Reserved



**Table 10-86. GHPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	GPIO242	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
17	GPIO241	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
16	GPIO240	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
15	GPIO239	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
14	GPIO238	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
13	GPIO237	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn

**Table 10-86. GPHPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12	GPIO236	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
11	GPIO235	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
10	GPIO234	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
9	GPIO233	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
8	GPIO232	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
7	GPIO231	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn

**Table 10-86. GHPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	GPIO230	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
5	GPIO229	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
4	GPIO228	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
3	GPIO227	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
2	GPIO226	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
1	GPIO225	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn

**Table 10-86. GPHPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	GPIO224	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn

### 10.12.2.73 GPHINV Register (Offset = 1D0h) [Reset = 0000000h]

GPHINV is shown in [Figure 10-77](#) and described in [Table 10-87](#).

Return to the [Summary Table](#).

GPIO H Input Polarity Invert Registers (GPIO224 to 255)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

**Figure 10-77. GPHINV Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	GPIO253	GPIO252	GPIO251	RESERVED	GPIO249	GPIO248
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO247	RESERVED	GPIO245	GPIO244	RESERVED	GPIO242	GPIO241	GPIO240
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-87. GPHINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	GPIO253	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
28	GPIO252	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
27	GPIO251	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
26	RESERVED	R/W	0h	Reserved
25	GPIO249	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn

**Table 10-87. GPHINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24	GPIO248	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
23	GPIO247	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
22	RESERVED	R/W	0h	Reserved
21	GPIO245	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
20	GPIO244	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
19	RESERVED	R/W	0h	Reserved
18	GPIO242	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
17	GPIO241	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
16	GPIO240	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
15	GPIO239	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
14	GPIO238	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn

**Table 10-87. GPININV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	GPIO237	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
12	GPIO236	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
11	GPIO235	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
10	GPIO234	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
9	GPIO233	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
8	GPIO232	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
7	GPIO231	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
6	GPIO230	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
5	GPIO229	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn

**Table 10-87. GPININV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	GPIO228	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
3	GPIO227	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
2	GPIO226	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
1	GPIO225	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
0	GPIO224	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn



### 10.12.2.74 GPHODR Register (Offset = 1D2h) [Reset = 0000000h]

GPHODR is shown in [Figure 10-78](#) and described in [Table 10-88](#).

Return to the [Summary Table](#).

GPIO H Open Drain Output Register (GPIO224 to GPIO255)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the on the PAD while a 1 value to be driven out tri-states the buffer.

**Figure 10-78. GPHODR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	GPIO253	GPIO252	GPIO251	RESERVED	GPIO249	GPIO248
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO247	RESERVED	GPIO245	GPIO244	RESERVED	GPIO242	GPIO241	GPIO240
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-88. GPHODR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	GPIO253	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
28	GPIO252	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
27	GPIO251	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
26	RESERVED	R/W	0h	Reserved
25	GPIO249	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
24	GPIO248	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
23	GPIO247	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
22	RESERVED	R/W	0h	Reserved
21	GPIO245	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
20	GPIO244	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

**Table 10-88. GPHODR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	RESERVED	R/W	0h	Reserved
18	GPIO242	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
17	GPIO241	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
16	GPIO240	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
15	GPIO239	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
14	GPIO238	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
13	GPIO237	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
12	GPIO236	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
11	GPIO235	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
10	GPIO234	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
9	GPIO233	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
8	GPIO232	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
7	GPIO231	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
6	GPIO230	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
5	GPIO229	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
4	GPIO228	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
3	GPIO227	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
2	GPIO226	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
1	GPIO225	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
0	GPIO224	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

### 10.12.2.75 GPHAMSEL Register (Offset = 1D4h) [Reset = FFFFFFFFh]

GPHAMSEL is shown in [Figure 10-79](#) and described in [Table 10-89](#).

Return to the [Summary Table](#).

GPIO H Analog Mode Select register (GPIO224 to GPIO255)

Selects between digital and analog functionality for GPIO pins.

0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers

1: The analog function of the pin is enabled and the pin is capable of analog functions

Reading the register returns the current value of the register setting.

Note:

[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, t

**Figure 10-79. GPHAMSEL Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	GPIO253	GPIO252	GPIO251	RESERVED	GPIO249	GPIO248
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
GPIO247	RESERVED	GPIO245	GPIO244	RESERVED	GPIO242	GPIO241	GPIO240
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 10-89. GPHAMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	1h	Reserved
30	RESERVED	R/W	1h	Reserved
29	GPIO253	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
28	GPIO252	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn

**Table 10-89. GPHAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	GPIO251	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
26	RESERVED	R/W	1h	Reserved
25	GPIO249	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
24	GPIO248	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
23	GPIO247	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
22	RESERVED	R/W	1h	Reserved
21	GPIO245	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn

**Table 10-89. GPHAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO244	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
19	RESERVED	R/W	1h	Reserved
18	GPIO242	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
17	GPIO241	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
16	GPIO240	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
15	GPIO239	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>

**Table 10-89. GPHAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	GPIO238	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
13	GPIO237	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
12	GPIO236	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
11	GPIO235	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
10	GPIO234	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>

**Table 10-89. GPHAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	GPIO233	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
8	GPIO232	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
7	GPIO231	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
6	GPIO230	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
5	GPIO229	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>

**Table 10-89. GPHAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	GPIO228	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
3	GPIO227	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
2	GPIO226	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
1	GPIO225	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
0	GPIO224	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn



### 10.12.2.76 GPHGMUX1 Register (Offset = 1E0h) [Reset = 0000000h]

GPHGMUX1 is shown in [Figure 10-80](#) and described in [Table 10-90](#).

Return to the [Summary Table](#).

GPIO H Peripheral Group Mux (GPIO224 to 239)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 10-80. GPHGMUX1 Register**

31	30	29	28	27	26	25	24
GPIO239		GPIO238		GPIO237		GPIO236	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO235		GPIO234		GPIO233		GPIO232	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO231		GPIO230		GPIO229		GPIO228	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO227		GPIO226		GPIO225		GPIO224	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-90. GPHGMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO239	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO238	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO237	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO236	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO235	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO234	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO233	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO232	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO231	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO230	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO229	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO228	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 10-90. GPHGMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	GPIO227	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO226	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO225	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO224	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.77 GPHGMUX2 Register (Offset = 1E2h) [Reset = 0000000h]

GPHGMUX2 is shown in [Figure 10-81](#) and described in [Table 10-91](#).

Return to the [Summary Table](#).

GPIO H Peripheral Group Mux (GPIO240 to 255)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 10-81. GPHGMUX2 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		GPIO253		GPIO252	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO251		RESERVED		GPIO249		GPIO248	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO247		RESERVED		GPIO245		GPIO244	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		GPIO242		GPIO241		GPIO240	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 10-91. GPHGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	GPIO253	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO252	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO251	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	RESERVED	R/W	0h	Reserved
19-18	GPIO249	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO248	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO247	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	RESERVED	R/W	0h	Reserved
11-10	GPIO245	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO244	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	RESERVED	R/W	0h	Reserved
5-4	GPIO242	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 10-91. GPHGMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	GPIO241	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO240	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 10.12.2.78 GPHCSEL1 Register (Offset = 1E8h) [Reset = 0000000h]

GPHCSEL1 is shown in [Figure 10-82](#) and described in [Table 10-92](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-82. GPHCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO231				GPIO230				GPIO229				GPIO228			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO227				GPIO226				GPIO225				GPIO224			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-92. GPHCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO231	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO230	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO229	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO228	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO227	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO226	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO225	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO224	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.79 GPHCSEL2 Register (Offset = 1EAh) [Reset = 0000000h]

GPHCSEL2 is shown in [Figure 10-83](#) and described in [Table 10-93](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-83. GPHCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO239				GPIO238				GPIO237				GPIO236			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO235				GPIO234				GPIO233				GPIO232			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-93. GPHCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO239	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO238	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO237	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO236	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO235	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO234	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO233	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO232	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.80 GPHCSEL3 Register (Offset = 1ECh) [Reset = 0000000h]

GPHCSEL3 is shown in [Figure 10-84](#) and described in [Table 10-94](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-84. GPHCSEL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO247				RESERVED				GPIO245				GPIO244			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				GPIO242				GPIO241				GPIO240			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-94. GPHCSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO247	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	RESERVED	R/W	0h	Reserved
23-20	GPIO245	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO244	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	RESERVED	R/W	0h	Reserved
11-8	GPIO242	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO241	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO240	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 10.12.2.81 GPHCSEL4 Register (Offset = 1EEh) [Reset = 0000000h]

GPHCSEL4 is shown in [Figure 10-85](#) and described in [Table 10-95](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected (Reserved)

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

**Figure 10-85. GPHCSEL4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				RESERVED				GPIO253				GPIO252			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO251				RESERVED				GPIO249				GPIO248			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 10-95. GPHCSEL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R/W	0h	Reserved
27-24	RESERVED	R/W	0h	Reserved
23-20	GPIO253	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO252	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO251	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	RESERVED	R/W	0h	Reserved
7-4	GPIO249	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO248	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn



### 10.12.2.82 GPHLOCK Register (Offset = 1FCh) [Reset = 0000000h]

GPHLOCK is shown in [Figure 10-86](#) and described in [Table 10-96](#).

Return to the [Summary Table](#).

GPIO H Lock Configuration Register (GPIO224 to 255)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

**Figure 10-86. GPHLOCK Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	GPIO253	GPIO252	GPIO251	RESERVED	GPIO249	GPIO248
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO247	RESERVED	GPIO245	GPIO244	RESERVED	GPIO242	GPIO241	GPIO240
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-96. GPHLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	GPIO253	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
28	GPIO252	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
27	GPIO251	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
26	RESERVED	R/W	0h	Reserved

**Table 10-96. GPHLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	GPIO249	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
24	GPIO248	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
23	GPIO247	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
22	RESERVED	R/W	0h	Reserved
21	GPIO245	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
20	GPIO244	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
19	RESERVED	R/W	0h	Reserved
18	GPIO242	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
17	GPIO241	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
16	GPIO240	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn

**Table 10-96. GPHLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	GPIO239	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
14	GPIO238	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
13	GPIO237	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
12	GPIO236	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
11	GPIO235	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
10	GPIO234	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
9	GPIO233	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
8	GPIO232	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn

**Table 10-96. GPHLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	GPIO231	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
6	GPIO230	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
5	GPIO229	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
4	GPIO228	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
3	GPIO227	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
2	GPIO226	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
1	GPIO225	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
0	GPIO224	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn

### 10.12.2.83 GPHCR Register (Offset = 1FEh) [Reset = 0000000h]

GPHCR is shown in [Figure 10-87](#) and described in [Table 10-97](#).

Return to the [Summary Table](#).

GPIO H Lock Commit Register (GPIO224 to 255)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

**Figure 10-87. GPHCR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	GPIO253	GPIO252	GPIO251	RESERVED	GPIO249	GPIO248
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
GPIO247	RESERVED	GPIO245	GPIO244	RESERVED	GPIO242	GPIO241	GPIO240
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 10-97. GPHCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/WOnce	0h	Reserved
30	RESERVED	R/WOnce	0h	Reserved
29	GPIO253	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
28	GPIO252	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
27	GPIO251	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
26	RESERVED	R/WOnce	0h	Reserved
25	GPIO249	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
24	GPIO248	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn

**Table 10-97. GPHCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23	GPIO247	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
22	RESERVED	R/WOnce	0h	Reserved
21	GPIO245	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
20	GPIO244	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
19	RESERVED	R/WOnce	0h	Reserved
18	GPIO242	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
17	GPIO241	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
16	GPIO240	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
15	GPIO239	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
14	GPIO238	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
13	GPIO237	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
12	GPIO236	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
11	GPIO235	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn

**Table 10-97. GPHCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	GPIO234	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
9	GPIO233	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
8	GPIO232	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
7	GPIO231	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
6	GPIO230	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
5	GPIO229	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
4	GPIO228	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
3	GPIO227	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
2	GPIO226	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
1	GPIO225	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
0	GPIO224	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn

### 10.12.3 GPIO\_DATA\_REGS Registers

Table 10-98 lists the memory-mapped registers for the GPIO\_DATA\_REGS registers. All register offset addresses not listed in Table 10-98 should be considered as reserved locations and the register contents should not be modified.

**Table 10-98. GPIO\_DATA\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	GPADAT	GPIO A Data Register (GPIO0 to 31)		<a href="#">Go</a>
2h	GPASET	GPIO A Data Set Register (GPIO0 to 31)		<a href="#">Go</a>
4h	GPACLEAR	GPIO A Data Clear Register (GPIO0 to 31)		<a href="#">Go</a>
6h	GPATOGGLE	GPIO A Data Toggle Register (GPIO0 to 31)		<a href="#">Go</a>
8h	GPBDAT	GPIO B Data Register (GPIO32 to 63)		<a href="#">Go</a>
Ah	GPBSET	GPIO B Data Set Register (GPIO32 to 63)		<a href="#">Go</a>
Ch	GPBCLEAR	GPIO B Data Clear Register (GPIO32 to 63)		<a href="#">Go</a>
Eh	GPBTOGGLE	GPIO B Data Toggle Register (GPIO32 to 63)		<a href="#">Go</a>
10h	GPCDAT	GPIO C Data Register (GPIO64 to 95)		<a href="#">Go</a>
12h	GPCSET	GPIO C Data Set Register (GPIO64 to 95)		<a href="#">Go</a>
14h	GPCCLEAR	GPIO C Data Clear Register (GPIO64 to 95)		<a href="#">Go</a>
16h	GPCTOGGLE	GPIO C Data Toggle Register (GPIO64 to 95)		<a href="#">Go</a>
30h	GPGDAT	GPIO G Data Register (GPIO192 to 223)		<a href="#">Go</a>
32h	GPGSET	GPIO G Data Set Register (GPIO192 to 223)		<a href="#">Go</a>
34h	GPGCLEAR	GPIO G Data Clear Register (GPIO192 to 223)		<a href="#">Go</a>
36h	GPGTOGGLE	GPIO G Data Toggle Register (GPIO192 to 223)		<a href="#">Go</a>
38h	GPHDAT	GPIO H Data Register (GPIO224 to 255)		<a href="#">Go</a>
3Ah	GPHSET	GPIO H Data Set Register (GPIO224 to 255)		<a href="#">Go</a>
3Ch	GPHCLEAR	GPIO H Data Clear Register (GPIO224 to 255)		<a href="#">Go</a>
3Eh	GPHTOGGLE	GPIO H Data Toggle Register (GPIO224 to 255)		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 10-99 shows the codes that are used for access types in this section.

**Table 10-99. GPIO\_DATA\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.



**Table 10-99. GPIO\_DATA\_REGS Access Type Codes (continued)**

Access Type	Code	Description
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 10.12.3.1 GPADAT Register (Offset = 0h) [Reset = 0000000h]

GPADAT is shown in [Figure 10-88](#) and described in [Table 10-100](#).

Return to the [Summary Table](#).

GPIO A Data Register (GPIO0 to 31)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in. Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

DESIGNER NOTE:

[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.

**Figure 10-88. GPADAT Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-100. GPADAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	0h	Data Register for this pin Reset type: SYSRSn
30	GPIO30	R/W	0h	Data Register for this pin Reset type: SYSRSn
29	GPIO29	R/W	0h	Data Register for this pin Reset type: SYSRSn
28	GPIO28	R/W	0h	Data Register for this pin Reset type: SYSRSn
27	GPIO27	R/W	0h	Data Register for this pin Reset type: SYSRSn
26	GPIO26	R/W	0h	Data Register for this pin Reset type: SYSRSn
25	GPIO25	R/W	0h	Data Register for this pin Reset type: SYSRSn
24	GPIO24	R/W	0h	Data Register for this pin Reset type: SYSRSn
23	GPIO23	R/W	0h	Data Register for this pin Reset type: SYSRSn
22	GPIO22	R/W	0h	Data Register for this pin Reset type: SYSRSn

**Table 10-100. GPADAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO21	R/W	0h	Data Register for this pin Reset type: SYSRSn
20	GPIO20	R/W	0h	Data Register for this pin Reset type: SYSRSn
19	GPIO19	R/W	0h	Data Register for this pin Reset type: SYSRSn
18	GPIO18	R/W	0h	Data Register for this pin Reset type: SYSRSn
17	GPIO17	R/W	0h	Data Register for this pin Reset type: SYSRSn
16	GPIO16	R/W	0h	Data Register for this pin Reset type: SYSRSn
15	GPIO15	R/W	0h	Data Register for this pin Reset type: SYSRSn
14	GPIO14	R/W	0h	Data Register for this pin Reset type: SYSRSn
13	GPIO13	R/W	0h	Data Register for this pin Reset type: SYSRSn
12	GPIO12	R/W	0h	Data Register for this pin Reset type: SYSRSn
11	GPIO11	R/W	0h	Data Register for this pin Reset type: SYSRSn
10	GPIO10	R/W	0h	Data Register for this pin Reset type: SYSRSn
9	GPIO9	R/W	0h	Data Register for this pin Reset type: SYSRSn
8	GPIO8	R/W	0h	Data Register for this pin Reset type: SYSRSn
7	GPIO7	R/W	0h	Data Register for this pin Reset type: SYSRSn
6	GPIO6	R/W	0h	Data Register for this pin Reset type: SYSRSn
5	GPIO5	R/W	0h	Data Register for this pin Reset type: SYSRSn
4	GPIO4	R/W	0h	Data Register for this pin Reset type: SYSRSn
3	GPIO3	R/W	0h	Data Register for this pin Reset type: SYSRSn
2	GPIO2	R/W	0h	Data Register for this pin Reset type: SYSRSn
1	GPIO1	R/W	0h	Data Register for this pin Reset type: SYSRSn
0	GPIO0	R/W	0h	Data Register for this pin Reset type: SYSRSn

### 10.12.3.2 GPASET Register (Offset = 2h) [Reset = 0000000h]

GPASET is shown in [Figure 10-89](#) and described in [Table 10-101](#).

Return to the [Summary Table](#).

GPIO A Data Set Register (GPIO0 to 31)

Writing a 1 will force GPIO output data latch to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-89. GPASET Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-101. GPASET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
30	GPIO30	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
29	GPIO29	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
28	GPIO28	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
27	GPIO27	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
26	GPIO26	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
25	GPIO25	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
24	GPIO24	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
23	GPIO23	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
22	GPIO22	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
21	GPIO21	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
20	GPIO20	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

**Table 10-101. GPASET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO19	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
18	GPIO18	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
17	GPIO17	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
16	GPIO16	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
15	GPIO15	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
14	GPIO14	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
13	GPIO13	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
12	GPIO12	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
11	GPIO11	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
10	GPIO10	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
9	GPIO9	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
8	GPIO8	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
7	GPIO7	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
6	GPIO6	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
5	GPIO5	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
4	GPIO4	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
3	GPIO3	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
2	GPIO2	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
1	GPIO1	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
0	GPIO0	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

### 10.12.3.3 GPACLEAR Register (Offset = 4h) [Reset = 0000000h]

GPACLEAR is shown in [Figure 10-90](#) and described in [Table 10-102](#).

Return to the [Summary Table](#).

GPIO A Data Clear Register (GPIO0 to 31)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-90. GPACLEAR Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-102. GPACLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
30	GPIO30	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
29	GPIO29	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
28	GPIO28	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
27	GPIO27	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
26	GPIO26	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
25	GPIO25	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
24	GPIO24	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
23	GPIO23	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
22	GPIO22	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
21	GPIO21	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
20	GPIO20	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

**Table 10-102. GPACLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO19	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
18	GPIO18	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
17	GPIO17	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
16	GPIO16	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
15	GPIO15	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
14	GPIO14	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
13	GPIO13	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
12	GPIO12	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
11	GPIO11	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
10	GPIO10	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
9	GPIO9	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
8	GPIO8	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
7	GPIO7	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
6	GPIO6	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
5	GPIO5	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
4	GPIO4	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
3	GPIO3	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
2	GPIO2	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
1	GPIO1	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
0	GPIO0	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

### 10.12.3.4 GPATOGGLE Register (Offset = 6h) [Reset = 0000000h]

GPATOGGLE is shown in [Figure 10-91](#) and described in [Table 10-103](#).

Return to the [Summary Table](#).

GPIO A Data Toggle Register (GPIO0 to 31)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-91. GPATOGGLE Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-103. GPATOGGLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
30	GPIO30	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
29	GPIO29	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
28	GPIO28	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
27	GPIO27	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
26	GPIO26	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
25	GPIO25	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
24	GPIO24	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
23	GPIO23	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
22	GPIO22	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
21	GPIO21	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
20	GPIO20	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn



**Table 10-103. GPATOGGLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO19	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
18	GPIO18	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
17	GPIO17	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
16	GPIO16	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
15	GPIO15	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
14	GPIO14	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
13	GPIO13	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
12	GPIO12	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
11	GPIO11	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
10	GPIO10	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
9	GPIO9	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
8	GPIO8	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
7	GPIO7	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
6	GPIO6	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
5	GPIO5	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
4	GPIO4	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
3	GPIO3	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
2	GPIO2	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
1	GPIO1	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
0	GPIO0	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn

### 10.12.3.5 GPBDAT Register (Offset = 8h) [Reset = 0000000h]

GPBDAT is shown in [Figure 10-92](#) and described in [Table 10-104](#).

Return to the [Summary Table](#).

GPIO B Data Register (GPIO32 to 63)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in. Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

DESIGNER NOTE:

[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.

**Figure 10-92. GPBDAT Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	GPIO37	RESERVED	GPIO35	GPIO34	GPIO33	GPIO32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-104. GPBDAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	0h	Data Register for this pin Reset type: SYSRSn
30	GPIO62	R/W	0h	Data Register for this pin Reset type: SYSRSn
29	GPIO61	R/W	0h	Data Register for this pin Reset type: SYSRSn
28	GPIO60	R/W	0h	Data Register for this pin Reset type: SYSRSn
27	GPIO59	R/W	0h	Data Register for this pin Reset type: SYSRSn
26	GPIO58	R/W	0h	Data Register for this pin Reset type: SYSRSn
25	GPIO57	R/W	0h	Data Register for this pin Reset type: SYSRSn
24	GPIO56	R/W	0h	Data Register for this pin Reset type: SYSRSn
23	GPIO55	R/W	0h	Data Register for this pin Reset type: SYSRSn
22	GPIO54	R/W	0h	Data Register for this pin Reset type: SYSRSn

**Table 10-104. GPBDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO53	R/W	0h	Data Register for this pin Reset type: SYSRSn
20	GPIO52	R/W	0h	Data Register for this pin Reset type: SYSRSn
19	GPIO51	R/W	0h	Data Register for this pin Reset type: SYSRSn
18	GPIO50	R/W	0h	Data Register for this pin Reset type: SYSRSn
17	GPIO49	R/W	0h	Data Register for this pin Reset type: SYSRSn
16	GPIO48	R/W	0h	Data Register for this pin Reset type: SYSRSn
15	GPIO47	R/W	0h	Data Register for this pin Reset type: SYSRSn
14	GPIO46	R/W	0h	Data Register for this pin Reset type: SYSRSn
13	GPIO45	R/W	0h	Data Register for this pin Reset type: SYSRSn
12	GPIO44	R/W	0h	Data Register for this pin Reset type: SYSRSn
11	GPIO43	R/W	0h	Data Register for this pin Reset type: SYSRSn
10	GPIO42	R/W	0h	Data Register for this pin Reset type: SYSRSn
9	GPIO41	R/W	0h	Data Register for this pin Reset type: SYSRSn
8	GPIO40	R/W	0h	Data Register for this pin Reset type: SYSRSn
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	GPIO37	R/W	0h	Data Register for this pin Reset type: SYSRSn
4	RESERVED	R/W	0h	Reserved
3	GPIO35	R/W	0h	Data Register for this pin Reset type: SYSRSn
2	GPIO34	R/W	0h	Data Register for this pin Reset type: SYSRSn
1	GPIO33	R/W	0h	Data Register for this pin Reset type: SYSRSn
0	GPIO32	R/W	0h	Data Register for this pin Reset type: SYSRSn

### 10.12.3.6 GPBSET Register (Offset = Ah) [Reset = 0000000h]

GPBSET is shown in [Figure 10-93](#) and described in [Table 10-105](#).

Return to the [Summary Table](#).

GPIO B Data Set Register (GPIO32 to 63)  
 Writing a 1 will force GPIO output data latch to 1.  
 Writes of 0 are ignored.  
 Always reads back a 0.

**Figure 10-93. GPBSET Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	GPIO37	RESERVED	GPIO35	GPIO34	GPIO33	GPIO32
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-105. GPBSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
30	GPIO62	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
29	GPIO61	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
28	GPIO60	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
27	GPIO59	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
26	GPIO58	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
25	GPIO57	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
24	GPIO56	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
23	GPIO55	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
22	GPIO54	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
21	GPIO53	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
20	GPIO52	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

**Table 10-105. GPBSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO51	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
18	GPIO50	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
17	GPIO49	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
16	GPIO48	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
15	GPIO47	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
14	GPIO46	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
13	GPIO45	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
12	GPIO44	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
11	GPIO43	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
10	GPIO42	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
9	GPIO41	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
8	GPIO40	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
7	RESERVED	R-0/W	0h	Reserved
6	RESERVED	R-0/W	0h	Reserved
5	GPIO37	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
4	RESERVED	R-0/W	0h	Reserved
3	GPIO35	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
2	GPIO34	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
1	GPIO33	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
0	GPIO32	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

### 10.12.3.7 GPBCLEAR Register (Offset = Ch) [Reset = 0000000h]

GPBCLEAR is shown in [Figure 10-94](#) and described in [Table 10-106](#).

Return to the [Summary Table](#).

GPIO B Data Clear Register (GPIO32 to 63)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-94. GPBCLEAR Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	GPIO37	RESERVED	GPIO35	GPIO34	GPIO33	GPIO32
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-106. GPBCLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
30	GPIO62	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
29	GPIO61	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
28	GPIO60	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
27	GPIO59	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
26	GPIO58	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
25	GPIO57	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
24	GPIO56	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
23	GPIO55	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
22	GPIO54	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
21	GPIO53	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
20	GPIO52	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

**Table 10-106. GPBCLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO51	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
18	GPIO50	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
17	GPIO49	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
16	GPIO48	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
15	GPIO47	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
14	GPIO46	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
13	GPIO45	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
12	GPIO44	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
11	GPIO43	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
10	GPIO42	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
9	GPIO41	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
8	GPIO40	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
7	RESERVED	R-0/W	0h	Reserved
6	RESERVED	R-0/W	0h	Reserved
5	GPIO37	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
4	RESERVED	R-0/W	0h	Reserved
3	GPIO35	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
2	GPIO34	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
1	GPIO33	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
0	GPIO32	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

### 10.12.3.8 GPBTOGGLE Register (Offset = Eh) [Reset = 0000000h]

GPBTOGGLE is shown in [Figure 10-95](#) and described in [Table 10-107](#).

Return to the [Summary Table](#).

GPIO B Data Toggle Register (GPIO32 to 63)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-95. GPBTOGGLE Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	GPIO37	RESERVED	GPIO35	GPIO34	GPIO33	GPIO32
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-107. GPBTOGGLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
30	GPIO62	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
29	GPIO61	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
28	GPIO60	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
27	GPIO59	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
26	GPIO58	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
25	GPIO57	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
24	GPIO56	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
23	GPIO55	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
22	GPIO54	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
21	GPIO53	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
20	GPIO52	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn



**Table 10-107. GPBTOGGLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO51	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
18	GPIO50	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
17	GPIO49	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
16	GPIO48	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
15	GPIO47	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
14	GPIO46	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
13	GPIO45	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
12	GPIO44	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
11	GPIO43	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
10	GPIO42	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
9	GPIO41	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
8	GPIO40	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
7	RESERVED	R-0/W	0h	Reserved
6	RESERVED	R-0/W	0h	Reserved
5	GPIO37	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
4	RESERVED	R-0/W	0h	Reserved
3	GPIO35	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
2	GPIO34	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
1	GPIO33	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
0	GPIO32	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn

### 10.12.3.9 GPCDAT Register (Offset = 10h) [Reset = 0000000h]

GPCDAT is shown in [Figure 10-96](#) and described in [Table 10-108](#).

Return to the [Summary Table](#).

GPIO C Data Register (GPIO64 to 95)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in. Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

DESIGNER NOTE:

[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the

**Figure 10-96. GPCDAT Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO81	GPIO80
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-108. GPCDAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	GPIO81	R/W	0h	Data Register for this pin Reset type: SYSRSn
16	GPIO80	R/W	0h	Data Register for this pin Reset type: SYSRSn
15	GPIO79	R/W	0h	Data Register for this pin Reset type: SYSRSn

**Table 10-108. GPCDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	GPIO78	R/W	0h	Data Register for this pin Reset type: SYSRSn
13	GPIO77	R/W	0h	Data Register for this pin Reset type: SYSRSn
12	GPIO76	R/W	0h	Data Register for this pin Reset type: SYSRSn
11	GPIO75	R/W	0h	Data Register for this pin Reset type: SYSRSn
10	GPIO74	R/W	0h	Data Register for this pin Reset type: SYSRSn
9	GPIO73	R/W	0h	Data Register for this pin Reset type: SYSRSn
8	GPIO72	R/W	0h	Data Register for this pin Reset type: SYSRSn
7	GPIO71	R/W	0h	Data Register for this pin Reset type: SYSRSn
6	GPIO70	R/W	0h	Data Register for this pin Reset type: SYSRSn
5	GPIO69	R/W	0h	Data Register for this pin Reset type: SYSRSn
4	GPIO68	R/W	0h	Data Register for this pin Reset type: SYSRSn
3	GPIO67	R/W	0h	Data Register for this pin Reset type: SYSRSn
2	GPIO66	R/W	0h	Data Register for this pin Reset type: SYSRSn
1	GPIO65	R/W	0h	Data Register for this pin Reset type: SYSRSn
0	GPIO64	R/W	0h	Data Register for this pin Reset type: SYSRSn

### 10.12.3.10 GPCSET Register (Offset = 12h) [Reset = 0000000h]

GPCSET is shown in [Figure 10-97](#) and described in [Table 10-109](#).

Return to the [Summary Table](#).

GPIO C Data Set Register (GPIO64 to 95)

Writing a 1 will force GPIO output data latch to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-97. GPCSET Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO81	GPIO80
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-109. GPCSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	RESERVED	R-0/W	0h	Reserved
28	RESERVED	R-0/W	0h	Reserved
27	RESERVED	R-0/W	0h	Reserved
26	RESERVED	R-0/W	0h	Reserved
25	RESERVED	R-0/W	0h	Reserved
24	RESERVED	R-0/W	0h	Reserved
23	RESERVED	R-0/W	0h	Reserved
22	RESERVED	R-0/W	0h	Reserved
21	RESERVED	R-0/W	0h	Reserved
20	RESERVED	R-0/W	0h	Reserved
19	RESERVED	R-0/W	0h	Reserved
18	RESERVED	R-0/W	0h	Reserved
17	GPIO81	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
16	GPIO80	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
15	GPIO79	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
14	GPIO78	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

**Table 10-109. GPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	GPIO77	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
12	GPIO76	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
11	GPIO75	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
10	GPIO74	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
9	GPIO73	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
8	GPIO72	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
7	GPIO71	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
6	GPIO70	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
5	GPIO69	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
4	GPIO68	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
3	GPIO67	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
2	GPIO66	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
1	GPIO65	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
0	GPIO64	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

### 10.12.3.11 GPCCLEAR Register (Offset = 14h) [Reset = 0000000h]

GPCCLEAR is shown in [Figure 10-98](#) and described in [Table 10-110](#).

Return to the [Summary Table](#).

GPIO C Data Clear Register (GPIO64 to 95)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-98. GPCCLEAR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO81	GPIO80
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-110. GPCCLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	RESERVED	R-0/W	0h	Reserved
28	RESERVED	R-0/W	0h	Reserved
27	RESERVED	R-0/W	0h	Reserved
26	RESERVED	R-0/W	0h	Reserved
25	RESERVED	R-0/W	0h	Reserved
24	RESERVED	R-0/W	0h	Reserved
23	RESERVED	R-0/W	0h	Reserved
22	RESERVED	R-0/W	0h	Reserved
21	RESERVED	R-0/W	0h	Reserved
20	RESERVED	R-0/W	0h	Reserved
19	RESERVED	R-0/W	0h	Reserved
18	RESERVED	R-0/W	0h	Reserved
17	GPIO81	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
16	GPIO80	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
15	GPIO79	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
14	GPIO78	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

**Table 10-110. GPCLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	GPIO77	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
12	GPIO76	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
11	GPIO75	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
10	GPIO74	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
9	GPIO73	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
8	GPIO72	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
7	GPIO71	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
6	GPIO70	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
5	GPIO69	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
4	GPIO68	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
3	GPIO67	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
2	GPIO66	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
1	GPIO65	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
0	GPIO64	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

### 10.12.3.12 GPCTOGGLE Register (Offset = 16h) [Reset = 0000000h]

GPCTOGGLE is shown in [Figure 10-99](#) and described in [Table 10-111](#).

Return to the [Summary Table](#).

GPIO C Data Toggle Register (GPIO64 to 95)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-99. GPCTOGGLE Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO81	GPIO80
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-111. GPCTOGGLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	RESERVED	R-0/W	0h	Reserved
28	RESERVED	R-0/W	0h	Reserved
27	RESERVED	R-0/W	0h	Reserved
26	RESERVED	R-0/W	0h	Reserved
25	RESERVED	R-0/W	0h	Reserved
24	RESERVED	R-0/W	0h	Reserved
23	RESERVED	R-0/W	0h	Reserved
22	RESERVED	R-0/W	0h	Reserved
21	RESERVED	R-0/W	0h	Reserved
20	RESERVED	R-0/W	0h	Reserved
19	RESERVED	R-0/W	0h	Reserved
18	RESERVED	R-0/W	0h	Reserved
17	GPIO81	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
16	GPIO80	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
15	GPIO79	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
14	GPIO78	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn



**Table 10-111. GPCTOGGLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	GPIO77	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
12	GPIO76	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
11	GPIO75	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
10	GPIO74	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
9	GPIO73	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
8	GPIO72	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
7	GPIO71	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
6	GPIO70	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
5	GPIO69	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
4	GPIO68	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
3	GPIO67	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
2	GPIO66	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
1	GPIO65	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
0	GPIO64	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn

### 10.12.3.13 GPGDAT Register (Offset = 30h) [Reset = 0000000h]

GPGDAT is shown in [Figure 10-100](#) and described in [Table 10-112](#).

Return to the [Summary Table](#).

GPIO G Data Register (GPIO192 to 223)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in. Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

DESIGNER NOTE:

[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the

**Figure 10-100. GPGDAT Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-112. GPGDAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	GPIO215	R/W	0h	Data Register for this pin Reset type: SYSRSn
22	GPIO214	R/W	0h	Data Register for this pin Reset type: SYSRSn
21	GPIO213	R/W	0h	Data Register for this pin Reset type: SYSRSn
20	GPIO212	R/W	0h	Data Register for this pin Reset type: SYSRSn
19	GPIO211	R/W	0h	Data Register for this pin Reset type: SYSRSn
18	GPIO210	R/W	0h	Data Register for this pin Reset type: SYSRSn

**Table 10-112. GPGDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	GPIO209	R/W	0h	Data Register for this pin Reset type: SYSRSn
16	GPIO208	R/W	0h	Data Register for this pin Reset type: SYSRSn
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 10.12.3.14 GPGSET Register (Offset = 32h) [Reset = 0000000h]

GPGSET is shown in [Figure 10-101](#) and described in [Table 10-113](#).

Return to the [Summary Table](#).

GPIO G Data Set Register (GPIO192 to 223)

Writing a 1 will force GPIO output data latch to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-101. GPGSET Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-113. GPGSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	RESERVED	R-0/W	0h	Reserved
28	RESERVED	R-0/W	0h	Reserved
27	RESERVED	R-0/W	0h	Reserved
26	RESERVED	R-0/W	0h	Reserved
25	RESERVED	R-0/W	0h	Reserved
24	RESERVED	R-0/W	0h	Reserved
23	GPIO215	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
22	GPIO214	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
21	GPIO213	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
20	GPIO212	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
19	GPIO211	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
18	GPIO210	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
17	GPIO209	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
16	GPIO208	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

**Table 10-113. GPGSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0/W	0h	Reserved
14	RESERVED	R-0/W	0h	Reserved
13	RESERVED	R-0/W	0h	Reserved
12	RESERVED	R-0/W	0h	Reserved
11	RESERVED	R-0/W	0h	Reserved
10	RESERVED	R-0/W	0h	Reserved
9	RESERVED	R-0/W	0h	Reserved
8	RESERVED	R-0/W	0h	Reserved
7	RESERVED	R-0/W	0h	Reserved
6	RESERVED	R-0/W	0h	Reserved
5	RESERVED	R-0/W	0h	Reserved
4	RESERVED	R-0/W	0h	Reserved
3	RESERVED	R-0/W	0h	Reserved
2	RESERVED	R-0/W	0h	Reserved
1	RESERVED	R-0/W	0h	Reserved
0	RESERVED	R-0/W	0h	Reserved

### 10.12.3.15 GPGCLEAR Register (Offset = 34h) [Reset = 0000000h]

GPGCLEAR is shown in [Figure 10-102](#) and described in [Table 10-114](#).

Return to the [Summary Table](#).

GPIO G Data Clear Register (GPIO192 to 223)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-102. GPGCLEAR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-114. GPGCLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	RESERVED	R-0/W	0h	Reserved
28	RESERVED	R-0/W	0h	Reserved
27	RESERVED	R-0/W	0h	Reserved
26	RESERVED	R-0/W	0h	Reserved
25	RESERVED	R-0/W	0h	Reserved
24	RESERVED	R-0/W	0h	Reserved
23	GPIO215	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
22	GPIO214	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
21	GPIO213	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
20	GPIO212	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
19	GPIO211	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
18	GPIO210	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
17	GPIO209	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
16	GPIO208	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

**Table 10-114. GPGCLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0/W	0h	Reserved
14	RESERVED	R-0/W	0h	Reserved
13	RESERVED	R-0/W	0h	Reserved
12	RESERVED	R-0/W	0h	Reserved
11	RESERVED	R-0/W	0h	Reserved
10	RESERVED	R-0/W	0h	Reserved
9	RESERVED	R-0/W	0h	Reserved
8	RESERVED	R-0/W	0h	Reserved
7	RESERVED	R-0/W	0h	Reserved
6	RESERVED	R-0/W	0h	Reserved
5	RESERVED	R-0/W	0h	Reserved
4	RESERVED	R-0/W	0h	Reserved
3	RESERVED	R-0/W	0h	Reserved
2	RESERVED	R-0/W	0h	Reserved
1	RESERVED	R-0/W	0h	Reserved
0	RESERVED	R-0/W	0h	Reserved

### 10.12.3.16 GPGTOGGLE Register (Offset = 36h) [Reset = 0000000h]

GPGTOGGLE is shown in [Figure 10-103](#) and described in [Table 10-115](#).

Return to the [Summary Table](#).

GPIO G Data Toggle Register (GPIO192 to 223)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-103. GPGTOGGLE Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-115. GPGTOGGLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	RESERVED	R-0/W	0h	Reserved
28	RESERVED	R-0/W	0h	Reserved
27	RESERVED	R-0/W	0h	Reserved
26	RESERVED	R-0/W	0h	Reserved
25	RESERVED	R-0/W	0h	Reserved
24	RESERVED	R-0/W	0h	Reserved
23	GPIO215	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
22	GPIO214	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
21	GPIO213	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
20	GPIO212	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
19	GPIO211	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
18	GPIO210	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
17	GPIO209	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
16	GPIO208	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn



**Table 10-115. GPGTOGGLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0/W	0h	Reserved
14	RESERVED	R-0/W	0h	Reserved
13	RESERVED	R-0/W	0h	Reserved
12	RESERVED	R-0/W	0h	Reserved
11	RESERVED	R-0/W	0h	Reserved
10	RESERVED	R-0/W	0h	Reserved
9	RESERVED	R-0/W	0h	Reserved
8	RESERVED	R-0/W	0h	Reserved
7	RESERVED	R-0/W	0h	Reserved
6	RESERVED	R-0/W	0h	Reserved
5	RESERVED	R-0/W	0h	Reserved
4	RESERVED	R-0/W	0h	Reserved
3	RESERVED	R-0/W	0h	Reserved
2	RESERVED	R-0/W	0h	Reserved
1	RESERVED	R-0/W	0h	Reserved
0	RESERVED	R-0/W	0h	Reserved

### 10.12.3.17 GPHDAT Register (Offset = 38h) [Reset = 0000000h]

GPHDAT is shown in [Figure 10-104](#) and described in [Table 10-116](#).

Return to the [Summary Table](#).

GPIO H Data Register (GPIO224 to 255)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in. Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

DESIGNER NOTE:

[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the

**Figure 10-104. GPHDAT Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	GPIO253	GPIO252	GPIO251	RESERVED	GPIO249	GPIO248
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO247	RESERVED	GPIO245	GPIO244	RESERVED	GPIO242	GPIO241	GPIO240
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 10-116. GPHDAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	GPIO253	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
28	GPIO252	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn

**Table 10-116. GPHDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	GPIO251	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
26	RESERVED	R/W	0h	Reserved
25	GPIO249	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
24	GPIO248	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
23	GPIO247	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
22	RESERVED	R/W	0h	Reserved

**Table 10-116. GPHDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO245	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
20	GPIO244	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
19	RESERVED	R/W	0h	Reserved
18	GPIO242	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
17	GPIO241	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
16	GPIO240	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn

**Table 10-116. GPHDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	GPIO239	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
14	GPIO238	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
13	GPIO237	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
12	GPIO236	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
11	GPIO235	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>

**Table 10-116. GPHDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	GPIO234	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
9	GPIO233	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
8	GPIO232	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
7	GPIO231	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
6	GPIO230	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn

**Table 10-116. GPHDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	GPIO229	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
4	GPIO228	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
3	GPIO227	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
2	GPIO226	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
1	GPIO225	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>

**Table 10-116. GPHDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	GPIO224	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE:            [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>



### 10.12.3.18 GPHSET Register (Offset = 3Ah) [Reset = 0000000h]

GPHSET is shown in [Figure 10-105](#) and described in [Table 10-117](#).

Return to the [Summary Table](#).

GPIO H Data Set Register (GPIO224 to 255)

Writing a 1 will force GPIO output data latch to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-105. GPHSET Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	GPIO253	GPIO252	GPIO251	RESERVED	GPIO249	GPIO248
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO247	RESERVED	GPIO245	GPIO244	RESERVED	GPIO242	GPIO241	GPIO240
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-117. GPHSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	GPIO253	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
28	GPIO252	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
27	GPIO251	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
26	RESERVED	R-0/W	0h	Reserved
25	GPIO249	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
24	GPIO248	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
23	GPIO247	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
22	RESERVED	R-0/W	0h	Reserved
21	GPIO245	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
20	GPIO244	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
19	RESERVED	R-0/W	0h	Reserved
18	GPIO242	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

**Table 10-117. GPHSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	GPIO241	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
16	GPIO240	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
15	GPIO239	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
14	GPIO238	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
13	GPIO237	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
12	GPIO236	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
11	GPIO235	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
10	GPIO234	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
9	GPIO233	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
8	GPIO232	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
7	GPIO231	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
6	GPIO230	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
5	GPIO229	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
4	GPIO228	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
3	GPIO227	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
2	GPIO226	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
1	GPIO225	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
0	GPIO224	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

### 10.12.3.19 GPHCLEAR Register (Offset = 3Ch) [Reset = 0000000h]

GPHCLEAR is shown in [Figure 10-106](#) and described in [Table 10-118](#).

Return to the [Summary Table](#).

GPIO H Data Clear Register (GPIO224 to 255)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-106. GPHCLEAR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	GPIO253	GPIO252	GPIO251	RESERVED	GPIO249	GPIO248
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO247	RESERVED	GPIO245	GPIO244	RESERVED	GPIO242	GPIO241	GPIO240
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-118. GPHCLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	GPIO253	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
28	GPIO252	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
27	GPIO251	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
26	RESERVED	R-0/W	0h	Reserved
25	GPIO249	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
24	GPIO248	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
23	GPIO247	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
22	RESERVED	R-0/W	0h	Reserved
21	GPIO245	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
20	GPIO244	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
19	RESERVED	R-0/W	0h	Reserved
18	GPIO242	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

**Table 10-118. GPHCLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	GPIO241	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
16	GPIO240	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
15	GPIO239	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
14	GPIO238	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
13	GPIO237	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
12	GPIO236	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
11	GPIO235	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
10	GPIO234	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
9	GPIO233	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
8	GPIO232	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
7	GPIO231	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
6	GPIO230	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
5	GPIO229	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
4	GPIO228	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
3	GPIO227	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
2	GPIO226	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
1	GPIO225	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
0	GPIO224	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

### 10.12.3.20 GPHTOGGLE Register (Offset = 3Eh) [Reset = 0000000h]

GPHTOGGLE is shown in [Figure 10-107](#) and described in [Table 10-119](#).

Return to the [Summary Table](#).

GPIO H Data Toggle Register (GPIO224 to 255)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 10-107. GPHTOGGLE Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	GPIO253	GPIO252	GPIO251	RESERVED	GPIO249	GPIO248
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO247	RESERVED	GPIO245	GPIO244	RESERVED	GPIO242	GPIO241	GPIO240
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 10-119. GPHTOGGLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	GPIO253	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
28	GPIO252	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
27	GPIO251	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
26	RESERVED	R-0/W	0h	Reserved
25	GPIO249	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
24	GPIO248	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
23	GPIO247	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
22	RESERVED	R-0/W	0h	Reserved
21	GPIO245	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
20	GPIO244	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
19	RESERVED	R-0/W	0h	Reserved
18	GPIO242	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn

**Table 10-119. GPHTOGGLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	GPIO241	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
16	GPIO240	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
15	GPIO239	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
14	GPIO238	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
13	GPIO237	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
12	GPIO236	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
11	GPIO235	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
10	GPIO234	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
9	GPIO233	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
8	GPIO232	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
7	GPIO231	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
6	GPIO230	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
5	GPIO229	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
4	GPIO228	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
3	GPIO227	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
2	GPIO226	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
1	GPIO225	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
0	GPIO224	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn

### 10.12.4 GPIO\_DATA\_READ\_REGS Registers

Table 10-120 lists the memory-mapped registers for the GPIO\_DATA\_READ\_REGS registers. All register offset addresses not listed in Table 10-120 should be considered as reserved locations and the register contents should not be modified.

**Table 10-120. GPIO\_DATA\_READ\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	GPADAT_R	GPIO A Data Read Register		<a href="#">Go</a>
2h	GPBDAT_R	GPIO B Data Read Register		<a href="#">Go</a>
4h	GPCDAT_R	GPIO C Data Read Register		<a href="#">Go</a>
Ch	GPGDAT_R	GPIO G Data Read Register		<a href="#">Go</a>
Eh	GPHDAT_R	GPIO H Data Read Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 10-121 shows the codes that are used for access types in this section.

**Table 10-121. GPIO\_DATA\_READ\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 10.12.4.1 GPADAT\_R Register (Offset = 0h) [Reset = 00000000h]

GPADAT\_R is shown in [Figure 10-108](#) and described in [Table 10-122](#).

Return to the [Summary Table](#).

GPIO A Data Read Register.

Returns the contents of GPADAT register on a read, write to this register has no effect

**Figure 10-108. GPADAT\_R Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R-0h																															

**Table 10-122. GPADAT\_R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R	0h	Returns the contents of what was written to the GPADAT register on a read, write to this register has no effect Reset type: CPU1.SYSRSn



### 10.12.4.2 GPBDAT\_R Register (Offset = 2h) [Reset = 00000000h]

GPBDAT\_R is shown in [Figure 10-109](#) and described in [Table 10-123](#).

Return to the [Summary Table](#).

GPIO B Data Read Register.

Returns the contents of GPBDAT register on a read, write to this register has no effect

**Figure 10-109. GPBDAT\_R Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R-0h																															

**Table 10-123. GPBDAT\_R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R	0h	Returns the contents of what was written to the GPBDAT register on a read, write to this register has no effect Reset type: CPU1.SYSRSn

### 10.12.4.3 GPCDAT\_R Register (Offset = 4h) [Reset = 00000000h]

GPCDAT\_R is shown in [Figure 10-110](#) and described in [Table 10-124](#).

Return to the [Summary Table](#).

GPIO C Data Read Register.

Returns the contents of GPCDAT register on a read, write to this register has no effect

**Figure 10-110. GPCDAT\_R Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R-0h																															

**Table 10-124. GPCDAT\_R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R	0h	Returns the contents of what was written to the GPCDAT register on a read, write to this register has no effect Reset type: CPU1.SYSRSn

#### 10.12.4.4 GPGDAT\_R Register (Offset = Ch) [Reset = 0000000h]

GPGDAT\_R is shown in [Figure 10-111](#) and described in [Table 10-125](#).

Return to the [Summary Table](#).

GPIO G Data Read Register.

Returns the contents of GPGDAT register on a read, write to this register has no effect

**Figure 10-111. GPGDAT\_R Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R-0h																															

**Table 10-125. GPGDAT\_R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R	0h	Returns the contents of what was written to the GPGDAT register on a read, write to this register has no effect Reset type: CPU1.SYSRSn

#### 10.12.4.5 GPHDAT\_R Register (Offset = Eh) [Reset = 0000000h]

GPHDAT\_R is shown in [Figure 10-112](#) and described in [Table 10-126](#).

Return to the [Summary Table](#).

GPIO H Data Read Register.

Returns the contents of GPHDAT register on a read, write to this register has no effect

**Figure 10-112. GPHDAT\_R Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R-0h																															

**Table 10-126. GPHDAT\_R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R	0h	Returns the contents of what was written to the GPHDAT register on a read, write to this register has no effect Reset type: CPU1.SYSRSn



The crossbars (referred to as X-BAR throughout this chapter) provide flexibility to connect device inputs, outputs, and internal resources in a variety of configurations.

The device contains a total of three X-BARs:

- Input X-BAR
- Output X-BAR
- ePWM X-BAR

Each of the X-BARs is named according to where the X-BAR takes signals. For example, the Input X-BAR brings external signals “in” to the device. The Output X-BAR takes internal signals “out” of the device to a GPIO. The ePWM X-BAR takes signals to the ePWM modules.

<b>11.1 Input X-BAR and CLB Input X-BAR</b> .....	<b>1318</b>
<b>11.2 ePWM , CLB, and GPIO Output X-BAR</b> .....	<b>1322</b>
<b>11.3 Software</b> .....	<b>1331</b>
<b>11.4 XBAR Registers</b> .....	<b>1336</b>

## 11.1 Input X-BAR and CLB Input X-BAR

On this device, the Input X-BAR is used to route signals from a GPIO to many different IP blocks such as the ADC, eCAP, ePWM, and external interrupts. The input of each Input X-BAR instance (INPUTx) can be any GPIO, while the output of each instance connects to various IP blocks in the device. The digital input of AIOs are also available as inputs to the Input X-BAR. This flexibility relieves some of the constraints on peripheral muxing by allowing the user to connect any GPIO to the specified outputs of each Input X-BAR instance. Note that the GPIO selected by the Input X-BAR can be configured as either an input or an output. The Input X-BAR simply connects the signal on the input buffer to the output of the selected Input X-BAR instance. Therefore, you can do things such as route the output of an ePWM to the eCAP module for a frequency test).

The Input X-BAR is configured by way of the INPUTxSELECT registers. The destinations for each INPUTx are shown in [Figure 11-1](#) and [Table 11-1](#). For additional details on how each Input X-BAR connects to other IP blocks throughout the device, look for references to Input X-BAR in the chapter associated with that IP. Note that the destinations of each INPUTx are fixed and are not user-configurable. For more information on configuring the Input X-BAR, see the INPUT\_XBAR\_REGS register definitions in the *XBAR Registers* section.

---

### Note

All input sources to the generic XBAR can be active high.

The minimum input pulse width required for ePWM, CLB XBAR (CLB Clocks required), SYSCLK for Output XBAR, and CLB Output XBAR is 3 ticks of the respective clocks.

---




Figure 11-1. Input X-BAR

**Note**

INPUTXBARx, INPUTXBAR\_INPUTx, and INPUTx (when referenced in the context of Input X-BAR) are equivalent in all C2000 software and documentation.

**Table 11-1. Input X-BAR Destinations**

Input	ECAP	EPWM XBAR	CLB XBAR	OUTPUT XBAR	EPWM TRIP	ERAD	CPU XINT	ADC SOC	EPWM / ECAP SYNC	CMPSS	DCCx	EPG
INPUTXBAR1	Yes	Yes	Yes	Yes	TZ1, TRIP1	Yes						
INPUTXBAR2	Yes	Yes	Yes	Yes	TZ2, TRIP2	Yes						
INPUTXBAR3	Yes	Yes	Yes	Yes	TZ3, TRIP3	Yes						
INPUTXBAR4	Yes	Yes	Yes	Yes		Yes	XINT1					
INPUTXBAR5	Yes	Yes	Yes	Yes		Yes	XINT2	ADCEXT SOC	EXTSYN1 N1			
INPUTXBAR6	Yes	Yes	Yes	Yes	TRIP6	Yes	XINT3		EXTSYN1 N2			
INPUTXBAR7	Yes	Yes	Yes			Yes				CMPSS1/3. EXT_FILTERIN_H		
INPUTXBAR8	Yes	Yes	Yes			Yes				CMPSS1/3. EXT_FILTERIN_L		
INPUTXBAR9	Yes	Yes	Yes			Yes				CMPSS2/4. EXT_FILTERIN_H		
INPUTXBAR10	Yes	Yes	Yes			Yes				CMPSS2/4. EXT_FILTERIN_L		
INPUTXBAR11	Yes	Yes	Yes			Yes					CLK1	
INPUTXBAR12	Yes	Yes	Yes			Yes					CLK1	
INPUTXBAR13	Yes	Yes	Yes			Yes	XINT4					EPGAIN1
INPUTXBAR14	Yes	Yes	Yes			Yes	XINT5					EPGAIN2
INPUTXBAR15	Yes					Yes					CLK1	EPGAIN3
INPUTXBAR16	Yes					Yes					CLK0	EPGAIN4



### 11.1.1 CLB Input X-BAR

The CLB Input X-BAR is architecturally identical to the Input X-BAR. The only difference is the destination for each INPUTx. The destination for each INPUTx is only the CLB Tiles as shown in [Table 11-2](#). This allows for GPIOs to be accessed by the CLB tiles without using the combination of Input X-BAR and CLB X-BAR.

---

**Note**

Signals routed into the CLB using the XBAR must be synchronized within the CLB.

---

**Table 11-2. CLB Input X-BAR Destinations**

Input	CLB	EPWM XBAR	DCCx
CLBINPUTXBAR1	Yes		
CLBINPUTXBAR2	Yes		
CLBINPUTXBAR3	Yes		
CLBINPUTXBAR4	Yes		
CLBINPUTXBAR5	Yes		
CLBINPUTXBAR6	Yes		
CLBINPUTXBAR7	Yes	Yes	
CLBINPUTXBAR8	Yes	Yes	
CLBINPUTXBAR9	Yes	Yes	
CLBINPUTXBAR10	Yes	Yes	
CLBINPUTXBAR11	Yes	Yes	CLK1
CLBINPUTXBAR12	Yes	Yes	CLK1
CLBINPUTXBAR13	Yes	Yes	
CLBINPUTXBAR14	Yes	Yes	
CLBINPUTXBAR15	Yes		
CLBINPUTXBAR16	Yes		

## 11.2 ePWM , CLB, and GPIO Output X-BAR

This section describes the ePWM , CLB, and GPIO Output X-BAR. Remember that the minimum input pulse width required for ePWM, CLB XBAR (CLB Clocks required), SYSCLK for Output XBAR, and CLB Output XBAR is 3 ticks of the respective clocks.


### 11.2.1 ePWM X-BAR

The ePWM X-BAR brings signals to the ePWM modules. Specifically, the ePWM X-BAR is connected to the Digital Compare (DC) submodule of each ePWM module for actions such as tripzones and syncing. Refer to the *Enhanced Pulse Width Modulator (ePWM)* chapter for more information on additional ways the DC submodule can be used. Figure 11-2 shows the architecture of the ePWM X-BAR. Note that the architecture of the ePWM X-BAR is identical to the architecture of the GPIO Output X-BAR (with the exception of the output latch).

#### 11.2.1.1 ePWM X-BAR Architecture

The ePWM X-BAR has eight outputs that are routed to each ePWM module. Figure 11-2 represents the architecture of a single output, but this output is identical to the architecture of all of the other outputs.

First, determine the signals that can be passed to the ePWM by referencing Table 11-3. Select up to one signal per mux for each TRIPx output. Select the inputs to ePWM X-BAR using the TRIPxMUX0TO15CFG and TRIPxMUX16TO31CFG registers. To pass any signal through to the ePWM, enable the signal using the TRIPxMUXENABLE register. All signals that are enabled are logically ORed before being passed on to the respective TRIPx signal on the ePWM. To optionally invert the signal, use the TRIPxOUTINV register.



**Figure 11-2. ePWM X-BAR Architecture - Single Output**

**Note**

Do not use "Reserved" signals in your application.

**Table 11-3. EPWM X-BAR Mux Configuration Table**

Mux	0	1	2	3
G0	CMPSS1_CTRIPH	CMPSS1_CTRIPH_OR_CTRIPL	ADCAEVT1	ECAP1_OUT
G1	CMPSS1_CTRIPL	INPUTXBAR1	CLB1_OUT12	ADCCEVT1
G2	CMPSS2_CTRIPH	CMPSS2_CTRIPH_OR_CTRIPL	ADCAEVT2	ECAP2_OUT
G3	CMPSS2_CTRIPL	INPUTXBAR2	CLB1_OUT13	ADCCEVT2
G4	CMPSS3_CTRIPH	CMPSS3_CTRIPH_OR_CTRIPL	ADCAEVT3	Reserved
G5	CMPSS3_CTRIPL	INPUTXBAR3	CLB2_OUT12	ADCCEVT3
G6	CMPSS4_CTRIPH	CMPSS4_CTRIPH_OR_CTRIPL	ADCAEVT4	Reserved
G7	CMPSS4_CTRIPL	INPUTXBAR4	CLB2_OUT13	ADCCEVT4
G8	Reserved	Reserved	ADCBEVT1	Reserved
G9	Reserved	INPUTXBAR5	Reserved	ADCDEVT1
G10	Reserved	Reserved	ADCBEVT2	Reserved
G11	Reserved	INPUTXBAR6	Reserved	ADCDEVT2
G12	Reserved	Reserved	ADCBEVT3	Reserved
G13	Reserved	ADCSOAO	Reserved	ADCDEVT3
G14	Reserved	Reserved	ADCBEVT4	EXTSYNCOUT
G15	Reserved	ADCSOCBO	Reserved	ADCDEVT4
G16	Reserved	Reserved	ADCEEVT1	Reserved
G17	Reserved	INPUTXBAR7	CLBINPUTXBAR7	CLAHALT
G18	Reserved	Reserved	ADCEEVT2	Reserved
G19	Reserved	INPUTXBAR8	CLBINPUTXBAR8	ERRORSTS
G20	Reserved	Reserved	ADCEEVT3	FSIRXA_TRIG1
G21	Reserved	INPUTXBAR9	CLBINPUTXBAR9	Reserved
G22	Reserved	Reserved	ADCEEVT4	Reserved
G23	Reserved	INPUTXBAR10	CLBINPUTXBAR10	Reserved
G24	Reserved	Reserved	Reserved	Reserved
G25	Reserved	INPUTXBAR11	MCANA_FEVT0	CLBINPUTXBAR11
G26	Reserved	Reserved	Reserved	MCANB_FEVT0
G27	Reserved	INPUTXBAR12	MCANA_FEVT1	CLBINPUTXBAR12
G28	Reserved	Reserved	Reserved	MCANB_FEVT1
G29	Reserved	INPUTXBAR13	MCANA_FEVT2	CLBINPUTXBAR13
G30	Reserved	Reserved	Reserved	MCANB_FEVT2
G31	Reserved	INPUTXBAR14	ERRORSTS	CLBINPUTXBAR14


## 11.2.2 CLB X-BAR

The CLB X-BAR brings signals to the CLB modules. [Figure 11-3](#) shows the architecture of the CLB X-BAR. Note that the architecture of the CLB X-BAR is identical to the architecture of the GPIO Output X-BAR (with the exception of the output latch).

### 11.2.2.1 CLB X-BAR Architecture

The CLB X-BAR has eight outputs that are routed to each CLB module. [Figure 11-3](#) represents the architecture of a single output, but the output is identical to the architecture of all of the other outputs.

First, determine the signals that can be passed to the CLB by referencing [Table 11-4](#). Select up to one signal per mux (31 total muxes) for each AUXSIGx output. Select the inputs to each mux using the AUXSIGxMUX0TO15CFG and AUXSIGxMUX16TO31CFG registers. To pass any signal through to the CLB, enable the mux in the AUXSIGxMUXENABLE register. All muxes that are enabled are logically ORed before being passed on to the respective AUXSIGx signal on the CLB. To optionally invert the signal, use the AUXSIGOUTINV register.



**Figure 11-3. CLB X-BAR Architecture - Single Output**




Figure 11-4. GPIO to CLB Tile Connections

**Table 11-4. CLB X-BAR Mux Configuration Table**

Mux	0	1	2	3
G0	CMPSS1_CTRIPH	CMPSS1_CTRIPH_OR_CTRIPL	ADCAEVT1	ECAP1_OUT
G1	CMPSS1_CTRIPL	INPUTXBAR1	CLB1_OUT12	ADCCEVT1
G2	CMPSS2_CTRIPH	CMPSS2_CTRIPH_OR_CTRIPL	ADCAEVT2	ECAP2_OUT
G3	CMPSS2_CTRIPL	INPUTXBAR2	CLB1_OUT13	ADCCEVT2
G4	CMPSS3_CTRIPH	CMPSS3_CTRIPH_OR_CTRIPL	ADCAEVT3	Reserved
G5	CMPSS3_CTRIPL	INPUTXBAR3	CLB2_OUT12	ADCCEVT3
G6	CMPSS4_CTRIPH	CMPSS4_CTRIPH_OR_CTRIPL	ADCAEVT4	Reserved
G7	CMPSS4_CTRIPL	INPUTXBAR4	CLB2_OUT13	ADCCEVT4
G8	Reserved	Reserved	ADCBEVT1	Reserved
G9	Reserved	INPUTXBAR5	Reserved	ADCDEVT1
G10	Reserved	Reserved	ADCBEVT2	Reserved
G11	Reserved	INPUTXBAR6	Reserved	ADCDEVT2
G12	Reserved	Reserved	ADCBEVT3	Reserved
G13	Reserved	ADCSOCAO	Reserved	ADCDEVT3
G14	Reserved	Reserved	ADCBEVT4	EXTSYNCOUT
G15	Reserved	ADCSOCBO	Reserved	ADCDEVT4
G16	Reserved	Reserved	FSIRXA_TRIG2	FSIRXA_TRIG3
G17	Reserved	INPUTXBAR7	ADCEEVT1	CLAHALT
G18	Reserved	Reserved	Reserved	Reserved
G19	Reserved	INPUTXBAR8	ADCEEVT2	ERRORSTS
G20	Reserved	Reserved	Reserved	Reserved
G21	Reserved	INPUTXBAR9	ADCEEVT3	Reserved
G22	Reserved	Reserved	Reserved	Reserved
G23	Reserved	INPUTXBAR10	ADCEEVT4	Reserved
G24	Reserved	Reserved	CPU1_ERAD_EVT8	Reserved
G25	Reserved	INPUTXBAR11	MCANA_FEVT0	Reserved
G26	Reserved	Reserved	CPU1_ERAD_EVT9	MCANB_FEVT0
G27	Reserved	INPUTXBAR12	MCANA_FEVT1	Reserved
G28	Reserved	Reserved	CPU1_ERAD_EVT10	MCANB_FEVT1
G29	Reserved	INPUTXBAR13	MCANA_FEVT2	Reserved
G30	Reserved	Reserved	CPU1_ERAD_EVT11	MCANB_FEVT2
G31	Reserved	INPUTXBAR14	ERRORSTS	Reserved

### 11.2.3 GPIO Output X-BAR

The GPIO Output X-BAR takes signals from inside the device and brings them out to a GPIO. Figure 11-5 shows the architecture of the GPIO Output X-BAR. The X-BAR contains eight outputs and each contains at least one position on the GPIO mux, denoted as OUTPUTXBARx. The X-BAR allows the selection of a single input or a logical-OR of many inputs.

#### 11.2.3.1 GPIO Output X-BAR Architecture

The GPIO Output X-BAR has eight outputs that are routed to the GPIO module. Figure 11-5 represents the architecture of a single output, but this output is identical to the architecture of all of the other outputs. Note that the architecture of the Output X-BAR (with the exception of the output latch) is similar to the architecture of the ePWM X-BAR.

First, determine the signals that can be passed to the GPIO by referencing Table 11-5. Select up to one signal per mux (32 total muxes) for each OUTPUTXBARx output. Select the inputs to each mux using the OUTPUTxMUX0TO15CFG and OUTPUTxMUX16TO31CFG registers. To pass any signal through to the GPIO, enable the mux in the OUTPUTxMUXENABLE register. All muxes that are enabled are logically ORed before being passed on to the respective OUTPUTx signal on the GPIO module. To optionally invert the signal, use the OUTPUTINV register. The final output is only recognized on the GPIO if the proper OUTPUTx muxing options are selected using the GPIO registers.




Figure 11-5. GPIO Output X-BAR Architecture

**Note**

Do not use "Reserved" signals in your application.

**Table 11-5. Output X-BAR Mux Configuration Table**

Mux	0	1	2	3
G0	CMPSS1_CTRIPOUTH	CMPSS1_CTRIPOUTH_OR_CTRIP OUTL	ADCAEVT1	ECAP1_OUT
G1	CMPSS1_CTRIPOUTL	INPUTXBAR1	Reserved	ADCCEVT1
G2	CMPSS2_CTRIPOUTH	CMPSS2_CTRIPOUTH_OR_CTRIP OUTL	ADCAEVT2	ECAP2_OUT
G3	CMPSS2_CTRIPOUTL	INPUTXBAR2	Reserved	ADCCEVT2
G4	CMPSS3_CTRIPOUTH	CMPSS3_CTRIPOUTH_OR_CTRIP OUTL	ADCAEVT3	Reserved
G5	CMPSS3_CTRIPOUTL	INPUTXBAR3	Reserved	ADCCEVT3
G6	CMPSS4_CTRIPOUTH	CMPSS4_CTRIPOUTH_OR_CTRIP OUTL	ADCAEVT4	Reserved
G7	CMPSS4_CTRIPOUTL	INPUTXBAR4	Reserved	ADCCEVT4
G8	Reserved	Reserved	ADCBEVT1	Reserved
G9	Reserved	INPUTXBAR5	Reserved	ADCDEVT1
G10	Reserved	Reserved	ADCBEVT2	Reserved
G11	Reserved	INPUTXBAR6	Reserved	ADCDEVT2
G12	Reserved	Reserved	ADCBEVT3	Reserved
G13	Reserved	ADCSOCAO	Reserved	ADCDEVT3
G14	Reserved	Reserved	ADCBEVT4	EXTSYNCOUT
G15	Reserved	ADCSOCBO	Reserved	ADCDEVT4
G16	Reserved	Reserved	ADCEEVT1	Reserved
G17	Reserved	Reserved	Reserved	CLAHALT
G18	Reserved	Reserved	ADCEEVT2	Reserved
G19	Reserved	Reserved	Reserved	ERRORSTS
G20	Reserved	Reserved	ADCEEVT3	Reserved
G21	Reserved	Reserved	Reserved	FSIRXA_TRIG2
G22	Reserved	Reserved	ADCEEVT4	Reserved
G23	Reserved	ADCA_EXTMUXSEL0	ADCC_EXTMUXSEL0	ADCE_EXTMUXSEL0
G24	Reserved	ADCA_EXTMUXSEL1	ADCC_EXTMUXSEL1	ADCE_EXTMUXSEL1
G25	Reserved	ADCA_EXTMUXSEL2	ADCC_EXTMUXSEL2	ADCE_EXTMUXSEL2
G26	Reserved	ADCA_EXTMUXSEL3	ADCC_EXTMUXSEL3	ADCE_EXTMUXSEL3
G27	Reserved	ADCB_EXTMUXSEL0	ADCD_EXTMUXSEL0	Reserved
G28	Reserved	ADCB_EXTMUXSEL1	ADCD_EXTMUXSEL1	Reserved
G29	Reserved	ADCB_EXTMUXSEL2	ADCD_EXTMUXSEL2	Reserved
G30	Reserved	ADCB_EXTMUXSEL3	ADCD_EXTMUXSEL3	EPG1OUT0
G31	Reserved	Reserved	ERRORSTS	EPG1OUT1




### 11.2.4 X-BAR Flags

With the exception of the CMPSS signals, the ePWM X-BAR and the Output X-BAR have all of the same input signals. Due to the inputs being similar between the ePWM X-BAR, CLB X-BAR, and Output X-BAR, all X-BAR modules leverage a single set of input flags to indicate which input signals have been triggered. This allows software to check the input flags when an event occurs. See Figure 11-6 for more information. There is a bit allocated for each input signal in one of the XBARFLGx registers. The flag remains set until cleared through the appropriate XBARCLR<sub>x</sub> register.

**Note**

Not all input sources are routed to all X-BAR modules. Refer to the X-BAR specific configuration tables for exact connections.






Figure 11-6. X-BAR Input Sources

## 11.3 Software

### 11.3.1 INPUTXBAR Registers to Driverlib Functions

**Table 11-6. INPUTXBAR Registers to Driverlib Functions**

File	Driverlib Function
<b>INPUT1SELECT</b>	
xbar.h	XBAR_setInputPin
<b>INPUT2SELECT</b>	
-	See INPUT1SELECT
<b>INPUT3SELECT</b>	
-	See INPUT1SELECT
<b>INPUT4SELECT</b>	
-	See INPUT1SELECT
<b>INPUT5SELECT</b>	
-	See INPUT1SELECT
<b>INPUT6SELECT</b>	
-	See INPUT1SELECT
<b>INPUT7SELECT</b>	
-	See INPUT1SELECT
<b>INPUT8SELECT</b>	
-	See INPUT1SELECT
<b>INPUT9SELECT</b>	
-	See INPUT1SELECT
<b>INPUT10SELECT</b>	
-	See INPUT1SELECT
<b>INPUT11SELECT</b>	
-	See INPUT1SELECT
<b>INPUT12SELECT</b>	
-	See INPUT1SELECT
<b>INPUT13SELECT</b>	
-	See INPUT1SELECT
<b>INPUT14SELECT</b>	
-	See INPUT1SELECT
<b>INPUT15SELECT</b>	
-	See INPUT1SELECT
<b>INPUT16SELECT</b>	
-	See INPUT1SELECT
<b>INPUTSELECTLOCK</b>	
xbar.h	XBAR_lockInput

### 11.3.2 EPWMXBAR Registers to Driverlib Functions

**Table 11-7. EPWMXBAR Registers to Driverlib Functions**

File	Driverlib Function
<b>TRIP4MUX0TO15CFG</b>	
xbar.c	XBAR_setEPWMMuxConfig
<b>TRIP4MUX16TO31CFG</b>	
xbar.c	XBAR_setEPWMMuxConfig

**Table 11-7. EPWMXBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TRIP5MUX0TO15CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP5MUX16TO31CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP7MUX0TO15CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP7MUX16TO31CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP8MUX0TO15CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP8MUX16TO31CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP9MUX0TO15CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP9MUX16TO31CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP10MUX0TO15CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP10MUX16TO31CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP11MUX0TO15CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP11MUX16TO31CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP12MUX0TO15CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP12MUX16TO31CFG</b>	
-	See TRIP4MUX0TO15CFG
<b>TRIP4MUXENABLE</b>	
xbar.h	XBAR_enableEPWMMux
xbar.h	XBAR_disableEPWMMux
<b>TRIP5MUXENABLE</b>	
-	See TRIP4MUXENABLE
<b>TRIP7MUXENABLE</b>	
-	See TRIP4MUXENABLE
<b>TRIP8MUXENABLE</b>	
-	See TRIP4MUXENABLE
<b>TRIP9MUXENABLE</b>	
-	See TRIP4MUXENABLE
<b>TRIP10MUXENABLE</b>	
-	See TRIP4MUXENABLE
<b>TRIP11MUXENABLE</b>	
-	See TRIP4MUXENABLE
<b>TRIP12MUXENABLE</b>	
-	See TRIP4MUXENABLE

**Table 11-7. EPWMXBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TRIPOUTINV</b>	
xbar.h	XBAR_invertEPWMSignal
<b>TRIPLOCK</b>	
xbar.h	XBAR_lockEPWM

### 11.3.3 CLBXBAR Registers to Driverlib Functions

**Table 11-8. CLBXBAR Registers to Driverlib Functions**

File	Driverlib Function
<b>AUXSIG0MUX0TO15CFG</b>	
xbar.c	XBAR_setCLBMuxConfig
<b>AUXSIG0MUX16TO31CFG</b>	
xbar.c	XBAR_setCLBMuxConfig
<b>AUXSIG1MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG1MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG2MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG2MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG3MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG3MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG4MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG4MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG5MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG5MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG6MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG6MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG7MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG7MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG0MUXENABLE</b>	
xbar.h	XBAR_enableCLBMux
xbar.h	XBAR_disableCLBMux
<b>AUXSIG1MUXENABLE</b>	
-	See AUXSIG0MUXENABLE

**Table 11-8. CLBxBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>AUXSIG2MUXENABLE</b>	
-	See AUXSIG0MUXENABLE
<b>AUXSIG3MUXENABLE</b>	
-	See AUXSIG0MUXENABLE
<b>AUXSIG4MUXENABLE</b>	
-	See AUXSIG0MUXENABLE
<b>AUXSIG5MUXENABLE</b>	
-	See AUXSIG0MUXENABLE
<b>AUXSIG6MUXENABLE</b>	
-	See AUXSIG0MUXENABLE
<b>AUXSIG7MUXENABLE</b>	
-	See AUXSIG0MUXENABLE
<b>AUXSIGOUTINV</b>	
xbar.h	XBAR_invertCLBSignal
<b>AUXSIGLOCK</b>	
-	

### 11.3.4 OUTPUTxBAR Registers to Driverlib Functions

**Table 11-9. OUTPUTxBAR Registers to Driverlib Functions**

File	Driverlib Function
<b>OUTPUT1MUX0TO15CFG</b>	
xbar.c	XBAR_setOutputMuxConfig
<b>OUTPUT1MUX16TO31CFG</b>	
-	
<b>OUTPUT2MUX0TO15CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT2MUX16TO31CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT3MUX0TO15CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT3MUX16TO31CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT4MUX0TO15CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT4MUX16TO31CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT5MUX0TO15CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT5MUX16TO31CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT6MUX0TO15CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT6MUX16TO31CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT7MUX0TO15CFG</b>	

**Table 11-9. OUTPUTXBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT7MUX16TO31CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT8MUX0TO15CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT8MUX16TO31CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT1MUXENABLE</b>	
xbar.h	XBAR_enableOutputMux
xbar.h	XBAR_disableOutputMux
<b>OUTPUT2MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUT3MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUT4MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUT5MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUT6MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUT7MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUT8MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUTLATCH</b>	
xbar.h	XBAR_setOutputLatchMode
xbar.h	XBAR_getOutputLatchStatus
xbar.h	XBAR_clearOutputLatch
xbar.h	XBAR_forceOutputLatch
<b>OUTPUTLATCHCLR</b>	
xbar.h	XBAR_clearOutputLatch
<b>OUTPUTLATCHFRC</b>	
xbar.h	XBAR_forceOutputLatch
<b>OUTPUTLATCHENABLE</b>	
xbar.h	XBAR_setOutputLatchMode
<b>OUTPUTINV</b>	
xbar.h	XBAR_invertOutputSignal
<b>OUTPUTLOCK</b>	
xbar.h	XBAR_lockOutput

### 11.3.5 XBAR Registers to Driverlib Functions

**Table 11-10. XBAR Registers to Driverlib Functions**

File	Driverlib Function
<b>FLG1</b>	
xbar.c	XBAR_getInputFlagStatus

**Table 11-10. XBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>FLG2</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG3</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG4</b>	
xbar.c	XBAR_getInputFlagStatus
<b>CLR1</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR2</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR3</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR4</b>	
xbar.c	XBAR_clearInputFlag

## 11.4 XBAR Registers

This section describes the XBAR Registers.

### 11.4.1 XBAR Base Address Table

**Table 11-11. XBAR Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
InputXbarRegs	<a href="#">INPUT_XBAR_REGS</a>	INPUTXBAR_BASE	0x0000_7900	YES	-	-	YES
XbarRegs	<a href="#">XBAR_REGS</a>	XBAR_BASE	0x0000_7920	YES	-	-	YES
ClbInputXbarRegs	<a href="#">INPUT_XBAR_REGS</a>	CLBINPUTXBAR_BASE	0x0000_7960	YES	-	-	YES
EPwmXbarRegs	<a href="#">EPWM_XBAR_REGS</a>	EPWMXBAR_BASE	0x0000_7A00	YES	-	-	YES
ClbXbarRegs	<a href="#">CLB_XBAR_REGS</a>	CLBXBAR_BASE	0x0000_7A40	YES	-	-	YES
OutputXbarRegs	<a href="#">OUTPUT_XBAR_REGS</a>	OUTPUTXBAR_BASE	0x0000_7A80	YES	-	-	YES
ClbOutputXbarRegs	<a href="#">CLB_OUTPUT_XBAR_REGS</a>	CLBOUTPUTXBAR_BASE	0x0000_7BC0	YES	-	-	YES



### 11.4.2 INPUT\_XBAR\_REGS Registers

Table 11-12 lists the memory-mapped registers for the INPUT\_XBAR\_REGS registers. All register offset addresses not listed in Table 11-12 should be considered as reserved locations and the register contents should not be modified.

**Table 11-12. INPUT\_XBAR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	INPUT1SELECT	INPUT1 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
1h	INPUT2SELECT	INPUT2 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
2h	INPUT3SELECT	INPUT3 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
3h	INPUT4SELECT	INPUT4 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
4h	INPUT5SELECT	INPUT5 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
5h	INPUT6SELECT	INPUT6 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
6h	INPUT7SELECT	INPUT7 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
7h	INPUT8SELECT	INPUT8 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
8h	INPUT9SELECT	INPUT9 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
9h	INPUT10SELECT	INPUT10 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
Ah	INPUT11SELECT	INPUT11 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
Bh	INPUT12SELECT	INPUT12 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
Ch	INPUT13SELECT	INPUT13 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
Dh	INPUT14SELECT	INPUT14 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
Eh	INPUT15SELECT	INPUT15 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
Fh	INPUT16SELECT	INPUT16 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
1Eh	INPUTSELECTLOCK	Input Select Lock Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 11-13 shows the codes that are used for access types in this section.

**Table 11-13. INPUT\_XBAR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 11.4.2.1 INPUT1SELECT Register (Offset = 0h) [Reset = FFFEh]

INPUT1SELECT is shown in [Figure 11-7](#) and described in [Table 11-14](#).

Return to the [Summary Table](#).

INPUT1 Input Select Register (GPIO0 to x)

**Figure 11-7. INPUT1SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-14. INPUT1SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT1 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 11.4.2.2 INPUT2SELECT Register (Offset = 1h) [Reset = FFFEh]

INPUT2SELECT is shown in [Figure 11-8](#) and described in [Table 11-15](#).

Return to the [Summary Table](#).

INPUT2 Input Select Register (GPIO0 to x)

**Figure 11-8. INPUT2SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-15. INPUT2SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT2 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 11.4.2.3 INPUT3SELECT Register (Offset = 2h) [Reset = FFFEh]

INPUT3SELECT is shown in [Figure 11-9](#) and described in [Table 11-16](#).

Return to the [Summary Table](#).

INPUT3 Input Select Register (GPIO0 to x)

**Figure 11-9. INPUT3SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-16. INPUT3SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT3 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

#### 11.4.2.4 INPUT4SELECT Register (Offset = 3h) [Reset = FFFEh]

INPUT4SELECT is shown in [Figure 11-10](#) and described in [Table 11-17](#).

Return to the [Summary Table](#).

INPUT4 Input Select Register (GPIO0 to x)

**Figure 11-10. INPUT4SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-17. INPUT4SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT4 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFD: '1' will be driven to the destination 0xFFFE: '1' will be driven to the destination 0xFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 11.4.2.5 INPUT5SELECT Register (Offset = 4h) [Reset = FFFEh]

INPUT5SELECT is shown in [Figure 11-11](#) and described in [Table 11-18](#).

Return to the [Summary Table](#).

INPUT5 Input Select Register (GPIO0 to x)

**Figure 11-11. INPUT5SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-18. INPUT5SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT5 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 11.4.2.6 INPUT6SELECT Register (Offset = 5h) [Reset = FFFEh]

INPUT6SELECT is shown in [Figure 11-12](#) and described in [Table 11-19](#).

Return to the [Summary Table](#).

INPUT6 Input Select Register (GPIO0 to x)

**Figure 11-12. INPUT6SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-19. INPUT6SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT6 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 11.4.2.7 INPUT7SELECT Register (Offset = 6h) [Reset = FFFEh]

INPUT7SELECT is shown in [Figure 11-13](#) and described in [Table 11-20](#).

Return to the [Summary Table](#).

INPUT7 Input Select Register (GPIO0 to x)

**Figure 11-13. INPUT7SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-20. INPUT7SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT7 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn



### 11.4.2.8 INPUT8SELECT Register (Offset = 7h) [Reset = FFFEh]

INPUT8SELECT is shown in [Figure 11-14](#) and described in [Table 11-21](#).

Return to the [Summary Table](#).

INPUT8 Input Select Register (GPIO0 to x)

**Figure 11-14. INPUT8SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-21. INPUT8SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT8 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFD: '1' will be driven to the destination 0xFFFE: '1' will be driven to the destination 0xFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 11.4.2.9 INPUT9SELECT Register (Offset = 8h) [Reset = FFFEh]

INPUT9SELECT is shown in [Figure 11-15](#) and described in [Table 11-22](#).

Return to the [Summary Table](#).

INPUT9 Input Select Register (GPIO0 to x)

**Figure 11-15. INPUT9SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-22. INPUT9SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT9 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 11.4.2.10 INPUT10SELECT Register (Offset = 9h) [Reset = FFFEh]

INPUT10SELECT is shown in [Figure 11-16](#) and described in [Table 11-23](#).

Return to the [Summary Table](#).

INPUT10 Input Select Register (GPIO0 to x)

**Figure 11-16. INPUT10SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-23. INPUT10SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT10 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFD: '1' will be driven to the destination 0xFFFE: '1' will be driven to the destination 0xFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 11.4.2.11 INPUT11SELECT Register (Offset = Ah) [Reset = FFFEh]

INPUT11SELECT is shown in [Figure 11-17](#) and described in [Table 11-24](#).

Return to the [Summary Table](#).

INPUT11 Input Select Register (GPIO0 to x)

**Figure 11-17. INPUT11SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-24. INPUT11SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT11 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 11.4.2.12 INPUT12SELECT Register (Offset = Bh) [Reset = FFFEh]

INPUT12SELECT is shown in [Figure 11-18](#) and described in [Table 11-25](#).

Return to the [Summary Table](#).

INPUT12 Input Select Register (GPIO0 to x)

**Figure 11-18. INPUT12SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-25. INPUT12SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT12 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 11.4.2.13 INPUT13SELECT Register (Offset = Ch) [Reset = FFFEh]

INPUT13SELECT is shown in [Figure 11-19](#) and described in [Table 11-26](#).

Return to the [Summary Table](#).

INPUT13 Input Select Register (GPIO0 to x)

**Figure 11-19. INPUT13SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-26. INPUT13SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT13 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

#### 11.4.2.14 INPUT14SELECT Register (Offset = Dh) [Reset = FFFEh]

INPUT14SELECT is shown in [Figure 11-20](#) and described in [Table 11-27](#).

Return to the [Summary Table](#).

INPUT14 Input Select Register (GPIO0 to x)

**Figure 11-20. INPUT14SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-27. INPUT14SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT14 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 11.4.2.15 INPUT15SELECT Register (Offset = Eh) [Reset = FFFEh]

INPUT15SELECT is shown in [Figure 11-21](#) and described in [Table 11-28](#).

Return to the [Summary Table](#).

INPUT15 Input Select Register (GPIO0 to x)

**Figure 11-21. INPUT15SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-28. INPUT15SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT15 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn



### 11.4.2.16 INPUT16SELECT Register (Offset = Fh) [Reset = FFFEh]

INPUT16SELECT is shown in [Figure 11-22](#) and described in [Table 11-29](#).

Return to the [Summary Table](#).

INPUT16 Input Select Register (GPIO0 to x)

**Figure 11-22. INPUT16SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 11-29. INPUT16SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT16 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 11.4.2.17 INPUTSELECTLOCK Register (Offset = 1Eh) [Reset = 0000000h]

INPUTSELECTLOCK is shown in [Figure 11-23](#) and described in [Table 11-30](#).

Return to the [Summary Table](#).

Input Select Lock Register.

Any bit in this register, once set can only be cleared through SYSRSn. Write of 0 to any bit of this register has no effect. Reads to the registers which have LOCK protection are always allowed.

**Figure 11-23. INPUTSELECTLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
INPUT16SELE CT	INPUT15SELE CT	INPUT14SELE CT	INPUT13SELE CT	INPUT12SELE CT	INPUT11SELE CT	INPUT10SELE CT	INPUT9SELEC T
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
INPUT8SELEC T	INPUT7SELEC T	INPUT6SELEC T	INPUT5SELEC T	INPUT4SELEC T	INPUT3SELEC T	INPUT2SELEC T	INPUT1SELEC T
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 11-30. INPUTSELECTLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	INPUT16SELECT	R/WOnce	0h	Lock bit for INPUT16SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
14	INPUT15SELECT	R/WOnce	0h	Lock bit for INPUT15SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
13	INPUT14SELECT	R/WOnce	0h	Lock bit for INPUT14SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
12	INPUT13SELECT	R/WOnce	0h	Lock bit for INPUT13SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
11	INPUT12SELECT	R/WOnce	0h	Lock bit for INPUT12SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
10	INPUT11SELECT	R/WOnce	0h	Lock bit for INPUT11SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn

**Table 11-30. INPUTSELECTLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	INPUT10SELECT	R/WOnce	0h	Lock bit for INPUT10SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
8	INPUT9SELECT	R/WOnce	0h	Lock bit for INPUT9SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
7	INPUT8SELECT	R/WOnce	0h	Lock bit for INPUT8SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
6	INPUT7SELECT	R/WOnce	0h	Lock bit for INPUT7SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
5	INPUT6SELECT	R/WOnce	0h	Lock bit for INPUT6SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
4	INPUT5SELECT	R/WOnce	0h	Lock bit for INPUT5SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
3	INPUT4SELECT	R/WOnce	0h	Lock bit for INPUT4SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
2	INPUT3SELECT	R/WOnce	0h	Lock bit for INPUT3SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
1	INPUT2SELECT	R/WOnce	0h	Lock bit for INPUT2SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
0	INPUT1SELECT	R/WOnce	0h	Lock bit for INPUT1SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn

### 11.4.3 XBAR\_REGS Registers

Table 11-31 lists the memory-mapped registers for the XBAR\_REGS registers. All register offset addresses not listed in Table 11-31 should be considered as reserved locations and the register contents should not be modified.

**Table 11-31. XBAR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	XBARFLG1	X-Bar Input Flag Register 1		<a href="#">Go</a>
2h	XBARFLG2	X-Bar Input Flag Register 2		<a href="#">Go</a>
4h	XBARFLG3	X-Bar Input Flag Register 3		<a href="#">Go</a>
6h	XBARFLG4	X-Bar Input Flag Register 4		<a href="#">Go</a>
8h	XBARCLR1	X-Bar Input Flag Clear Register 1		<a href="#">Go</a>
Ah	XBARCLR2	X-Bar Input Flag Clear Register 2		<a href="#">Go</a>
Ch	XBARCLR3	X-Bar Input Flag Clear Register 3		<a href="#">Go</a>
Eh	XBARCLR4	X-Bar Input Flag Clear Register 4		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 11-32 shows the codes that are used for access types in this section.

**Table 11-32. XBAR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 11.4.3.1 XBARFLG1 Register (Offset = 0h) [Reset = 0000000h]

XBARFLG1 is shown in [Figure 11-24](#) and described in [Table 11-33](#).

Return to the [Summary Table](#).

X-Bar Input Flag Register 1

**Figure 11-24. XBARFLG1 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
CMPSS4_CTRI POUTH	CMPSS4_CTRI POUTL	CMPSS3_CTRI POUTH	CMPSS3_CTRI POUTL	CMPSS2_CTRI POUTH	CMPSS2_CTRI POUTL	CMPSS1_CTRI POUTH	CMPSS1_CTRI POUTL
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
CMPSS4_CTRI PH	CMPSS4_CTRI PL	CMPSS3_CTRI PH	CMPSS3_CTRI PL	CMPSS2_CTRI PH	CMPSS2_CTRI PL	CMPSS1_CTRI PH	CMPSS1_CTRI PL
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 11-33. XBARFLG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30	RESERVED	R	0h	Reserved
29	RESERVED	R	0h	Reserved
28	RESERVED	R	0h	Reserved
27	RESERVED	R	0h	Reserved
26	RESERVED	R	0h	Reserved
25	RESERVED	R	0h	Reserved
24	RESERVED	R	0h	Reserved
23	CMPSS4_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
22	CMPSS4_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
21	CMPSS3_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 11-33. XBARFLG1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	CMPSS3_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
19	CMPSS2_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
18	CMPSS2_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	CMPSS1_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
16	CMPSS1_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	CMPSS4_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	CMPSS4_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 11-33. XBARFLG1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	CMPSS3_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	CMPSS3_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
3	CMPSS2_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	CMPSS2_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	CMPSS1_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	CMPSS1_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 11.4.3.2 XBARFLG2 Register (Offset = 2h) [Reset = 0000000h]

XBARFLG2 is shown in [Figure 11-25](#) and described in [Table 11-34](#).

Return to the [Summary Table](#).

X-Bar Input Flag Register 2

**Figure 11-25. XBARFLG2 Register**

31	30	29	28	27	26	25	24
ADCCEVT1	ADCBEVT4	ADCBEVT3	ADCBEVT2	ADCBEVT1	ADCAEVT4	ADCAEVT3	ADCAEVT2
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
ADCAEVT1	EXTSYNCOUT	RESERVED	RESERVED	RESERVED	RESERVED	ECAP2_OUT	ECAP1_OUT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
INPUT14	INPUT13	INPUT12	INPUT11	INPUT10	INPUT9	INPUT8	INPUT7
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
ADCSOCB	ADCSOCA	INPUT6	INPUT5	INPUT4	INPUT3	INPUT2	INPUT1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 11-34. XBARFLG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	ADCCEVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
30	ADCBEVT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
29	ADCBEVT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
28	ADCBEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn



**Table 11-34. XBARFLG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	ADCB EVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
26	ADCAEVT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
25	ADCAEVT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
24	ADCAEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
23	ADCAEVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
22	EXTSYNCOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved
19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17	ECAP2_OUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 11-34. XBARFLG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	ECAP1_OUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	INPUT14	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	INPUT13	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	INPUT12	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	INPUT11	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
11	INPUT10	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
10	INPUT9	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	INPUT8	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 11-34. XBARFLG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	INPUT7	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	ADCSOCB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	ADCSOCA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	INPUT6	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	INPUT5	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
3	INPUT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	INPUT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	INPUT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 11-34. XBARFLG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INPUT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 11.4.3.3 XBARFLG3 Register (Offset = 4h) [Reset = 0000000h]

XBARFLG3 is shown in [Figure 11-26](#) and described in [Table 11-35](#).

Return to the [Summary Table](#).

X-Bar Input Flag Register 3

**Figure 11-26. XBARFLG3 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	ADCEEV4	ADCEEV3	ADCEEV2
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
ADCEEV1	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	ADCDEV4	ADCDEV3	ADCDEV2	ADCDEV1	ADCCEV4	ADCCEV3	ADCCEV2
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 11-35. XBARFLG3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30	RESERVED	R	0h	Reserved
29	RESERVED	R	0h	Reserved
28	RESERVED	R	0h	Reserved
27	RESERVED	R	0h	Reserved
26	RESERVED	R	0h	Reserved
25	RESERVED	R	0h	Reserved
24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved
19	RESERVED	R	0h	Reserved
18	ADCEEV4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	ADCEEV3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 11-35. XBARFLG3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	ADCEEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	ADCEEVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	ADCDEVT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	ADCDEVT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	ADCDEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
3	ADCDEVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	ADCCEVT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 11-35. XBARFLG3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	ADCCEVT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	ADCCEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 11.4.3.4 XBARFLG4 Register (Offset = 6h) [Reset = 0000000h]

XBARFLG4 is shown in [Figure 11-27](#) and described in [Table 11-36](#).

Return to the [Summary Table](#).

X-Bar Input Flag Register 4

**Figure 11-27. XBARFLG4 Register**

31	30	29	28	27	26	25	24
CLAHALT	RESERVED	RESERVED	ERRORSTS_ERROR	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	CLB2_OUT5	CLB2_OUT4	CLB1_OUT5	CLB1_OUT4
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED	MCANB_FEVT <sub>2</sub>	MCANB_FEVT <sub>1</sub>	MCANB_FEVT <sub>0</sub>	MCANA_FEVT <sub>2</sub>	MCANA_FEVT <sub>1</sub>	MCANA_FEVT <sub>0</sub>	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 11-36. XBARFLG4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CLAHALT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
30	RESERVED	R	0h	Reserved
29	RESERVED	R	0h	Reserved
28	ERRORSTS_ERROR	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ERRORSTS_ERROR input was triggered 0: ERRORSTS_ERROR Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
27	RESERVED	R	0h	Reserved
26	RESERVED	R	0h	Reserved
25	RESERVED	R	0h	Reserved
24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved



**Table 11-36. XBARFLG4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	CLB2_OUT5	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
18	CLB2_OUT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	CLB1_OUT5	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
16	CLB1_OUT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	RESERVED	R	0h	Reserved
14	MCANB_FEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANB_FEVT2 input was triggered 0: MCANB_FEVT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	MCANB_FEVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANB_FEVT1 input was triggered 0: MCANB_FEVT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	MCANB_FEVT0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANB_FEVT0 input was triggered 0: MCANB_FEVT0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
11	MCANA_FEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANA_FEVT2 input was triggered 0: MCANA_FEVT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 11-36. XBARFLG4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	MCANA_FEVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANA_FEVT1 input was triggered 0: MCANA_FEVT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	MCANA_FEVT0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANA_FEVT0 input was triggered 0: MCANA_FEVT0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

### 11.4.3.5 XBARCLR1 Register (Offset = 8h) [Reset = 0000000h]

XBARCLR1 is shown in [Figure 11-28](#) and described in [Table 11-37](#).

Return to the [Summary Table](#).

X-Bar Input Flag Clear Register 1

**Figure 11-28. XBARCLR1 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
CMPSS4_CTRI POUTH	CMPSS4_CTRI POUTL	CMPSS3_CTRI POUTH	CMPSS3_CTRI POUTL	CMPSS2_CTRI POUTH	CMPSS2_CTRI POUTL	CMPSS1_CTRI POUTH	CMPSS1_CTRI POUTL
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
CMPSS4_CTRI PH	CMPSS4_CTRI PL	CMPSS3_CTRI PH	CMPSS3_CTRI PL	CMPSS2_CTRI PH	CMPSS2_CTRI PL	CMPSS1_CTRI PH	CMPSS1_CTRI PL
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 11-37. XBARCLR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W1S	0h	Reserved
30	RESERVED	R-0/W1S	0h	Reserved
29	RESERVED	R-0/W1S	0h	Reserved
28	RESERVED	R-0/W1S	0h	Reserved
27	RESERVED	R-0/W1S	0h	Reserved
26	RESERVED	R-0/W1S	0h	Reserved
25	RESERVED	R-0/W1S	0h	Reserved
24	RESERVED	R-0/W1S	0h	Reserved
23	CMPSS4_CTRIPOUTH	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
22	CMPSS4_CTRIPOUTL	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
21	CMPSS3_CTRIPOUTH	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
20	CMPSS3_CTRIPOUTL	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
19	CMPSS2_CTRIPOUTH	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 11-37. XBARCLR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	CMPSS2_CTRIPOUTL	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
17	CMPSS1_CTRIPOUTH	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	CMPSS1_CTRIPOUTL	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
15	RESERVED	R-0/W1S	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	RESERVED	R-0/W1S	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	RESERVED	R-0/W1S	0h	Reserved
9	RESERVED	R-0/W1S	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	CMPSS4_CTRIPH	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
6	CMPSS4_CTRIPL	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
5	CMPSS3_CTRIPH	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
4	CMPSS3_CTRIPL	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	CMPSS2_CTRIPH	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	CMPSS2_CTRIPL	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	CMPSS1_CTRIPH	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	CMPSS1_CTRIPL	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 11.4.3.6 XBARCLR2 Register (Offset = Ah) [Reset = 0000000h]

XBARCLR2 is shown in [Figure 11-29](#) and described in [Table 11-38](#).

Return to the [Summary Table](#).

X-Bar Input Flag Clear Register 2

**Figure 11-29. XBARCLR2 Register**

31	30	29	28	27	26	25	24
ADCCEVT1	RESERVED	RESERVED	RESERVED	RESERVED	ADCAEVT4	ADCAEVT3	ADCAEVT2
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
ADCAEVT1	EXTSYNCOUT	RESERVED	RESERVED	RESERVED	RESERVED	ECAP2_OUT	ECAP1_OUT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
INPUT14	INPUT13	INPUT12	INPUT11	INPUT10	INPUT9	INPUT8	INPUT7
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
ADCSOCB	ADCSOCA	INPUT6	INPUT5	INPUT4	INPUT3	INPUT2	INPUT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 11-38. XBARCLR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	ADCCEVT1	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
30	RESERVED	R-0/W1S	0h	Reserved
29	RESERVED	R-0/W1S	0h	Reserved
28	RESERVED	R-0/W1S	0h	Reserved
27	RESERVED	R-0/W1S	0h	Reserved
26	ADCAEVT4	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
25	ADCAEVT3	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
24	ADCAEVT2	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
23	ADCAEVT1	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
22	EXTSYNCOUT	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
21	RESERVED	R-0/W1S	0h	Reserved
20	RESERVED	R-0/W1S	0h	Reserved

**Table 11-38. XBARCLR2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	RESERVED	R-0/W1S	0h	Reserved
18	RESERVED	R-0/W1S	0h	Reserved
17	ECAP2_OUT	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	ECAP1_OUT	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
15	INPUT14	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
14	INPUT13	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	INPUT12	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	INPUT11	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
11	INPUT10	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	INPUT9	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
9	INPUT8	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	INPUT7	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
7	ADCSOCB	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
6	ADCSOCA	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
5	INPUT6	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 11-38. XBARCLR2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	INPUT5	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	INPUT4	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	INPUT3	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	INPUT2	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	INPUT1	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 11.4.3.7 XBARCLR3 Register (Offset = Ch) [Reset = 0000000h]

XBARCLR3 is shown in [Figure 11-30](#) and described in [Table 11-39](#).

Return to the [Summary Table](#).

X-Bar Input Flag Clear Register 3

**Figure 11-30. XBARCLR3 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	ADCEEVT4	ADCEEVT3	ADCEEVT2
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
ADCEEVT1	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	ADCDEVT4	ADCDEVT3	ADCDEVT2	ADCDEVT1	ADCCEVT4	ADCCEVT3	ADCCEVT2
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 11-39. XBARCLR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W1S	0h	Reserved
30	RESERVED	R-0/W1S	0h	Reserved
29	RESERVED	R-0/W1S	0h	Reserved
28	RESERVED	R-0/W1S	0h	Reserved
27	RESERVED	R-0/W1S	0h	Reserved
26	RESERVED	R-0/W1S	0h	Reserved
25	RESERVED	R-0/W1S	0h	Reserved
24	RESERVED	R-0/W1S	0h	Reserved
23	RESERVED	R-0/W1S	0h	Reserved
22	RESERVED	R-0/W1S	0h	Reserved
21	RESERVED	R-0/W1S	0h	Reserved
20	RESERVED	R-0/W1S	0h	Reserved
19	RESERVED	R-0/W1S	0h	Reserved
18	ADCEEVT4	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
17	ADCEEVT3	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	ADCEEVT2	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn



**Table 11-39. XBARCLR3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	ADCCEVT1	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
14	RESERVED	R-0/W1S	0h	Reserved
13	RESERVED	R-0/W1S	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	RESERVED	R-0/W1S	0h	Reserved
9	RESERVED	R-0/W1S	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R-0/W1S	0h	Reserved
6	ADCDEVT4	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
5	ADCDEVT3	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
4	ADCDEVT2	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	ADCDEVT1	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	ADCCEVT4	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	ADCCEVT3	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	ADCCEVT2	R-0/W1S	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 11.4.3.8 XBARCLR4 Register (Offset = Eh) [Reset = 0000000h]

XBARCLR4 is shown in Figure 11-31 and described in Table 11-40.

Return to the [Summary Table](#).

X-Bar Input Flag Clear Register 4

**Figure 11-31. XBARCLR4 Register**

31	30	29	28	27	26	25	24
CLAHALT	RESERVED	RESERVED	ERRORSTS_ ERROR	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	CLB2_OUT5	CLB2_OUT4	CLB1_OUT5	CLB1_OUT4
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED	MCANB_FEVT 2	MCANB_FEVT 1	MCANB_FEVT 0	MCANA_FEVT 2	MCANA_FEVT 1	MCANA_FEVT 0	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 11-40. XBARCLR4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CLAHALT	R	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
30	RESERVED	R-0/W1S	0h	Reserved
29	RESERVED	R-0/W1S	0h	Reserved
28	ERRORSTS_ERROR	R-0/W1S	0h	Writing 1 to this bit clears the ERRORSTS_ERROR bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
27	RESERVED	R-0/W1S	0h	Reserved
26	RESERVED	R-0/W1S	0h	Reserved
25	RESERVED	R-0/W1S	0h	Reserved
24	RESERVED	R-0/W1S	0h	Reserved
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved
19	CLB2_OUT5	R	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
18	CLB2_OUT4	R	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 11-40. XBARCLR4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	CLB1_OUT5	R	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	CLB1_OUT4	R	0h	Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
15	RESERVED	R-0/W1S	0h	Reserved
14	MCANB_FEVT2	R-0/W1S	0h	Writing 1 to this bit clears the MCANB_FEVT2 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	MCANB_FEVT1	R-0/W1S	0h	Writing 1 to this bit clears the MCANB_FEVT1 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	MCANB_FEVT0	R-0/W1S	0h	Writing 1 to this bit clears the MCANB_FEVT0 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
11	MCANA_FEVT2	R-0/W1S	0h	Writing 1 to this bit clears the MCANA_FEVT2 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	MCANA_FEVT1	R-0/W1S	0h	Writing 1 to this bit clears the MCANA_FEVT1 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
9	MCANA_FEVT0	R-0/W1S	0h	Writing 1 to this bit clears the MCANA_FEVT0 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

### 11.4.4 EPWM\_XBAR\_REGS Registers

Table 11-41 lists the memory-mapped registers for the EPWM\_XBAR\_REGS registers. All register offset addresses not listed in Table 11-41 should be considered as reserved locations and the register contents should not be modified.

**Table 11-41. EPWM\_XBAR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	TRIP4MUX0TO15CFG	ePWM XBAR Mux Configuration for TRIP4	EALLOW	<a href="#">Go</a>
2h	TRIP4MUX16TO31CFG	ePWM XBAR Mux Configuration for TRIP4	EALLOW	<a href="#">Go</a>
4h	TRIP5MUX0TO15CFG	ePWM XBAR Mux Configuration for TRIP5	EALLOW	<a href="#">Go</a>
6h	TRIP5MUX16TO31CFG	ePWM XBAR Mux Configuration for TRIP5	EALLOW	<a href="#">Go</a>
8h	TRIP7MUX0TO15CFG	ePWM XBAR Mux Configuration for TRIP7	EALLOW	<a href="#">Go</a>
Ah	TRIP7MUX16TO31CFG	ePWM XBAR Mux Configuration for TRIP7	EALLOW	<a href="#">Go</a>
Ch	TRIP8MUX0TO15CFG	ePWM XBAR Mux Configuration for TRIP8	EALLOW	<a href="#">Go</a>
Eh	TRIP8MUX16TO31CFG	ePWM XBAR Mux Configuration for TRIP8	EALLOW	<a href="#">Go</a>
10h	TRIP9MUX0TO15CFG	ePWM XBAR Mux Configuration for TRIP9	EALLOW	<a href="#">Go</a>
12h	TRIP9MUX16TO31CFG	ePWM XBAR Mux Configuration for TRIP9	EALLOW	<a href="#">Go</a>
14h	TRIP10MUX0TO15CFG	ePWM XBAR Mux Configuration for TRIP10	EALLOW	<a href="#">Go</a>
16h	TRIP10MUX16TO31CFG	ePWM XBAR Mux Configuration for TRIP10	EALLOW	<a href="#">Go</a>
18h	TRIP11MUX0TO15CFG	ePWM XBAR Mux Configuration for TRIP11	EALLOW	<a href="#">Go</a>
1Ah	TRIP11MUX16TO31CFG	ePWM XBAR Mux Configuration for TRIP11	EALLOW	<a href="#">Go</a>
1Ch	TRIP12MUX0TO15CFG	ePWM XBAR Mux Configuration for TRIP12	EALLOW	<a href="#">Go</a>
1Eh	TRIP12MUX16TO31CFG	ePWM XBAR Mux Configuration for TRIP12	EALLOW	<a href="#">Go</a>
20h	TRIP4MUXENABLE	ePWM XBAR Mux Enable for TRIP4	EALLOW	<a href="#">Go</a>
22h	TRIP5MUXENABLE	ePWM XBAR Mux Enable for TRIP5	EALLOW	<a href="#">Go</a>
24h	TRIP7MUXENABLE	ePWM XBAR Mux Enable for TRIP7	EALLOW	<a href="#">Go</a>
26h	TRIP8MUXENABLE	ePWM XBAR Mux Enable for TRIP8	EALLOW	<a href="#">Go</a>
28h	TRIP9MUXENABLE	ePWM XBAR Mux Enable for TRIP9	EALLOW	<a href="#">Go</a>
2Ah	TRIP10MUXENABLE	ePWM XBAR Mux Enable for TRIP10	EALLOW	<a href="#">Go</a>
2Ch	TRIP11MUXENABLE	ePWM XBAR Mux Enable for TRIP11	EALLOW	<a href="#">Go</a>
2Eh	TRIP12MUXENABLE	ePWM XBAR Mux Enable for TRIP12	EALLOW	<a href="#">Go</a>
38h	TRIPOUTINV	ePWM XBAR Output Inversion Register	EALLOW	<a href="#">Go</a>
3Eh	TRIPLOCK	ePWM XBAR Configuration Lock register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 11-42 shows the codes that are used for access types in this section.

**Table 11-42. EPWM\_XBAR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value

**Table 11-42. EPWM\_XBAR\_REGS Access Type Codes (continued)**

Access Type	Code	Description
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 11.4.4.1 TRIP4MUX0TO15CFG Register (Offset = 0h) [Reset = 0000000h]

TRIP4MUX0TO15CFG is shown in [Figure 11-32](#) and described in [Table 11-43](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP4

**Figure 11-32. TRIP4MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-43. TRIP4MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-43. TRIP4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-43. TRIP4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 11.4.4.2 TRIP4MUX16TO31CFG Register (Offset = 2h) [Reset = 0000000h]

TRIP4MUX16TO31CFG is shown in [Figure 11-33](#) and described in [Table 11-44](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP4

**Figure 11-33. TRIP4MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-44. TRIP4MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-44. TRIP4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-44. TRIP4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR TRIP4 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.4.3 TRIP5MUX0TO15CFG Register (Offset = 4h) [Reset = 0000000h]

TRIP5MUX0TO15CFG is shown in [Figure 11-34](#) and described in [Table 11-45](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP5

**Figure 11-34. TRIP5MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-45. TRIP5MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-45. TRIP5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-45. TRIP5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.4 TRIP5MUX16TO31CFG Register (Offset = 6h) [Reset = 0000000h]

TRIP5MUX16TO31CFG is shown in [Figure 11-35](#) and described in [Table 11-46](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP5

**Figure 11-35. TRIP5MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-46. TRIP5MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-46. TRIP5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-46. TRIP5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR TRIP5 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.5 TRIP7MUX0TO15CFG Register (Offset = 8h) [Reset = 0000000h]

TRIP7MUX0TO15CFG is shown in [Figure 11-36](#) and described in [Table 11-47](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP7

**Figure 11-36. TRIP7MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-47. TRIP7MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-47. TRIP7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-47. TRIP7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.6 TRIP7MUX16TO31CFG Register (Offset = Ah) [Reset = 0000000h]

TRIP7MUX16TO31CFG is shown in [Figure 11-37](#) and described in [Table 11-48](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP7

**Figure 11-37. TRIP7MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-48. TRIP7MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-48. TRIP7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-48. TRIP7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR TRIP7 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.4.7 TRIP8MUX0TO15CFG Register (Offset = Ch) [Reset = 0000000h]

TRIP8MUX0TO15CFG is shown in [Figure 11-38](#) and described in [Table 11-49](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP8

**Figure 11-38. TRIP8MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-49. TRIP8MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-49. TRIP8MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-49. TRIP8MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.8 TRIP8MUX16TO31CFG Register (Offset = Eh) [Reset = 0000000h]

TRIP8MUX16TO31CFG is shown in [Figure 11-39](#) and described in [Table 11-50](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP8

**Figure 11-39. TRIP8MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-50. TRIP8MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-50. TRIP8MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-50. TRIP8MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR TRIP8 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.4.9 TRIP9MUX0TO15CFG Register (Offset = 10h) [Reset = 0000000h]

TRIP9MUX0TO15CFG is shown in [Figure 11-40](#) and described in [Table 11-51](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP9

**Figure 11-40. TRIP9MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-51. TRIP9MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-51. TRIP9MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-51. TRIP9MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



#### 11.4.4.10 TRIP9MUX16TO31CFG Register (Offset = 12h) [Reset = 0000000h]

TRIP9MUX16TO31CFG is shown in [Figure 11-41](#) and described in [Table 11-52](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP9

**Figure 11-41. TRIP9MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-52. TRIP9MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-52. TRIP9MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-52. TRIP9MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR TRIP9 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.11 TRIP10MUX0TO15CFG Register (Offset = 14h) [Reset = 0000000h]

TRIP10MUX0TO15CFG is shown in [Figure 11-42](#) and described in [Table 11-53](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP10

**Figure 11-42. TRIP10MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-53. TRIP10MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-53. TRIP10MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-53. TRIP10MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.12 TRIP10MUX16TO31CFG Register (Offset = 16h) [Reset = 0000000h]

TRIP10MUX16TO31CFG is shown in [Figure 11-43](#) and described in [Table 11-54](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP10

**Figure 11-43. TRIP10MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-54. TRIP10MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-54. TRIP10MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-54. TRIP10MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR TRIP10 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.4.13 TRIP11MUX0TO15CFG Register (Offset = 18h) [Reset = 0000000h]

TRIP11MUX0TO15CFG is shown in [Figure 11-44](#) and described in [Table 11-55](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP11

**Figure 11-44. TRIP11MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-55. TRIP11MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-55. TRIP11MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-55. TRIP11MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.14 TRIP11MUX16TO31CFG Register (Offset = 1Ah) [Reset = 0000000h]

TRIP11MUX16TO31CFG is shown in [Figure 11-45](#) and described in [Table 11-56](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP11

**Figure 11-45. TRIP11MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-56. TRIP11MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-56. TRIP11MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-56. TRIP11MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR TRIP11 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.15 TRIP12MUX0TO15CFG Register (Offset = 1Ch) [Reset = 0000000h]

TRIP12MUX0TO15CFG is shown in [Figure 11-46](#) and described in [Table 11-57](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP12

**Figure 11-46. TRIP12MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-57. TRIP12MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-57. TRIP12MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-57. TRIP12MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.16 TRIP12MUX16TO31CFG Register (Offset = 1Eh) [Reset = 0000000h]

TRIP12MUX16TO31CFG is shown in [Figure 11-47](#) and described in [Table 11-58](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP12

**Figure 11-47. TRIP12MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-58. TRIP12MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-58. TRIP12MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-58. TRIP12MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR TRIP12 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.17 TRIP4MUXENABLE Register (Offset = 20h) [Reset = 0000000h]

TRIP4MUXENABLE is shown in [Figure 11-48](#) and described in [Table 11-59](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP4

**Figure 11-48. TRIP4MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-59. TRIP4MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-59. TRIP4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-59. TRIP4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-59. TRIP4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-59. TRIP4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of Mux0 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.18 TRIP5MUXENABLE Register (Offset = 22h) [Reset = 0000000h]

TRIP5MUXENABLE is shown in [Figure 11-49](#) and described in [Table 11-60](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP5

**Figure 11-49. TRIP5MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-60. TRIP5MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-60. TRIP5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-60. TRIP5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-60. TRIP5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-60. TRIP5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.19 TRIP7MUXENABLE Register (Offset = 24h) [Reset = 0000000h]

TRIP7MUXENABLE is shown in [Figure 11-50](#) and described in [Table 11-61](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP7

**Figure 11-50. TRIP7MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-61. TRIP7MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-61. TRIP7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-61. TRIP7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-61. TRIP7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-61. TRIP7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.4.20 TRIP8MUXENABLE Register (Offset = 26h) [Reset = 0000000h]

TRIP8MUXENABLE is shown in [Figure 11-51](#) and described in [Table 11-62](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP8

**Figure 11-51. TRIP8MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-62. TRIP8MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-62. TRIP8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-62. TRIP8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-62. TRIP8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-62. TRIP8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.21 TRIP9MUXENABLE Register (Offset = 28h) [Reset = 0000000h]

TRIP9MUXENABLE is shown in [Figure 11-52](#) and described in [Table 11-63](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP9

**Figure 11-52. TRIP9MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-63. TRIP9MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-63. TRIP9MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-63. TRIP9MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-63. TRIP9MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-63. TRIP9MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.4.22 TRIP10MUXENABLE Register (Offset = 2Ah) [Reset = 0000000h]

TRIP10MUXENABLE is shown in [Figure 11-53](#) and described in [Table 11-64](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP10

**Figure 11-53. TRIP10MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-64. TRIP10MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-64. TRIP10MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-64. TRIP10MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-64. TRIP10MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-64. TRIP10MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.4.23 TRIP11MUXENABLE Register (Offset = 2Ch) [Reset = 0000000h]

TRIP11MUXENABLE is shown in [Figure 11-54](#) and described in [Table 11-65](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP11

**Figure 11-54. TRIP11MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-65. TRIP11MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-65. TRIP11MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-65. TRIP11MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-65. TRIP11MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-65. TRIP11MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



#### 11.4.4.24 TRIP12MUXENABLE Register (Offset = 2Eh) [Reset = 0000000h]

TRIP12MUXENABLE is shown in [Figure 11-55](#) and described in [Table 11-66](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP12

**Figure 11-55. TRIP12MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-66. TRIP12MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-66. TRIP12MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-66. TRIP12MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-66. TRIP12MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-66. TRIP12MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.4.25 TRIPOUTINV Register (Offset = 38h) [Reset = 0000000h]

TRIPOUTINV is shown in [Figure 11-56](#) and described in [Table 11-67](#).

Return to the [Summary Table](#).

ePWM XBAR Output Inversion Register

**Figure 11-56. TRIPOUTINV Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
TRIP12	TRIP11	TRIP10	TRIP9	TRIP8	TRIP7	TRIP5	TRIP4
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-67. TRIPOUTINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	TRIP12	R/W	0h	Selects polarity for TRIP12 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	TRIP11	R/W	0h	Selects polarity for TRIP11 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	TRIP10	R/W	0h	Selects polarity for TRIP10 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	TRIP9	R/W	0h	Selects polarity for TRIP9 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	TRIP8	R/W	0h	Selects polarity for TRIP8 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	TRIP7	R/W	0h	Selects polarity for TRIP7 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-67. TRIPOUTINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	TRIP5	R/W	0h	Selects polarity for TRIP5 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	TRIP4	R/W	0h	Selects polarity for TRIP4 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.4.26 TRIPLOCK Register (Offset = 3Eh) [Reset = 0000000h]

TRIPLOCK is shown in [Figure 11-57](#) and described in [Table 11-68](#).

Return to the [Summary Table](#).

ePWM XBAR Configuration Lock register

**Figure 11-57. TRIPLOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0-0h							R/WOnce-0h

**Table 11-68. TRIPLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Bit-0 of this register can be set only if KEY= 0x5a5a Reset type: CPU1.SYSRSn
15-1	RESERVED	R-0	0h	Reserved
0	LOCK	R/WOnce	0h	Locks the configuration for EPWM-XBAR. Once the configuration is locked, writes to the below registers for EPWM-XBAR is blocked. Registers Affected by the LOCK mechanism: EPWM-XBAROUTyMUX0TO15CFG EPWM-XBAROUTyMUX16TO31CFG EPWM-XBAROUTyMUXENABLE EPWM-XBAROUTLATEN EPWM-XBAROUTINV 0: Writes to the above registers are allowed 1: Writes to the above registers are blocked Note: [1] LOCK mechanism only applies to writes. Reads are never blocked. Reset type: CPU1.SYSRSn



### 11.4.5 CLB\_XBAR\_REGS Registers

Table 11-69 lists the memory-mapped registers for the CLB\_XBAR\_REGS registers. All register offset addresses not listed in Table 11-69 should be considered as reserved locations and the register contents should not be modified.

**Table 11-69. CLB\_XBAR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	AUXSIG0MUX0TO15CFG	CLB XBAR Mux Configuration for Output-0	EALLOW	<a href="#">Go</a>
2h	AUXSIG0MUX16TO31CFG	CLB XBAR Mux Configuration for Output-0	EALLOW	<a href="#">Go</a>
4h	AUXSIG1MUX0TO15CFG	CLB XBAR Mux Configuration for Output-1	EALLOW	<a href="#">Go</a>
6h	AUXSIG1MUX16TO31CFG	CLB XBAR Mux Configuration for Output-1	EALLOW	<a href="#">Go</a>
8h	AUXSIG2MUX0TO15CFG	CLB XBAR Mux Configuration for Output-2	EALLOW	<a href="#">Go</a>
Ah	AUXSIG2MUX16TO31CFG	CLB XBAR Mux Configuration for Output-2	EALLOW	<a href="#">Go</a>
Ch	AUXSIG3MUX0TO15CFG	CLB XBAR Mux Configuration for Output-3	EALLOW	<a href="#">Go</a>
Eh	AUXSIG3MUX16TO31CFG	CLB XBAR Mux Configuration for Output-3	EALLOW	<a href="#">Go</a>
10h	AUXSIG4MUX0TO15CFG	CLB XBAR Mux Configuration for Output-4	EALLOW	<a href="#">Go</a>
12h	AUXSIG4MUX16TO31CFG	CLB XBAR Mux Configuration for Output-4	EALLOW	<a href="#">Go</a>
14h	AUXSIG5MUX0TO15CFG	CLB XBAR Mux Configuration for Output-5	EALLOW	<a href="#">Go</a>
16h	AUXSIG5MUX16TO31CFG	CLB XBAR Mux Configuration for Output-5	EALLOW	<a href="#">Go</a>
18h	AUXSIG6MUX0TO15CFG	CLB XBAR Mux Configuration for Output-6	EALLOW	<a href="#">Go</a>
1Ah	AUXSIG6MUX16TO31CFG	CLB XBAR Mux Configuration for Output-6	EALLOW	<a href="#">Go</a>
1Ch	AUXSIG7MUX0TO15CFG	CLB XBAR Mux Configuration for Output-7	EALLOW	<a href="#">Go</a>
1Eh	AUXSIG7MUX16TO31CFG	CLB XBAR Mux Configuration for Output-7	EALLOW	<a href="#">Go</a>
20h	AUXSIG0MUXENABLE	CLB XBAR Mux Enable Register for Output-0	EALLOW	<a href="#">Go</a>
22h	AUXSIG1MUXENABLE	CLB XBAR Mux Enable Register for Output-1	EALLOW	<a href="#">Go</a>
24h	AUXSIG2MUXENABLE	CLB XBAR Mux Enable Register for Output-2	EALLOW	<a href="#">Go</a>
26h	AUXSIG3MUXENABLE	CLB XBAR Mux Enable Register for Output-3	EALLOW	<a href="#">Go</a>
28h	AUXSIG4MUXENABLE	CLB XBAR Mux Enable Register for Output-4	EALLOW	<a href="#">Go</a>
2Ah	AUXSIG5MUXENABLE	CLB XBAR Mux Enable Register for Output-5	EALLOW	<a href="#">Go</a>
2Ch	AUXSIG6MUXENABLE	CLB XBAR Mux Enable Register for Output-6	EALLOW	<a href="#">Go</a>
2Eh	AUXSIG7MUXENABLE	CLB XBAR Mux Enable Register for Output-7	EALLOW	<a href="#">Go</a>
38h	AUXSIGOUTINV	CLB XBAR Output Inversion Register	EALLOW	<a href="#">Go</a>
3Eh	AUXSIGLOCK	ClbXbar Configuration Lock register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 11-70 shows the codes that are used for access types in this section.

**Table 11-70. CLB\_XBAR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value

**Table 11-70. CLB\_XBAR\_REGS Access Type Codes (continued)**

Access Type	Code	Description
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 11.4.5.1 AUXSIG0MUX0TO15CFG Register (Offset = 0h) [Reset = 0000000h]

AUXSIG0MUX0TO15CFG is shown in [Figure 11-58](#) and described in [Table 11-71](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-0

**Figure 11-58. AUXSIG0MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-71. AUXSIG0MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-71. AUXSIG0MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-71. AUXSIG0MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.2 AUXSIG0MUX16TO31CFG Register (Offset = 2h) [Reset = 0000000h]

AUXSIG0MUX16TO31CFG is shown in [Figure 11-59](#) and described in [Table 11-72](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-0

**Figure 11-59. AUXSIG0MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-72. AUXSIG0MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-72. AUXSIG0MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-72. AUXSIG0MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 11.4.5.3 AUXSIG1MUX0TO15CFG Register (Offset = 4h) [Reset = 0000000h]

AUXSIG1MUX0TO15CFG is shown in [Figure 11-60](#) and described in [Table 11-73](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-1

**Figure 11-60. AUXSIG1MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-73. AUXSIG1MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-73. AUXSIG1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-73. AUXSIG1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.5.4 AUXSIG1MUX16TO31CFG Register (Offset = 6h) [Reset = 0000000h]

AUXSIG1MUX16TO31CFG is shown in [Figure 11-61](#) and described in [Table 11-74](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-1

**Figure 11-61. AUXSIG1MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-74. AUXSIG1MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-74. AUXSIG1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-74. AUXSIG1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.5 AUXSIG2MUX0TO15CFG Register (Offset = 8h) [Reset = 0000000h]

AUXSIG2MUX0TO15CFG is shown in [Figure 11-62](#) and described in [Table 11-75](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-2

**Figure 11-62. AUXSIG2MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-75. AUXSIG2MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-75. AUXSIG2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-75. AUXSIG2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.6 AUXSIG2MUX16TO31CFG Register (Offset = Ah) [Reset = 0000000h]

AUXSIG2MUX16TO31CFG is shown in [Figure 11-63](#) and described in [Table 11-76](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-2

**Figure 11-63. AUXSIG2MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-76. AUXSIG2MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-76. AUXSIG2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-76. AUXSIG2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.7 AUXSIG3MUX0TO15CFG Register (Offset = Ch) [Reset = 0000000h]

AUXSIG3MUX0TO15CFG is shown in [Figure 11-64](#) and described in [Table 11-77](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-3

**Figure 11-64. AUXSIG3MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-77. AUXSIG3MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-77. AUXSIG3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-77. AUXSIG3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.8 AUXSIG3MUX16TO31CFG Register (Offset = Eh) [Reset = 0000000h]

AUXSIG3MUX16TO31CFG is shown in [Figure 11-65](#) and described in [Table 11-78](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-3

**Figure 11-65. AUXSIG3MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-78. AUXSIG3MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-78. AUXSIG3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-78. AUXSIG3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.9 AUXSIG4MUX0TO15CFG Register (Offset = 10h) [Reset = 0000000h]

AUXSIG4MUX0TO15CFG is shown in [Figure 11-66](#) and described in [Table 11-79](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-4

**Figure 11-66. AUXSIG4MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-79. AUXSIG4MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-79. AUXSIG4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-79. AUXSIG4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.10 AUXSIG4MUX16TO31CFG Register (Offset = 12h) [Reset = 0000000h]

AUXSIG4MUX16TO31CFG is shown in [Figure 11-67](#) and described in [Table 11-80](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-4

**Figure 11-67. AUXSIG4MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-80. AUXSIG4MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-80. AUXSIG4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-80. AUXSIG4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 11.4.5.11 AUXSIG5MUX0TO15CFG Register (Offset = 14h) [Reset = 0000000h]

AUXSIG5MUX0TO15CFG is shown in [Figure 11-68](#) and described in [Table 11-81](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-5

**Figure 11-68. AUXSIG5MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-81. AUXSIG5MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-81. AUXSIG5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-81. AUXSIG5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.12 AUXSIG5MUX16TO31CFG Register (Offset = 16h) [Reset = 0000000h]

AUXSIG5MUX16TO31CFG is shown in [Figure 11-69](#) and described in [Table 11-82](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-5

**Figure 11-69. AUXSIG5MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-82. AUXSIG5MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-82. AUXSIG5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-82. AUXSIG5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.13 AUXSIG6MUX0TO15CFG Register (Offset = 18h) [Reset = 0000000h]

AUXSIG6MUX0TO15CFG is shown in [Figure 11-70](#) and described in [Table 11-83](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-6

**Figure 11-70. AUXSIG6MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-83. AUXSIG6MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-83. AUXSIG6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-83. AUXSIG6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.5.14 AUXSIG6MUX16TO31CFG Register (Offset = 1Ah) [Reset = 0000000h]

AUXSIG6MUX16TO31CFG is shown in [Figure 11-71](#) and described in [Table 11-84](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-6

**Figure 11-71. AUXSIG6MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-84. AUXSIG6MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-84. AUXSIG6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-84. AUXSIG6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.15 AUXSIG7MUX0TO15CFG Register (Offset = 1Ch) [Reset = 0000000h]

AUXSIG7MUX0TO15CFG is shown in [Figure 11-72](#) and described in [Table 11-85](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-7

**Figure 11-72. AUXSIG7MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-85. AUXSIG7MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-85. AUXSIG7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-85. AUXSIG7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.16 AUXSIG7MUX16TO31CFG Register (Offset = 1Eh) [Reset = 0000000h]

AUXSIG7MUX16TO31CFG is shown in [Figure 11-73](#) and described in [Table 11-86](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-7

**Figure 11-73. AUXSIG7MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-86. AUXSIG7MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-86. AUXSIG7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-86. AUXSIG7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.17 AUXSIG0MUXENABLE Register (Offset = 20h) [Reset = 0000000h]

AUXSIG0MUXENABLE is shown in [Figure 11-74](#) and described in [Table 11-87](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-0

**Figure 11-74. AUXSIG0MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-87. AUXSIG0MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-87. AUXSIG0MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-87. AUXSIG0MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-87. AUXSIG0MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-87. AUXSIG0MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.18 AUXSIG1MUXENABLE Register (Offset = 22h) [Reset = 0000000h]

AUXSIG1MUXENABLE is shown in [Figure 11-75](#) and described in [Table 11-88](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-1

**Figure 11-75. AUXSIG1MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-88. AUXSIG1MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-88. AUXSIG1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-88. AUXSIG1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-88. AUXSIG1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-88. AUXSIG1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.19 AUXSIG2MUXENABLE Register (Offset = 24h) [Reset = 0000000h]

AUXSIG2MUXENABLE is shown in [Figure 11-76](#) and described in [Table 11-89](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-2

**Figure 11-76. AUXSIG2MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-89. AUXSIG2MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-89. AUXSIG2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-89. AUXSIG2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-89. AUXSIG2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-89. AUXSIG2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.20 AUXSIG3MUXENABLE Register (Offset = 26h) [Reset = 0000000h]

AUXSIG3MUXENABLE is shown in [Figure 11-77](#) and described in [Table 11-90](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-3

**Figure 11-77. AUXSIG3MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-90. AUXSIG3MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-90. AUXSIG3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-90. AUXSIG3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-90. AUXSIG3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-90. AUXSIG3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.21 AUXSIG4MUXENABLE Register (Offset = 28h) [Reset = 0000000h]

AUXSIG4MUXENABLE is shown in [Figure 11-78](#) and described in [Table 11-91](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-4

**Figure 11-78. AUXSIG4MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-91. AUXSIG4MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-91. AUXSIG4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-91. AUXSIG4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-91. AUXSIG4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-91. AUXSIG4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.22 AUXSIG5MUXENABLE Register (Offset = 2Ah) [Reset = 0000000h]

AUXSIG5MUXENABLE is shown in [Figure 11-79](#) and described in [Table 11-92](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-5

**Figure 11-79. AUXSIG5MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-92. AUXSIG5MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-92. AUXSIG5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-92. AUXSIG5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-92. AUXSIG5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-92. AUXSIG5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 11.4.5.23 AUXSIG6MUXENABLE Register (Offset = 2Ch) [Reset = 0000000h]

AUXSIG6MUXENABLE is shown in [Figure 11-80](#) and described in [Table 11-93](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-6

**Figure 11-80. AUXSIG6MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-93. AUXSIG6MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-93. AUXSIG6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-93. AUXSIG6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-93. AUXSIG6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-93. AUXSIG6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.5.24 AUXSIG7MUXENABLE Register (Offset = 2Eh) [Reset = 0000000h]

AUXSIG7MUXENABLE is shown in [Figure 11-81](#) and described in [Table 11-94](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-7

**Figure 11-81. AUXSIG7MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-94. AUXSIG7MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-94. AUXSIG7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-94. AUXSIG7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-94. AUXSIG7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-94. AUXSIG7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.25 AUXSIGOUTINV Register (Offset = 38h) [Reset = 0000000h]

AUXSIGOUTINV is shown in [Figure 11-82](#) and described in [Table 11-95](#).

Return to the [Summary Table](#).

CLB XBAR Output Inversion Register

**Figure 11-82. AUXSIGOUTINV Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	OUT0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-95. AUXSIGOUTINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUT7	R/W	0h	Selects polarity for AUXSIG7 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUT6	R/W	0h	Selects polarity for AUXSIG6 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUT5	R/W	0h	Selects polarity for AUXSIG5 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUT4	R/W	0h	Selects polarity for AUXSIG4 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUT3	R/W	0h	Selects polarity for AUXSIG3 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	OUT2	R/W	0h	Selects polarity for AUXSIG2 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-95. AUXSIGOUTINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	OUT1	R/W	0h	Selects polarity for AUXSIG1 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUT0	R/W	0h	Selects polarity for AUXSIG0 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.5.26 AUXSIGLOCK Register (Offset = 3Eh) [Reset = 0000000h]

AUXSIGLOCK is shown in [Figure 11-83](#) and described in [Table 11-96](#).

Return to the [Summary Table](#).

ClbXbar Configuration Lock register

**Figure 11-83. AUXSIGLOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0-0h							R/WOnce-0h

**Table 11-96. AUXSIGLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Bit-0 of this register can be set only if KEY= 0x5a5a Reset type: CPU1.SYSRSn
15-1	RESERVED	R-0	0h	Reserved
0	LOCK	R/WOnce	0h	Locks the configuration for CLB-XBAR. Once the configuration is locked, writes to the below registers for CLB-XBAR is blocked. Registers Affected by the LOCK mechanism: CLB-XBAROUTyMUX0TO15CFG CLB-XBAROUTyMUX16TO31CFG CLB-XBAROUTyMUXENABLE CLB-XBAROUTLATEN CLB-XBAROUTINV 0: Writes to the above registers are allowed 1: Writes to the above registers are blocked Note: [1] LOCK mechanism only applies to writes. Reads are never blocked. Reset type: CPU1.SYSRSn

### 11.4.6 OUTPUT\_XBAR\_REGS Registers

Table 11-97 lists the memory-mapped registers for the OUTPUT\_XBAR\_REGS registers. All register offset addresses not listed in Table 11-97 should be considered as reserved locations and the register contents should not be modified.

**Table 11-97. OUTPUT\_XBAR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	OUTPUT1MUX0TO15CFG	Output X-BAR Mux Configuration for Output 1	EALLOW	<a href="#">Go</a>
2h	OUTPUT1MUX16TO31CFG	Output X-BAR Mux Configuration for Output 1	EALLOW	<a href="#">Go</a>
4h	OUTPUT2MUX0TO15CFG	Output X-BAR Mux Configuration for Output 2	EALLOW	<a href="#">Go</a>
6h	OUTPUT2MUX16TO31CFG	Output X-BAR Mux Configuration for Output 2	EALLOW	<a href="#">Go</a>
8h	OUTPUT3MUX0TO15CFG	Output X-BAR Mux Configuration for Output 3	EALLOW	<a href="#">Go</a>
Ah	OUTPUT3MUX16TO31CFG	Output X-BAR Mux Configuration for Output 3	EALLOW	<a href="#">Go</a>
Ch	OUTPUT4MUX0TO15CFG	Output X-BAR Mux Configuration for Output 4	EALLOW	<a href="#">Go</a>
Eh	OUTPUT4MUX16TO31CFG	Output X-BAR Mux Configuration for Output 4	EALLOW	<a href="#">Go</a>
10h	OUTPUT5MUX0TO15CFG	Output X-BAR Mux Configuration for Output 5	EALLOW	<a href="#">Go</a>
12h	OUTPUT5MUX16TO31CFG	Output X-BAR Mux Configuration for Output 5	EALLOW	<a href="#">Go</a>
14h	OUTPUT6MUX0TO15CFG	Output X-BAR Mux Configuration for Output 6	EALLOW	<a href="#">Go</a>
16h	OUTPUT6MUX16TO31CFG	Output X-BAR Mux Configuration for Output 6	EALLOW	<a href="#">Go</a>
18h	OUTPUT7MUX0TO15CFG	Output X-BAR Mux Configuration for Output 7	EALLOW	<a href="#">Go</a>
1Ah	OUTPUT7MUX16TO31CFG	Output X-BAR Mux Configuration for Output 7	EALLOW	<a href="#">Go</a>
1Ch	OUTPUT8MUX0TO15CFG	Output X-BAR Mux Configuration for Output 8	EALLOW	<a href="#">Go</a>
1Eh	OUTPUT8MUX16TO31CFG	Output X-BAR Mux Configuration for Output 8	EALLOW	<a href="#">Go</a>
20h	OUTPUT1MUXENABLE	Output X-BAR Mux Enable for Output 1	EALLOW	<a href="#">Go</a>
22h	OUTPUT2MUXENABLE	Output X-BAR Mux Enable for Output 2	EALLOW	<a href="#">Go</a>
24h	OUTPUT3MUXENABLE	Output X-BAR Mux Enable for Output 3	EALLOW	<a href="#">Go</a>
26h	OUTPUT4MUXENABLE	Output X-BAR Mux Enable for Output 4	EALLOW	<a href="#">Go</a>
28h	OUTPUT5MUXENABLE	Output X-BAR Mux Enable for Output 5	EALLOW	<a href="#">Go</a>
2Ah	OUTPUT6MUXENABLE	Output X-BAR Mux Enable for Output 6	EALLOW	<a href="#">Go</a>
2Ch	OUTPUT7MUXENABLE	Output X-BAR Mux Enable for Output 7	EALLOW	<a href="#">Go</a>
2Eh	OUTPUT8MUXENABLE	Output X-BAR Mux Enable for Output 8	EALLOW	<a href="#">Go</a>
30h	OUTPUTLATCH	Output X-BAR Output Latch		<a href="#">Go</a>
32h	OUTPUTLATCHCLR	Output X-BAR Output Latch Clear		<a href="#">Go</a>
34h	OUTPUTLATCHFRC	Output X-BAR Output Latch Clear		<a href="#">Go</a>
36h	OUTPUTLATCHENABLE	Output X-BAR Output Latch Enable	EALLOW	<a href="#">Go</a>
38h	OUTPUTINV	Output X-BAR Output Inversion	EALLOW	<a href="#">Go</a>
3Eh	OUTPUTLOCK	Output X-BAR Configuration Lock register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 11-98 shows the codes that are used for access types in this section.

**Table 11-98. OUTPUT\_XBAR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write

**Table 11-98. OUTPUT\_XBAR\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W1S	W 1S	Write 1 to set
WSonce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 11.4.6.1 OUTPUT1MUX0TO15CFG Register (Offset = 0h) [Reset = 0000000h]

OUTPUT1MUX0TO15CFG is shown in [Figure 11-84](#) and described in [Table 11-99](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 1

**Figure 11-84. OUTPUT1MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-99. OUTPUT1MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT1 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT1 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT1 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT1 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT1 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT1 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-99. OUTPUT1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT1 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT1 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT1 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT1 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT1 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT1 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT1 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT1 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-99. OUTPUT1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT1 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT1 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.2 OUTPUT1MUX16TO31CFG Register (Offset = 2h) [Reset = 0000000h]

OUTPUT1MUX16TO31CFG is shown in [Figure 11-85](#) and described in [Table 11-100](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 1

**Figure 11-85. OUTPUT1MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-100. OUTPUT1MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT1 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT1 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT1 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT1 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT1 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT1 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-100. OUTPUT1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT1 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT1 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT1 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT1 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT1 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT1 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT1 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT1 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-100. OUTPUT1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT1 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT1 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.3 OUTPUT2MUX0TO15CFG Register (Offset = 4h) [Reset = 0000000h]

OUTPUT2MUX0TO15CFG is shown in [Figure 11-86](#) and described in [Table 11-101](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 2

**Figure 11-86. OUTPUT2MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-101. OUTPUT2MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT2 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT2 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT2 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT2 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT2 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT2 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-101. OUTPUT2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT2 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT2 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT2 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT2 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT2 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT2 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT2 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT2 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-101. OUTPUT2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT2 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT2 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



#### 11.4.6.4 OUTPUT2MUX16TO31CFG Register (Offset = 6h) [Reset = 0000000h]

OUTPUT2MUX16TO31CFG is shown in [Figure 11-87](#) and described in [Table 11-102](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 2

**Figure 11-87. OUTPUT2MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-102. OUTPUT2MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT2 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT2 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT2 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT2 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT2 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT2 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-102. OUTPUT2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT2 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT2 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT2 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT2 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT2 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT2 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT2 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT2 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-102. OUTPUT2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT2 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT2 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.5 OUTPUT3MUX0TO15CFG Register (Offset = 8h) [Reset = 0000000h]

OUTPUT3MUX0TO15CFG is shown in [Figure 11-88](#) and described in [Table 11-103](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 3

**Figure 11-88. OUTPUT3MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-103. OUTPUT3MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT3 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT3 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT3 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT3 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT3 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT3 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-103. OUTPUT3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT3 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT3 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT3 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT3 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT3 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT3 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT3 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT3 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-103. OUTPUT3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT3 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT3 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.6 OUTPUT3MUX16TO31CFG Register (Offset = Ah) [Reset = 0000000h]

OUTPUT3MUX16TO31CFG is shown in [Figure 11-89](#) and described in [Table 11-104](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 3

**Figure 11-89. OUTPUT3MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-104. OUTPUT3MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT3 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT3 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT3 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT3 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT3 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT3 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-104. OUTPUT3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT3 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT3 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT3 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT3 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT3 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT3 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT3 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT3 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-104. OUTPUT3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT3 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT3 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.7 OUTPUT4MUX0TO15CFG Register (Offset = Ch) [Reset = 0000000h]

OUTPUT4MUX0TO15CFG is shown in [Figure 11-90](#) and described in [Table 11-105](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 4

**Figure 11-90. OUTPUT4MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-105. OUTPUT4MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT4 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT4 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT4 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT4 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT4 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT4 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-105. OUTPUT4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT4 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT4 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT4 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT4 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT4 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT4 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT4 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT4 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-105. OUTPUT4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT4 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT4 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.8 OUTPUT4MUX16TO31CFG Register (Offset = Eh) [Reset = 0000000h]

OUTPUT4MUX16TO31CFG is shown in [Figure 11-91](#) and described in [Table 11-106](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 4

**Figure 11-91. OUTPUT4MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-106. OUTPUT4MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT4 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT4 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT4 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT4 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT4 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT4 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-106. OUTPUT4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT4 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT4 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT4 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT4 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT4 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT4 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT4 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT4 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-106. OUTPUT4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT4 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT4 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.9 OUTPUT5MUX0TO15CFG Register (Offset = 10h) [Reset = 0000000h]

OUTPUT5MUX0TO15CFG is shown in [Figure 11-92](#) and described in [Table 11-107](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 5

**Figure 11-92. OUTPUT5MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-107. OUTPUT5MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT5 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT5 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT5 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT5 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT5 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT5 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-107. OUTPUT5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT5 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT5 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT5 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT5 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT5 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT5 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT5 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT5 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-107. OUTPUT5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT5 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT5 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.10 OUTPUT5MUX16TO31CFG Register (Offset = 12h) [Reset = 0000000h]

OUTPUT5MUX16TO31CFG is shown in [Figure 11-93](#) and described in [Table 11-108](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 5

**Figure 11-93. OUTPUT5MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-108. OUTPUT5MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT5 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT5 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT5 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT5 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT5 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT5 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-108. OUTPUT5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT5 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT5 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT5 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT5 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT5 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT5 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT5 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT5 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-108. OUTPUT5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT5 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT5 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.11 OUTPUT6MUX0TO15CFG Register (Offset = 14h) [Reset = 0000000h]

OUTPUT6MUX0TO15CFG is shown in [Figure 11-94](#) and described in [Table 11-109](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 6

**Figure 11-94. OUTPUT6MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-109. OUTPUT6MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT6 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT6 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT6 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT6 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT6 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT6 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-109. OUTPUT6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT6 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT6 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT6 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT6 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT6 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT6 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT6 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT6 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-109. OUTPUT6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT6 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT6 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 11.4.6.12 OUTPUT6MUX16TO31CFG Register (Offset = 16h) [Reset = 0000000h]

OUTPUT6MUX16TO31CFG is shown in [Figure 11-95](#) and described in [Table 11-110](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 6

**Figure 11-95. OUTPUT6MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-110. OUTPUT6MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT6 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT6 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT6 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT6 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT6 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT6 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-110. OUTPUT6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT6 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT6 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT6 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT6 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT6 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT6 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT6 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT6 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-110. OUTPUT6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT6 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT6 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.13 OUTPUT7MUX0TO15CFG Register (Offset = 18h) [Reset = 0000000h]

OUTPUT7MUX0TO15CFG is shown in [Figure 11-96](#) and described in [Table 11-111](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 7

**Figure 11-96. OUTPUT7MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-111. OUTPUT7MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT7 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT7 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT7 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT7 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT7 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT7 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-111. OUTPUT7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT7 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT7 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT7 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT7 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT7 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT7 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT7 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT7 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-111. OUTPUT7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT7 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT7 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.6.14 OUTPUT7MUX16TO31CFG Register (Offset = 1Ah) [Reset = 0000000h]

OUTPUT7MUX16TO31CFG is shown in [Figure 11-97](#) and described in [Table 11-112](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 7

**Figure 11-97. OUTPUT7MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-112. OUTPUT7MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT7 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT7 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT7 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT7 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT7 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT7 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-112. OUTPUT7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT7 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT7 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT7 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT7 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT7 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT7 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT7 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT7 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-112. OUTPUT7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT7 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT7 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.15 OUTPUT8MUX0TO15CFG Register (Offset = 1Ch) [Reset = 0000000h]

OUTPUT8MUX0TO15CFG is shown in [Figure 11-98](#) and described in [Table 11-113](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 8

**Figure 11-98. OUTPUT8MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-113. OUTPUT8MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT8 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT8 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT8 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT8 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT8 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT8 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-113. OUTPUT8MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT8 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT8 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT8 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT8 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT8 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT8 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT8 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT8 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-113. OUTPUT8MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT8 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT8 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.16 OUTPUT8MUX16TO31CFG Register (Offset = 1Eh) [Reset = 0000000h]

OUTPUT8MUX16TO31CFG is shown in [Figure 11-99](#) and described in [Table 11-114](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 8

**Figure 11-99. OUTPUT8MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-114. OUTPUT8MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT8 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT8 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT8 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT8 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT8 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT8 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-114. OUTPUT8MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT8 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT8 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT8 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT8 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT8 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT8 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT8 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT8 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-114. OUTPUT8MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT8 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT8 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.17 OUTPUT1MUXENABLE Register (Offset = 20h) [Reset = 0000000h]

OUTPUT1MUXENABLE is shown in [Figure 11-100](#) and described in [Table 11-115](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 1

**Figure 11-100. OUTPUT1MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-115. OUTPUT1MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-115. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-115. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-115. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-115. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.18 OUTPUT2MUXENABLE Register (Offset = 22h) [Reset = 0000000h]

OUTPUT2MUXENABLE is shown in [Figure 11-101](#) and described in [Table 11-116](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 2

**Figure 11-101. OUTPUT2MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-116. OUTPUT2MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-116. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-116. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-116. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-116. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.19 OUTPUT3MUXENABLE Register (Offset = 24h) [Reset = 0000000h]

OUTPUT3MUXENABLE is shown in [Figure 11-102](#) and described in [Table 11-117](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 3

**Figure 11-102. OUTPUT3MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-117. OUTPUT3MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-117. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-117. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-117. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-117. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.20 OUTPUT4MUXENABLE Register (Offset = 26h) [Reset = 0000000h]

OUTPUT4MUXENABLE is shown in [Figure 11-103](#) and described in [Table 11-118](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 4

**Figure 11-103. OUTPUT4MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-118. OUTPUT4MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-118. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-118. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-118. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-118. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.21 OUTPUT5MUXENABLE Register (Offset = 28h) [Reset = 0000000h]

OUTPUT5MUXENABLE is shown in [Figure 11-104](#) and described in [Table 11-119](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 5

**Figure 11-104. OUTPUT5MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-119. OUTPUT5MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-119. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-119. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-119. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-119. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 11.4.6.22 OUTPUT6MUXENABLE Register (Offset = 2Ah) [Reset = 0000000h]

OUTPUT6MUXENABLE is shown in [Figure 11-105](#) and described in [Table 11-120](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 6

**Figure 11-105. OUTPUT6MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-120. OUTPUT6MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-120. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-120. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-120. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-120. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.23 OUTPUT7MUXENABLE Register (Offset = 2Ch) [Reset = 0000000h]

OUTPUT7MUXENABLE is shown in [Figure 11-106](#) and described in [Table 11-121](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 7

**Figure 11-106. OUTPUT7MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-121. OUTPUT7MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-121. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-121. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-121. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-121. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.24 OUTPUT8MUXENABLE Register (Offset = 2Eh) [Reset = 0000000h]

OUTPUT8MUXENABLE is shown in [Figure 11-107](#) and described in [Table 11-122](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 8

**Figure 11-107. OUTPUT8MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-122. OUTPUT8MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-122. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-122. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-122. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-122. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.25 OUTPUTLATCH Register (Offset = 30h) [Reset = 0000000h]

OUTPUTLATCH is shown in [Figure 11-108](#) and described in [Table 11-123](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch

**Figure 11-108. OUTPUTLATCH Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 11-123. OUTPUTLATCH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R	0h	Records the OUTPUT8 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	OUTPUT7	R	0h	Records the OUTPUT7 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	OUTPUT6	R	0h	Records the OUTPUT6 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	OUTPUT5	R	0h	Records the OUTPUT5 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn



**Table 11-123. OUTPUTLATCH Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	OUTPUT4	R	0h	Records the OUTPUT4 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	OUTPUT3	R	0h	Records the OUTPUT3 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	OUTPUT2	R	0h	Records the OUTPUT2 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	OUTPUT1	R	0h	Records the OUTPUT1 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 11.4.6.26 OUTPUTLATCHCLR Register (Offset = 32h) [Reset = 0000000h]

OUTPUTLATCHCLR is shown in [Figure 11-109](#) and described in [Table 11-124](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Clear

**Figure 11-109. OUTPUTLATCHCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 11-124. OUTPUTLATCHCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R-0/W1S	0h	Clears the Output-Latch for OUTPUT8 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R-0/W1S	0h	Clears the Output-Latch for OUTPUT7 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R-0/W1S	0h	Clears the Output-Latch for OUTPUT6 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R-0/W1S	0h	Clears the Output-Latch for OUTPUT5 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R-0/W1S	0h	Clears the Output-Latch for OUTPUT4 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-124. OUTPUTLATCHCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OUTPUT3	R-0/W1S	0h	Clears the Output-Latch for OUTPUT3 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	OUTPUT2	R-0/W1S	0h	Clears the Output-Latch for OUTPUT2 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R-0/W1S	0h	Clears the Output-Latch for OUTPUT1 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.27 OUTPUTLATCHFRC Register (Offset = 34h) [Reset = 0000000h]

OUTPUTLATCHFRC is shown in [Figure 11-110](#) and described in [Table 11-125](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Clear

**Figure 11-110. OUTPUTLATCHFRC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 11-125. OUTPUTLATCHFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R-0/W1S	0h	Sets the Output-Latch for OUTPUT8 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R-0/W1S	0h	Sets the Output-Latch for OUTPUT7 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R-0/W1S	0h	Sets the Output-Latch for OUTPUT6 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R-0/W1S	0h	Sets the Output-Latch for OUTPUT5 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R-0/W1S	0h	Sets the Output-Latch for OUTPUT4 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-125. OUTPUTLATCHFRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OUTPUT3	R-0/W1S	0h	Sets the Output-Latch for OUTPUT3 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	OUTPUT2	R-0/W1S	0h	Sets the Output-Latch for OUTPUT2 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R-0/W1S	0h	Sets the Output-Latch for OUTPUT1 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.28 OUTPUTLATCHENABLE Register (Offset = 36h) [Reset = 0000000h]

OUTPUTLATCHENABLE is shown in [Figure 11-111](#) and described in [Table 11-126](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Enable

**Figure 11-111. OUTPUTLATCHENABLE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-126. OUTPUTLATCHENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R/W	0h	Selects the output latch to drive OUTPUT8 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R/W	0h	Selects the output latch to drive OUTPUT7 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R/W	0h	Selects the output latch to drive OUTPUT6 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R/W	0h	Selects the output latch to drive OUTPUT5 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R/W	0h	Selects the output latch to drive OUTPUT4 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	OUTPUT3	R/W	0h	Selects the output latch to drive OUTPUT3 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-126. OUTPUTLATCHENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	OUTPUT2	R/W	0h	Selects the output latch to drive OUTPUT2 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R/W	0h	Selects the output latch to drive OUTPUT1 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.29 OUTPUTINV Register (Offset = 38h) [Reset = 0000000h]

OUTPUTINV is shown in [Figure 11-112](#) and described in [Table 11-127](#).

Return to the [Summary Table](#).

Output X-BAR Output Inversion

**Figure 11-112. OUTPUTINV Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-127. OUTPUTINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R/W	0h	Selects polarity for OUTPUT8 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R/W	0h	Selects polarity for OUTPUT7 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R/W	0h	Selects polarity for OUTPUT6 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R/W	0h	Selects polarity for OUTPUT5 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R/W	0h	Selects polarity for OUTPUT4 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	OUTPUT3	R/W	0h	Selects polarity for OUTPUT3 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-127. OUTPUTINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	OUTPUT2	R/W	0h	Selects polarity for OUTPUT2 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R/W	0h	Selects polarity for OUTPUT1 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.6.30 OUTPUTLOCK Register (Offset = 3Eh) [Reset = 0000000h]

OUTPUTLOCK is shown in [Figure 11-113](#) and described in [Table 11-128](#).

Return to the [Summary Table](#).

Output X-BAR Configuration Lock register

**Figure 11-113. OUTPUTLOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W1S-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W1S-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0-0h							R/WOnce-0h

**Table 11-128. OUTPUTLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W1S	0h	Bit-0 of this register can be set only if KEY= 0x5a5a Reset type: CPU1.SYSRSn
15-1	RESERVED	R-0	0h	Reserved
0	LOCK	R/WOnce	0h	Locks the configuration for OUTPUT-XBAR. Once the configuration is locked, writes to the below registers for OUTPUT-XBAR is blocked. Registers Affected by the LOCK mechanism: OUTPUT-XBAROUTyMUX0TO15CFG OUTPUT-XBAROUTyMUX16TO31CFG OUTPUT-XBAROUTyMUXENABLE OUTPUT-XBAROUTLATENABLE OUTPUT-XBAROUTINV 0: Writes to the above registers are allowed 1: Writes to the above registers are blocked Note: [1] LOCK mechanism only applies to writes. Reads are never blocked. Reset type: CPU1.SYSRSn

### 11.4.7 OUTPUT\_XBAR\_REGS Registers

Table 11-129 lists the memory-mapped registers for the OUTPUT\_XBAR\_REGS registers. All register offset addresses not listed in Table 11-129 should be considered as reserved locations and the register contents should not be modified.

**Table 11-129. OUTPUT\_XBAR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	OUTPUT1MUX0TO15CFG	Output X-BAR Mux Configuration for Output 1	EALLOW	<a href="#">Go</a>
2h	OUTPUT1MUX16TO31CFG	Output X-BAR Mux Configuration for Output 1	EALLOW	<a href="#">Go</a>
4h	OUTPUT2MUX0TO15CFG	Output X-BAR Mux Configuration for Output 2	EALLOW	<a href="#">Go</a>
6h	OUTPUT2MUX16TO31CFG	Output X-BAR Mux Configuration for Output 2	EALLOW	<a href="#">Go</a>
8h	OUTPUT3MUX0TO15CFG	Output X-BAR Mux Configuration for Output 3	EALLOW	<a href="#">Go</a>
Ah	OUTPUT3MUX16TO31CFG	Output X-BAR Mux Configuration for Output 3	EALLOW	<a href="#">Go</a>
Ch	OUTPUT4MUX0TO15CFG	Output X-BAR Mux Configuration for Output 4	EALLOW	<a href="#">Go</a>
Eh	OUTPUT4MUX16TO31CFG	Output X-BAR Mux Configuration for Output 4	EALLOW	<a href="#">Go</a>
10h	OUTPUT5MUX0TO15CFG	Output X-BAR Mux Configuration for Output 5	EALLOW	<a href="#">Go</a>
12h	OUTPUT5MUX16TO31CFG	Output X-BAR Mux Configuration for Output 5	EALLOW	<a href="#">Go</a>
14h	OUTPUT6MUX0TO15CFG	Output X-BAR Mux Configuration for Output 6	EALLOW	<a href="#">Go</a>
16h	OUTPUT6MUX16TO31CFG	Output X-BAR Mux Configuration for Output 6	EALLOW	<a href="#">Go</a>
18h	OUTPUT7MUX0TO15CFG	Output X-BAR Mux Configuration for Output 7	EALLOW	<a href="#">Go</a>
1Ah	OUTPUT7MUX16TO31CFG	Output X-BAR Mux Configuration for Output 7	EALLOW	<a href="#">Go</a>
1Ch	OUTPUT8MUX0TO15CFG	Output X-BAR Mux Configuration for Output 8	EALLOW	<a href="#">Go</a>
1Eh	OUTPUT8MUX16TO31CFG	Output X-BAR Mux Configuration for Output 8	EALLOW	<a href="#">Go</a>
20h	OUTPUT1MUXENABLE	Output X-BAR Mux Enable for Output 1	EALLOW	<a href="#">Go</a>
22h	OUTPUT2MUXENABLE	Output X-BAR Mux Enable for Output 2	EALLOW	<a href="#">Go</a>
24h	OUTPUT3MUXENABLE	Output X-BAR Mux Enable for Output 3	EALLOW	<a href="#">Go</a>
26h	OUTPUT4MUXENABLE	Output X-BAR Mux Enable for Output 4	EALLOW	<a href="#">Go</a>
28h	OUTPUT5MUXENABLE	Output X-BAR Mux Enable for Output 5	EALLOW	<a href="#">Go</a>
2Ah	OUTPUT6MUXENABLE	Output X-BAR Mux Enable for Output 6	EALLOW	<a href="#">Go</a>
2Ch	OUTPUT7MUXENABLE	Output X-BAR Mux Enable for Output 7	EALLOW	<a href="#">Go</a>
2Eh	OUTPUT8MUXENABLE	Output X-BAR Mux Enable for Output 8	EALLOW	<a href="#">Go</a>
30h	OUTPUTLATCH	Output X-BAR Output Latch		<a href="#">Go</a>
32h	OUTPUTLATCHCLR	Output X-BAR Output Latch Clear		<a href="#">Go</a>
34h	OUTPUTLATCHFRC	Output X-BAR Output Latch Clear		<a href="#">Go</a>
36h	OUTPUTLATCHENABLE	Output X-BAR Output Latch Enable	EALLOW	<a href="#">Go</a>
38h	OUTPUTINV	Output X-BAR Output Inversion	EALLOW	<a href="#">Go</a>
3Eh	OUTPUTLOCK	Output X-BAR Configuration Lock register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 11-130 shows the codes that are used for access types in this section.

**Table 11-130. OUTPUT\_XBAR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		

**Table 11-130. OUTPUT\_XBAR\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W	W	Write
W1S	W 1S	Write 1 to set
WSonce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 11.4.7.1 OUTPUT1MUX0TO15CFG Register (Offset = 0h) [Reset = 0h]

OUTPUT1MUX0TO15CFG is shown in [Figure 11-114](#) and described in [Table 11-131](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 1

**Figure 11-114. OUTPUT1MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-131. OUTPUT1MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT1 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT1 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT1 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT1 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT1 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT1 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-131. OUTPUT1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT1 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT1 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT1 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT1 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT1 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT1 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT1 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT1 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-131. OUTPUT1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT1 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT1 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.2 OUTPUT1MUX16TO31CFG Register (Offset = 2h) [Reset = 0h]

OUTPUT1MUX16TO31CFG is shown in [Figure 11-115](#) and described in [Table 11-132](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 1

**Figure 11-115. OUTPUT1MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-132. OUTPUT1MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT1 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT1 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT1 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT1 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT1 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT1 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-132. OUTPUT1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT1 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT1 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT1 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT1 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT1 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT1 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT1 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT1 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-132. OUTPUT1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT1 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT1 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.3 OUTPUT2MUX0TO15CFG Register (Offset = 4h) [Reset = 0h]

OUTPUT2MUX0TO15CFG is shown in [Figure 11-116](#) and described in [Table 11-133](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 2

**Figure 11-116. OUTPUT2MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-133. OUTPUT2MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT2 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT2 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT2 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT2 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT2 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT2 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-133. OUTPUT2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT2 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT2 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT2 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT2 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT2 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT2 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT2 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT2 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-133. OUTPUT2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT2 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT2 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.7.4 OUTPUT2MUX16TO31CFG Register (Offset = 6h) [Reset = 0h]

OUTPUT2MUX16TO31CFG is shown in [Figure 11-117](#) and described in [Table 11-134](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 2

**Figure 11-117. OUTPUT2MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-134. OUTPUT2MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT2 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT2 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT2 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT2 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT2 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT2 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-134. OUTPUT2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT2 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT2 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT2 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT2 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT2 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT2 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT2 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT2 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-134. OUTPUT2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT2 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT2 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 11.4.7.5 OUTPUT3MUX0TO15CFG Register (Offset = 8h) [Reset = 0h]

OUTPUT3MUX0TO15CFG is shown in [Figure 11-118](#) and described in [Table 11-135](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 3

**Figure 11-118. OUTPUT3MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-135. OUTPUT3MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT3 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT3 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT3 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT3 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT3 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT3 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-135. OUTPUT3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT3 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT3 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT3 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT3 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT3 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT3 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT3 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT3 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-135. OUTPUT3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT3 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT3 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.6 OUTPUT3MUX16TO31CFG Register (Offset = Ah) [Reset = 0h]

OUTPUT3MUX16TO31CFG is shown in [Figure 11-119](#) and described in [Table 11-136](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 3

**Figure 11-119. OUTPUT3MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-136. OUTPUT3MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT3 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT3 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT3 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT3 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT3 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT3 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-136. OUTPUT3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT3 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT3 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT3 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT3 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT3 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT3 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT3 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT3 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-136. OUTPUT3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT3 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT3 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.7 OUTPUT4MUX0TO15CFG Register (Offset = Ch) [Reset = 0h]

OUTPUT4MUX0TO15CFG is shown in [Figure 11-120](#) and described in [Table 11-137](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 4

**Figure 11-120. OUTPUT4MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-137. OUTPUT4MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT4 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT4 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT4 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT4 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT4 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT4 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-137. OUTPUT4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT4 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT4 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT4 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT4 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT4 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT4 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT4 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT4 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-137. OUTPUT4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT4 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT4 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.8 OUTPUT4MUX16TO31CFG Register (Offset = Eh) [Reset = 0h]

OUTPUT4MUX16TO31CFG is shown in [Figure 11-121](#) and described in [Table 11-138](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 4

**Figure 11-121. OUTPUT4MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-138. OUTPUT4MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT4 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT4 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT4 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT4 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT4 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT4 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-138. OUTPUT4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT4 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT4 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT4 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT4 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT4 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT4 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT4 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT4 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-138. OUTPUT4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT4 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT4 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.9 OUTPUT5MUX0TO15CFG Register (Offset = 10h) [Reset = 0h]

OUTPUT5MUX0TO15CFG is shown in [Figure 11-122](#) and described in [Table 11-139](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 5

**Figure 11-122. OUTPUT5MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-139. OUTPUT5MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT5 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT5 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT5 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT5 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT5 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT5 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-139. OUTPUT5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT5 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT5 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT5 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT5 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT5 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT5 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT5 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT5 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-139. OUTPUT5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT5 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT5 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.10 OUTPUT5MUX16TO31CFG Register (Offset = 12h) [Reset = 0h]

OUTPUT5MUX16TO31CFG is shown in [Figure 11-123](#) and described in [Table 11-140](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 5

**Figure 11-123. OUTPUT5MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-140. OUTPUT5MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT5 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT5 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT5 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT5 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT5 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT5 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-140. OUTPUT5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT5 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT5 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT5 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT5 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT5 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT5 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT5 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT5 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-140. OUTPUT5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT5 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT5 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.11 OUTPUT6MUX0TO15CFG Register (Offset = 14h) [Reset = 0h]

OUTPUT6MUX0TO15CFG is shown in [Figure 11-124](#) and described in [Table 11-141](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 6

**Figure 11-124. OUTPUT6MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-141. OUTPUT6MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT6 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT6 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT6 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT6 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT6 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT6 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-141. OUTPUT6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT6 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT6 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT6 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT6 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT6 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT6 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT6 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT6 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-141. OUTPUT6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT6 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT6 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.12 OUTPUT6MUX16TO31CFG Register (Offset = 16h) [Reset = 0h]

OUTPUT6MUX16TO31CFG is shown in [Figure 11-125](#) and described in [Table 11-142](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 6

**Figure 11-125. OUTPUT6MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-142. OUTPUT6MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT6 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT6 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT6 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT6 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT6 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT6 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-142. OUTPUT6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT6 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT6 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT6 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT6 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT6 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT6 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT6 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT6 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-142. OUTPUT6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT6 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT6 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 11.4.7.13 OUTPUT7MUX0TO15CFG Register (Offset = 18h) [Reset = 0h]

OUTPUT7MUX0TO15CFG is shown in [Figure 11-126](#) and described in [Table 11-143](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 7

**Figure 11-126. OUTPUT7MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-143. OUTPUT7MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT7 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT7 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT7 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT7 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT7 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT7 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-143. OUTPUT7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT7 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT7 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT7 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT7 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT7 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT7 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT7 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT7 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-143. OUTPUT7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT7 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT7 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

#### 11.4.7.14 OUTPUT7MUX16TO31CFG Register (Offset = 1Ah) [Reset = 0h]

OUTPUT7MUX16TO31CFG is shown in [Figure 11-127](#) and described in [Table 11-144](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 7

**Figure 11-127. OUTPUT7MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-144. OUTPUT7MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT7 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT7 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT7 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT7 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT7 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT7 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-144. OUTPUT7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT7 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT7 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT7 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT7 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT7 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT7 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT7 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT7 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-144. OUTPUT7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT7 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT7 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.15 OUTPUT8MUX0TO15CFG Register (Offset = 1Ch) [Reset = 0h]

OUTPUT8MUX0TO15CFG is shown in [Figure 11-128](#) and described in [Table 11-145](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 8

**Figure 11-128. OUTPUT8MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-145. OUTPUT8MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT8 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT8 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT8 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT8 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT8 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT8 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-145. OUTPUT8MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT8 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT8 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT8 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT8 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT8 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT8 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT8 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT8 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-145. OUTPUT8MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT8 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT8 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.16 OUTPUT8MUX16TO31CFG Register (Offset = 1Eh) [Reset = 0h]

OUTPUT8MUX16TO31CFG is shown in [Figure 11-129](#) and described in [Table 11-146](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 8

**Figure 11-129. OUTPUT8MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 11-146. OUTPUT8MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT8 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT8 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT8 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT8 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT8 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT8 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-146. OUTPUT8MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT8 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT8 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT8 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT8 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT8 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT8 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT8 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT8 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-146. OUTPUT8MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT8 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT8 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.17 OUTPUT1MUXENABLE Register (Offset = 20h) [Reset = 0h]

OUTPUT1MUXENABLE is shown in [Figure 11-130](#) and described in [Table 11-147](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 1

**Figure 11-130. OUTPUT1MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-147. OUTPUT1MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-147. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-147. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-147. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-147. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.18 OUTPUT2MUXENABLE Register (Offset = 22h) [Reset = 0h]

OUTPUT2MUXENABLE is shown in [Figure 11-131](#) and described in [Table 11-148](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 2

**Figure 11-131. OUTPUT2MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-148. OUTPUT2MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-148. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-148. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-148. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-148. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.19 OUTPUT3MUXENABLE Register (Offset = 24h) [Reset = 0h]

OUTPUT3MUXENABLE is shown in [Figure 11-132](#) and described in [Table 11-149](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 3

**Figure 11-132. OUTPUT3MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-149. OUTPUT3MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-149. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-149. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-149. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-149. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.20 OUTPUT4MUXENABLE Register (Offset = 26h) [Reset = 0h]

OUTPUT4MUXENABLE is shown in [Figure 11-133](#) and described in [Table 11-150](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 4

**Figure 11-133. OUTPUT4MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-150. OUTPUT4MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-150. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-150. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-150. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-150. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 11.4.7.21 OUTPUT5MUXENABLE Register (Offset = 28h) [Reset = 0h]

OUTPUT5MUXENABLE is shown in [Figure 11-134](#) and described in [Table 11-151](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 5

**Figure 11-134. OUTPUT5MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-151. OUTPUT5MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-151. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-151. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-151. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-151. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.22 OUTPUT6MUXENABLE Register (Offset = 2Ah) [Reset = 0h]

OUTPUT6MUXENABLE is shown in [Figure 11-135](#) and described in [Table 11-152](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 6

**Figure 11-135. OUTPUT6MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-152. OUTPUT6MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-152. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-152. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-152. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-152. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.23 OUTPUT7MUXENABLE Register (Offset = 2Ch) [Reset = 0h]

OUTPUT7MUXENABLE is shown in [Figure 11-136](#) and described in [Table 11-153](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 7

**Figure 11-136. OUTPUT7MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-153. OUTPUT7MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-153. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-153. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-153. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-153. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.24 OUTPUT8MUXENABLE Register (Offset = 2Eh) [Reset = 0h]

OUTPUT8MUXENABLE is shown in [Figure 11-137](#) and described in [Table 11-154](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 8

**Figure 11-137. OUTPUT8MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-154. OUTPUT8MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 11-154. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-154. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-154. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-154. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.25 OUTPUTLATCH Register (Offset = 30h) [Reset = 0h]

OUTPUTLATCH is shown in [Figure 11-138](#) and described in [Table 11-155](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch

**Figure 11-138. OUTPUTLATCH Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 11-155. OUTPUTLATCH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R	0h	Records the OUTPUT8 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	OUTPUT7	R	0h	Records the OUTPUT7 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	OUTPUT6	R	0h	Records the OUTPUT6 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	OUTPUT5	R	0h	Records the OUTPUT5 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 11-155. OUTPUTLATCH Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	OUTPUT4	R	0h	Records the OUTPUT4 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	OUTPUT3	R	0h	Records the OUTPUT3 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	OUTPUT2	R	0h	Records the OUTPUT2 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	OUTPUT1	R	0h	Records the OUTPUT1 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 11.4.7.26 OUTPUTLATCHCLR Register (Offset = 32h) [Reset = 0h]

OUTPUTLATCHCLR is shown in [Figure 11-139](#) and described in [Table 11-156](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Clear

**Figure 11-139. OUTPUTLATCHCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 11-156. OUTPUTLATCHCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R-0/W1S	0h	Clears the Output-Latch for OUTPUT8 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R-0/W1S	0h	Clears the Output-Latch for OUTPUT7 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R-0/W1S	0h	Clears the Output-Latch for OUTPUT6 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R-0/W1S	0h	Clears the Output-Latch for OUTPUT5 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R-0/W1S	0h	Clears the Output-Latch for OUTPUT4 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-156. OUTPUTLATCHCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OUTPUT3	R-0/W1S	0h	Clears the Output-Latch for OUTPUT3 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	OUTPUT2	R-0/W1S	0h	Clears the Output-Latch for OUTPUT2 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R-0/W1S	0h	Clears the Output-Latch for OUTPUT1 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 11.4.7.27 OUTPUTLATCHFRC Register (Offset = 34h) [Reset = 0h]

OUTPUTLATCHFRC is shown in [Figure 11-140](#) and described in [Table 11-157](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Clear

**Figure 11-140. OUTPUTLATCHFRC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 11-157. OUTPUTLATCHFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R-0/W1S	0h	Sets the Output-Latch for OUTPUT8 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R-0/W1S	0h	Sets the Output-Latch for OUTPUT7 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R-0/W1S	0h	Sets the Output-Latch for OUTPUT6 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R-0/W1S	0h	Sets the Output-Latch for OUTPUT5 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R-0/W1S	0h	Sets the Output-Latch for OUTPUT4 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-157. OUTPUTLATCHFRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OUTPUT3	R-0/W1S	0h	Sets the Output-Latch for OUTPUT3 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	OUTPUT2	R-0/W1S	0h	Sets the Output-Latch for OUTPUT2 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R-0/W1S	0h	Sets the Output-Latch for OUTPUT1 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.28 OUTPUTLATCHENABLE Register (Offset = 36h) [Reset = 0h]

OUTPUTLATCHENABLE is shown in [Figure 11-141](#) and described in [Table 11-158](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Enable

**Figure 11-141. OUTPUTLATCHENABLE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-158. OUTPUTLATCHENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R/W	0h	Selects the output latch to drive OUTPUT8 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R/W	0h	Selects the output latch to drive OUTPUT7 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R/W	0h	Selects the output latch to drive OUTPUT6 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R/W	0h	Selects the output latch to drive OUTPUT5 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R/W	0h	Selects the output latch to drive OUTPUT4 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	OUTPUT3	R/W	0h	Selects the output latch to drive OUTPUT3 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-158. OUTPUTLATCHENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	OUTPUT2	R/W	0h	Selects the output latch to drive OUTPUT2 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R/W	0h	Selects the output latch to drive OUTPUT1 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.29 OUTPUTINV Register (Offset = 38h) [Reset = 0h]

OUTPUTINV is shown in [Figure 11-142](#) and described in [Table 11-159](#).

Return to the [Summary Table](#).

Output X-BAR Output Inversion

**Figure 11-142. OUTPUTINV Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 11-159. OUTPUTINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R/W	0h	Selects polarity for OUTPUT8 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R/W	0h	Selects polarity for OUTPUT7 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R/W	0h	Selects polarity for OUTPUT6 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R/W	0h	Selects polarity for OUTPUT5 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R/W	0h	Selects polarity for OUTPUT4 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	OUTPUT3	R/W	0h	Selects polarity for OUTPUT3 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 11-159. OUTPUTINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	OUTPUT2	R/W	0h	Selects polarity for OUTPUT2 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R/W	0h	Selects polarity for OUTPUT1 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 11.4.7.30 OUTPUTLOCK Register (Offset = 3Eh) [Reset = 0h]

OUTPUTLOCK is shown in [Figure 11-143](#) and described in [Table 11-160](#).

Return to the [Summary Table](#).

Output X-BAR Configuration Lock register

**Figure 11-143. OUTPUTLOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W1S-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W1S-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0-0h							R/WOnce-0h

**Table 11-160. OUTPUTLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W1S	0h	Bit-0 of this register can be set only if KEY= 0x5a5a Reset type: CPU1.SYSRSn
15-1	RESERVED	R-0	0h	Reserved
0	LOCK	R/WOnce	0h	Locks the configuration for OUTPUT-XBAR. Once the configuration is locked, writes to the below registers for OUTPUT-XBAR is blocked. Registers Affected by the LOCK mechanism: OUTPUT-XBAROUTyMUX0TO15CFG OUTPUT-XBAROUTyMUX16TO31CFG OUTPUT-XBAROUTyMUXENABLE OUTPUT-XBAROUTLATENABLE OUTPUT-XBAROUTINV 0: Writes to the above registers are allowed 1: Writes to the above registers are blocked Note: [1] LOCK mechanism only applies to writes. Reads are never blocked. Reset type: CPU1.SYSRSn

Chapter 12  
**Direct Memory Access (DMA)**

---



The direct memory access (DMA) module provides a hardware method of transferring data between peripherals and memory without intervention from the CPU; thereby, freeing up bandwidth for other system functions. Additionally, the DMA has the capability to orthogonally rearrange the data as the data is transferred as well as “ping-pong” data between buffers. These features are useful for structuring data into blocks for CPU processing.

<b>12.1 Introduction</b> .....	<b>1769</b>
<b>12.2 Architecture</b> .....	<b>1771</b>
<b>12.3 Address Pointer and Transfer Control</b> .....	<b>1776</b>
<b>12.4 Pipeline Timing and Throughput</b> .....	<b>1782</b>
<b>12.5 CPU and CLA Arbitration</b> .....	<b>1783</b>
<b>12.6 Channel Priority</b> .....	<b>1784</b>
<b>12.7 Overrun Detection Feature</b> .....	<b>1785</b>
<b>12.8 Software</b> .....	<b>1786</b>
<b>12.9 DMA Registers</b> .....	<b>1788</b>



## 12.1 Introduction

The strength of a controller is not measured purely in processor speed, but in total system capabilities. As a part of the equation, any time the CPU bandwidth for a given function can be reduced, the greater the system capabilities. Many times applications spend a significant amount of the bandwidth moving data, whether moving data from off-chip memory to on-chip memory, from a peripheral such as an analog-to-digital converter (ADC) to RAM, or from one peripheral to another. Furthermore, many times this data comes in a format that is not conducive to the optimum processing powers of the CPU. The DMA module described in this chapter has the ability to free up CPU bandwidth and rearrange the data into a pattern for more streamlined processing.

The DMA module is an event-based machine, meaning the DMA module requires a peripheral or software trigger to start a DMA transfer. Although the DMA module can be made into a periodic time-driven machine by configuring a timer as the DMA trigger source, there is no mechanism within the module to start memory transfers periodically. The DMA module has six independent DMA channels that can be configured separately and each channel contains an independent PIE interrupt to let the CPU know when a DMA transfer has either started or completed. Five of the six channels are exactly the same, while Channel 1 has the ability to be configured at a higher priority than the others. At the heart of the DMA is a state machine and tightly coupled address control logic. This address control logic allows for rearrangement of the block of data during the transfer as well as the process of ping-ponging data between buffers. Each of these features is discussed in detail in this chapter.

### 12.1.1 Features

DMA features include:

- Six channels with independent PIE interrupts
- Each DMA channel can be triggered from multiple peripheral trigger sources independently
- Word Size: 16-bit or 32-bit (SPI limited to 16-bit)
- Throughput: 3 cycles/word without arbitration

### 12.1.2 Block Diagram

Figure 12-1 shows a device-level block diagram of the DMA.




Figure 12-1. DMA Block Diagram

## 12.2 Architecture

### 12.2.1 Peripheral Interrupt Event Trigger Sources

Each DMA Channel can be configured to trigger by software and other peripheral triggers events. DMACHSRCSELx register can be used to configure DMA Trigger sources for each DMA channel. CHx.MODE.PERINTSEL register bit field can be set to channel number (CHx.MODE.PERINTSEL = x) as shown in [Figure 12-2](#). Included in these DMA Trigger sources are five external interrupt signals that can be connected to most of the general-purpose input/output (GPIO) pins on the device. This adds significant flexibility to the event trigger capabilities. Upon receipt of a peripheral interrupt event signal, the DMA automatically sends a clear signal to the interrupt source so that subsequent interrupt events occur.

---

#### Note

To use the system-level DMA Trigger source selection, the DMA internal trigger source selection configuration for each channel can be done using the DMACHSRCSELx register and the CHx.MODE.PERINTSEL register. See [Table 12-1](#) or the DMACHSRCSELx register definition for a complete list of DMA trigger sources.

---

Regardless of the value of the MODE.CHx[PERINTSEL] bit field, software can always force a trigger by using the CONTROL.CHx[PERINTFRC] bit. Likewise, software can always clear a pending DMA trigger using the CONTROL.CHx[PERINTCLR] bit.

Once a particular peripheral trigger event sets a channel's PERINTFLG bit, the bit remains pending until the priority logic of the state machine starts the burst transfer for that channel. Once the burst transfer starts, the flag is cleared. If a new peripheral trigger event is generated while a burst is in progress, the burst completes before responding to the new peripheral trigger event (after proper prioritization). If a third peripheral trigger event occurs before the pending event is serviced, an error flag is set in the CONTROL.CHx[OVRFLG] bit. If a peripheral trigger event occurs at the same time as the latched flag is being cleared, the trigger event has priority and the PERINTFLG remains set.

[Figure 12-3](#) shows a diagram of the trigger select circuit.

[Table 12-1](#) shows the peripheral trigger source options that are available for each channel.





Figure 12-2. DMA Trigger Architecture



Note: See [Figure 12-2](#).

Figure 12-3. Peripheral Interrupt Trigger Input Diagram

Table 12-1. DMA Trigger Source Options

DMACHSRCSEL	DMA Trigger Source
0	DMA_SOFTWARE_TRIGGER
1	ADCAINT1_DMA
2	ADCAINT2_DMA
3	ADCAINT3_DMA
4	ADCAINT4_DMA
5	ADCAEVT
6	ADCBINT1_DMA
7	ADCBINT2_DMA
8	ADCBINT3_DMA
9	ADCBINT4_DMA
10	ADCBEVT
11	ADCCINT1_DMA
12	ADCCINT2_DMA
13	ADCCINT3_DMA
14	ADCCINT4_DMA
15	ADCCEVT
16	ADCDINT1_DMA
17	ADCDINT2_DMA
18	ADCDINT3_DMA
19	ADCDINT4_DMA
20	ADCDEV
21	CLA1_1
22	CLA1_2
23	CLA1_3
24	CLA1_4
25	CLA1_5
26	CLA1_6
27	CLA1_7
28	CLA1_8
29	XINT1
30	XINT2

**Table 12-1. DMA Trigger Source Options (continued)**

DMACHSRCSEL	DMA Trigger Source
31	XINT3
32	XINT4
33	XINT5
34-35	Reserved
36	EPWM1_SOCA
37	EPWM1_SOCB
38	EPWM2_SOCA
39	EPWM2_SOCB
40	EPWM3_SOCA
41	EPWM3_SOCB
42	EPWM4_SOCA
43	EPWM4_SOCB
44	EPWM5_SOCA
45	EPWM5_SOCB
46	EPWM6_SOCA
47	EPWM6_SOCB
48	EPWM7_SOCA
49	EPWM7_SOCB
50	EPWM8_SOCA
51	EPWM8_SOCB
52	EPWM9_SOCA
53	EPWM9_SOCB
54	EPWM10_SOCA
55	EPWM10_SOCB
56	EPWM11_SOCA
57	EPWM11_SOCB
58	EPWM12_SOCA
59	EPWM12_SOCB
60-67	Reserved
68	CPU_TINT0
69	CPU_TINT1
70	CPU_TINT2
71-74	Reserved
75	ECAP1_DMA
76	ECAP2_DMA
77-98	Reserved
99	LINA_TXDMA
100	LINA_RXDMA
101-108	Reserved
109	SPIA_TXDMA
110	SPIA_RXDMA
111	SPIB_TXDMA
112	SPIB_RXDMA
113-122	Reserved
123	FSITXA_DMA

**Table 12-1. DMA Trigger Source Options (continued)**

DMACHSRCSEL	DMA Trigger Source
124	FSIRXA_DATA_TAG_MATCH
125	FSIRXA_DMA
126	FSIRXA_PING_TAG_MATCH
127	CLB1_INT
128	CLB2_INT
129-130	Reserved
131	USBA_EPX_RX1
132	USBA_EPX_TX1
133	USBA_EPX_RX2
134	USBA_EPX_TX2
135	USBA_EPX_RX3
136	USBA_EPX_TX3
137	ADCEINT1_DMA
138	ADCEINT2_DMA
139	ADCEINT3_DMA
140	ADCEINT4_DMA
141	ADCE_EVT_INT
142-179	Reserved
180	AESA_CONTEXT_IN
181	AESA_DATA_IN
182	AESA_CONTEXT_OUT
183	AESA_DATA_OUT
184	EPG_INT

### 12.2.2 DMA Bus

The DMA bus architecture consists of a 32-bit address bus, a 32-bit data read bus, and a 32-bit data write bus. Memories and register locations connected to the DMA bus by way of interfaces that sometimes share resources with the CPU memory or peripheral bus.

### 12.3 Address Pointer and Transfer Control

The DMA state machine is, at the most basic level, two nested loops.

#### Burst (Inner) Loop:

The burst (inner) loop transfers a programmable number of words set by (BURST\_SIZE + 1) register when a DMA channel trigger (Peripheral or Software trigger) is received. The BURST\_SIZE register allows a maximum of 32 sixteen-bit words to be transferred in one burst. Each DMA channel supports both 16-bit or 32-bit word burst that can be controlled by MODE.DATASIZE bit field. Each DMA channel contains a shadowed address pointer for the source (SRC\_ADDR\_SHADOW) and the destination (DST\_ADDR\_SHADOW) address. At the beginning of each transfer, the shadowed version of each pointer is copied into the respective active (SRC\_ADDR\_ACTIVE or DST\_ADDR\_ACTIVE) register. During the burst loop, after each word is transferred, the signed value contained in the appropriate source or destination BURST\_STEP register is added to the active register:

$$\text{SRC\_ADDR\_ACTIVE} = \text{SRC\_ADDR\_ACTIVE} + \text{SRC\_BURST\_STEP}$$

$$\text{DST\_ADDR\_ACTIVE} = \text{DST\_ADDR\_ACTIVE} + \text{DST\_BURST\_STEP}$$

The burst (inner) loop transfers a burst of data when a DMA Channel Trigger (Peripheral or Software trigger) is received.

#### Transfer (Outer) Loop:

The Transfer (outer) loop transfers a programmable number of bursts set by (TRANSFER\_SIZE + 1) register for each channel. Since TRANSFER\_SIZE is a 16-bit register, the total size of a transfer allowed is well beyond any practical requirement. During the transfer loop, after each burst is complete, there are two methods that can be used to modify the active address pointer:

**Method 1** (Default): When address wrapping is disabled (SRC\_WRAP\_SIZE or DST\_WRAP\_SIZE is greater than TRANSFER\_SIZE), active address pointer is updated as shown below

$$\text{SRC\_ADDR\_ACTIVE} = \text{SRC\_ADDR\_ACTIVE} + \text{SRC\_TRANSFER\_STEP}$$

$$\text{DST\_ADDR\_ACTIVE} = \text{DST\_ADDR\_ACTIVE} + \text{DST\_TRANSFER\_STEP}$$

**Method 2:** Address wrapping gets enabled when SRC\_WRAP\_SIZE or DST\_WRAP\_SIZE is less than TRANSFER\_SIZE. This allows the channel to wrap multiple times within a single transfer. When the number of bursts is equal to (SRC/DST\_WRAP\_SIZE + 1) register, the state machine modifies the active address pointers as:

$$\text{SRC\_BEG\_ADDR\_ACTIVE} = \text{SRC\_BEG\_ADDR\_ACTIVE} + \text{SRC\_WRAP\_STEP}$$

$$\text{DST\_BEG\_ADDR\_ACTIVE} = \text{DST\_BEG\_ADDR\_ACTIVE} + \text{DST\_WRAP\_STEP}$$

$$\text{SRC\_ADDR\_ACTIVE} = \text{SRC\_BEG\_ADDR\_ACTIVE}$$

$$\text{DST\_ADDR\_ACTIVE} = \text{DST\_BEG\_ADDR\_ACTIVE}$$

At the end of DMA transfer, DMA can have transferred (BURST\_SIZE + 1) x (TRANSFER\_SIZE + 1) words.

#### OneShot Mode:

OneShot mode is disabled by default.

When OneShot mode is disabled (MODE.CHx[ONESHOT] = 0), DMA transfers one burst [(BURST\_SIZE + 1) words] of data each time a DMA Channel Trigger is received. After the burst is completed, the state machine moves on to the next pending channel in the priority scheme, even if another trigger for the channel just completed is pending. This feature keeps any single channel from monopolizing the DMA bus.

When OneShot mode is enabled (MODE.CHx[ONESHOT] = 1), DMA transfers all the bursts [(BURST\_SIZE + 1) x (TRANSFER\_SIZE + 1) words] on a single DMA channel trigger. Be careful when using this mode, since this can create a condition where one trigger uses up the majority of the DMA bandwidth.



**Continuous Mode:**

Continuous mode is disabled by default.

When Continuous mode is disabled ( $\text{MODE.CHx[CONTINUOUS]} = 0$ ), DMA state machine disables channel after all bursts in a transfer loop ( $\text{TRANSFER\_COUNT} = 0$ ) are complete. The channel must be re-enabled by setting the RUN bit in the CONTROL register before another transfer can be started on that channel.

When Continuous mode is enabled ( $\text{MODE.CHx[CONTINUOUS]} = 1$ ), DMA state machine keep channel active even after all bursts in a transfer loop ( $\text{TRANSFER\_COUNT} = 0$ ) are complete.

Each DMA channel can trigger an EPIE interrupt for each DMA transfer either at start of DMA transfer or end of DMA transfer using  $\text{MODE.CHx[CHINTMODE]}$  bit.

**Source/Destination Address Pointers (SRC/DST\_ADDR)** The value written into the shadow register is the start address of the first location where data is read or written to.

At the beginning of a transfer the shadow register ( $\text{SRC/DST\_ADDR\_SHADOW}$ ) is copied into the active register ( $\text{SRC/DST\_ADDR\_ACTIVE}$ ). The active register performs as the current address pointer.

**Source/Destination** This is the wrap pointer.

**Begin Address Pointers (SRC/DST\_BEG\_ADDR)** The value written into the shadow register ( $\text{SRC/DST\_BEG\_ADDR\_SHADOW}$ ) is loaded into the active register ( $\text{SRC/DST\_BEG\_ADDR\_ACTIVE}$ ) at the start of a transfer. On a wrap condition, the active register ( $\text{SRC/DST\_BEG\_ADDR\_ACTIVE}$ ) is incremented by the signed value in the appropriate  $\text{SRC/DST\_WRAP\_STEP}$  register prior to being loaded into the active register ( $\text{SRC/DST\_ADDR\_ACTIVE}$ ).

For each channel, the transfer process can be controlled with the following size values:

**Source and Destination Burst Size (BURST\_SIZE)**

This specifies the number of words to be transferred in a burst.

This value is loaded into the BURST\_COUNT register at the beginning of each burst. The BURST\_COUNT decrements each word that is transferred and when the register reaches a zero value, the burst is complete, indicating that the next channel can be serviced. The behavior of the current channel is defined by the ONE\_SHOT bit in the MODE register. The maximum size of the burst is dictated by the type of peripheral. For the ADC, the burst size can be all 16 registers (if all 16 registers are used). For RAM, the burst size can be up to the maximum allowed by the BURST\_SIZE register, which is 32. See [Table 12-2](#) to understand how BURST\_SIZE register affects the number of 16-bit words transferred with respect to DATASIZE.

**Table 12-2. BURSTSIZE versus DATASIZE Behavior**

BURSTSIZE	Number of 16-bit words transferred in	
	DataSize = 16-bit data	DataSize = 32-bit data
0	1	2
1	2	2
2	3	4
3	4	4
4	5	6
5	6	6
6	7	8
7	8	8
8	9	10
9	10	10
10	11	12
11	12	12
*	*	*
*	*	*
*	*	*
30	31	32
31	32	32

**Source and Destination Transfer Size (TRANSFER\_SIZE)**

This specifies the number of bursts to be transferred per CPU interrupt (if enabled).

Whether this interrupt is generated at the beginning or the end of the transfer is defined in the CHINTMODE bit in the MODE register. Whether the channel remains enabled or not after the transfer is completed is defined by the CONTINUOUS bit in the MODE register. The TRANSFER\_SIZE register is loaded into the TRANSFER\_COUNT register at the beginning of each transfer. The TRANSFER\_COUNT register keeps track of how many bursts of data the channel has transferred and when the register reaches zero, the DMA transfer is complete.

**Source/Destination Wrap Size (SRC/DST\_WRAP\_SIZE)** This specifies the number of bursts to be transferred before the current address pointer wraps around to the beginning.

This feature is used to implement a circular addressing type function. This value is loaded into the appropriate SRC/DST\_WRAP\_COUNT register at the beginning of each transfer. The SRC/DST\_WRAP\_COUNT registers keep track of how many bursts of data the channel has transferred and when the registers reach zero, the wrap procedure is performed on the appropriate source or destination address pointer. A separate size and count register is allocated for source and destination pointers. To disable the wrap function, assign the value of these registers to be larger than the TRANSFER\_SIZE.

---

#### Note

The value written to the SIZE registers is one less than the intended size. So, to transfer three 16-bit words, the value 2 can be placed in the SIZE register.

Regardless of the state of the DATASIZE bit, the value specified in the SIZE registers are for 16-bit addresses. So, to transfer three 32-bit words, the value 5 can be placed in the SIZE register.

---

For each source/destination pointer, the address changes can be controlled with the following step values:

**Source/Destination Burst Step (SRC/DST\_BURST\_STEP)** Within each burst transfer, the address source and destination step sizes are specified by these registers.

This value is a signed 2s compliment number so that the address pointer can be incremented or decremented as required. If no increment is desired, such as when accessing the data receive or transmit registers in a communication peripheral, the value of these registers can be set to zero.

**Source/Destination Transfer Step (SRC/DST\_TRANSFER\_STEP)** This specifies the address offset to start the next burst transfer after completing the current burst transfer.

This is used in cases where registers or data memory locations are spaced at constant intervals. This value is a signed 2s compliment number so that the address pointer can be incremented or decremented as required.

**Source/Destination Wrap Step (SRC/DST\_WRAP\_STEP)** When the wrap counter reaches zero, this value specifies the number of words to add/subtract from the SRC/DST\_BEG\_ADDR pointer and hence sets the new start address.

This implements a circular type of addressing mode, useful in many applications. This value is a signed 2s compliment number so that the address pointer can be incremented or decremented as required.

---

#### Note

Regardless of the state of the DATASIZE bit, the value specified in the STEP registers are for 16-bit addresses. So, to increment one 32-bit address, a value of 2 can be placed in these registers.

---

**Channel Interrupt Mode (CHINTMODE)** This mode bit selects whether the DMA interrupt from the respective channel is generated at the beginning of a new transfer or at the end of the transfer.

If implementing a ping-pong buffer scheme with continuous mode of operation, then the interrupt can be generated at the beginning, just after the working registers are copied to the shadow set. If the DMA does not operate in continuous mode, then the interrupt is typically generated at the end when the transfer is complete.

All of the previous features and modes are shown in [Figure 12-4](#). The following items are in reference to [Figure 12-4](#).

- The *HALT* points represent where the channel halts operation when interrupted by a high priority channel 1 trigger, or when the HALT command is set, or when an emulation halt is issued and the FREE bit is cleared to 0.
- The SRC/DST\_ADDR\_ACTIVE registers are not affected by SRC/DST\_BEG\_ADDR\_ACTIVE at the start of a transfer. SRC/DST\_BEG\_ADDR\_ACTIVE only affects the SRC/DST\_ADDR\_ACTIVE registers on a wrap. Following is what happens when a transfer first starts:
  - SRC/DST\_BEG\_ADDR\_SHADOW remains unchanged.
  - SRC/DST\_ADDR\_SHADOW remains unchanged.
  - SRC/DST\_BEG\_ADDR\_ACTIVE = SRC/DST\_BEG\_ADDR\_SHADOW
  - SRC/DST\_ADDR\_ACTIVE = SRC/DST\_ADDR\_SHADOW
- The active registers get updated when a wrap occurs. The shadow registers remain unchanged. Specifically:
  - SRC/DST\_BEG\_ADDR\_SHADOW remains unchanged.
  - SRC/DST\_ADDR\_SHADOW remains unchanged.
  - SRC/DST\_BEG\_ADDR\_ACTIVE += SRC/DST\_WRAP\_STEP
  - SRC/DST\_ADDR\_ACTIVE = SRC/DST\_BEG\_ADDR\_ACTIVE
- The best way to remember this is:
  - The shadow registers never change except by software.
  - The active registers never change except by hardware, and a shadow register is only copied into the active register, never an active register by another name.




Figure 12-4. DMA State Diagram

### 12.4 Pipeline Timing and Throughput

In addition to the pipeline there are a few other behaviors of the DMA that affect the total throughput:

- A 1-cycle delay is added at the beginning of each burst
- A 1-cycle delay is added when returning from a CH1 high-priority interrupt
- Collisions with the CPU can add delay slots
- 32-bit transfers run at double the speed of a 16-bit transfer (takes the same amount of time to transfer a 32-bit word as to transfer a 16-bit word)

For example, to transfer 128 16-bit words from GS0 RAM to GS3 RAM, a channel can be configured to transfer 8 bursts of 16 words/burst. This gives:

$$8 \text{ bursts} * [(3 \text{ cycles/word} * 16 \text{ words/burst}) + 1] = 392 \text{ cycles}$$

If instead the channel were configured to transfer the same amount of data 32 bits at a time (the word size is configured to 32 bits), the transfer can take:

$$8 \text{ bursts} * [(3 \text{ cycles/word} * 8 \text{ words/burst}) + 1] = 200 \text{ cycles}$$

The DMA module consists of a 3-stage pipeline as shown in [Figure 12-5](#) and [Figure 12-6](#).




Figure 12-5. 3-Stage Pipeline DMA Transfer




Figure 12-6. 3-stage Pipeline with One Read Stall

## 12.5 CPU and CLA Arbitration

Typically, DMA activity is independent of CPU and CLA activity. However, when the DMA and CPU (or CLA) try to access the same peripheral at the same time, an arbitration procedure is required to resolve the conflict. All instances of the same peripheral type conflict with each other. For instance, CAN-A and CAN-B conflict. Accesses to global shared RAM, across different instances, do not have this conflict. Different peripheral types can share a bus interface, which creates further opportunities for conflicts. These bus interfaces are:

- Peripheral frame 1: ePWM, eCAP, eQEP, CMPSS, DAC , PGA
- Peripheral frame 2: PMBus, SPI , FSI

**Conflict Example:** The CLA is accessing DAC-A while the DMA is simultaneously accessing DAC-B.

**Conflict Example:** The CPU is accessing an SPI FIFO while the DMA is simultaneously accessing a PMBus register.

**Non-conflict Example:** The CPU is accessing a shared ePWM while the DMA is accessing an SPI.

**Non-conflict Example:** The CPU is accessing GS0 while the DMA is accessing GS1

The exception to all this is the ADC result registers, which are duplicated for each bus controller. The CPU, DMA, and CLA can all simultaneously read these result registers with no stalls or arbitration needed for any controller.

A DMA transfer consists of four phases: send source address, read source data, send destination address, and write destination data (see [Section 12.4](#)). Suppose CPU accesses a peripheral/memory causing conflict in middle of a DMA transfer, CPU is stalled till the current DMA access is complete and not until the completion of whole DMA transfer.

The following priority schemes are implemented for the various interfaces on the device:

- The arbitration follows a fixed arbitration scheme with highest priority first:
  - DMA WRITE
  - DMA READ
  - CLA WRITE
  - CLA READ
  - CPU WRITE
  - CPU READ
- The priority scheme for GSx RAM accesses is round-robin.
- The ADC results are duplicated for CPU, CLA, and DMA so that no arbitration is needed when reading the result registers. This allows all controllers to access the ADC result registers simultaneously without delay.

---

### Note

If the CPU is performing a read-modify-write operation and the DMA performs a write to the same location, the DMA write can be lost if the operation occurs in between the CPU read and the CPU write. Avoid mixing CPU writes with DMA writes to the same locations.

---

Arbitration within DMA channels is based on a round-robin priority or Channel 1 high-priority scheme described in [Section 12.6](#).

## 12.6 Channel Priority

Two priority schemes exist when determining channel priority: Round-robin mode and Channel 1 high-priority mode.

### 12.6.1 Round-Robin Mode

In this mode, all channels have *equal* priority and each enabled channel is serviced in round-robin fashion as:

$$\text{CH1} \rightarrow \text{CH2} \rightarrow \text{CH3} \rightarrow \text{CH4} \rightarrow \text{CH5} \rightarrow \text{CH6} \rightarrow \text{CH1} \rightarrow \text{CH2} \rightarrow \dots$$

In the case above, after each channel has transferred a burst of words, the next channel is serviced. The user can specify the size of the burst for each channel. Once CH2 CH6 (or the last enabled channel) has been serviced, and no other channels are pending, the round-robin state machine enters an idle state.

From the idle state, channel 1 (if enabled) is always serviced first. However, if the DMA is currently processing another channel *x*, all other pending channels between *x* and the end of the round are serviced before CH1. All the channels are of *equal* priority. For instance, take an example where CH1, CH4, and CH5 are enabled in round-robin mode and CH4 is currently being processed. Then CH1 and CH5 both receive an interrupt trigger from the respective peripherals before CH4 completes. CH1 and CH5 are now both pending. When CH4 completes the *burst*, CH5 is serviced next. Only after CH5 completes a *burst* is CH1 serviced. Upon completion of the CH1 *burst*, if there are no more channels pending, the round-robin state machine enters an idle state.

A more complicated example is:

- Assume all channels are enabled, and the DMA is in an idle state,
- Initially a trigger occurs on CH1, CH3, and CH5 on the same cycle,
- When the CH1 burst transfer starts, requests from CH3 and CH5 are pending,
- Before completion of the CH1 burst, the DMA receives a request from CH2. Now the pending requests are from CH2, CH3, and CH5,
- After completing the CH1 burst, CH2 is serviced since this channel is next in the round-robin scheme after CH1.
- After the burst from CH2 is finished, the CH3 burst is serviced, followed by CH5 burst.
- Now while the CH5 burst is being serviced, the DMA receives a request from CH1, CH3, and CH6.
- The burst from CH6 starts after the completion of the CH5 burst, since this channel is the next channel after CH5 in the round-robin scheme.
- This is followed by the CH1 burst and then the CH3 burst
- After the CH3 burst finishes, assuming no more triggers have occurred, the round-robin state machine enters an idle state.

The round-robin state machine can be reset to the idle state using the DMACTRL[PRIORITYRESET] bit.



### 12.6.2 Channel 1 High-Priority Mode

In this mode, Channel 1 has high priority over all the other channels. Channels 2 to 6 have equal priority and each enabled channel is serviced in a round-robin fashion.

Higher priority: CH1  
 Lower priority: CH2 → CH3 → CH4 → CH5 → CH6 → CH2 → ...

Given an example where CH1, CH4, and CH5 are enabled in Channel 1 high-priority mode and CH4 is currently being processed. Then CH1 and CH5 both receive an interrupt trigger from the respective peripherals before CH4 completes. CH1 and CH5 are now both pending. When the current CH4 *word transfer* is completed, regardless of whether the DMA has completed the entire CH4 burst, CH4 execution is suspended and CH1 is serviced. After the CH1 burst completes, CH4 resumes execution.

Upon completion of CH4, CH5 is serviced. After CH5 completes, if there are no more channels pending, the round-robin state machine enters an idle state.

Typically Channel 1 is used in this mode for the ADC, since the data rate is so high. However, Channel 1 high-priority mode can be used in conjunction with any peripheral.

**Note**

High-priority mode and ONESHOT mode cannot be used at the same time on Channel 1. Other channels can use ONESHOT mode when Channel 1 is in high-priority mode.

### 12.7 Overrun Detection Feature

The DMA contains overrun detection logic. When a peripheral event trigger is received by the DMA, the PERINTFLG bit in the CONTROL register is set, pending the channel to the DMA state machine. When the burst for that channel is started, the PERINTFLG is cleared. If however, between the time that the PERINTFLG bit is set by an event trigger and cleared by the start of the burst, an additional event trigger arrives, the second trigger is lost. This condition sets the OVRFLG bit in the CONTROL register as in Figure 12-7. If the overrun interrupt is enabled, the channel interrupt is generated to the PIE module.




Figure 12-7. Overrun Detection Logic

## 12.8 Software

### 12.8.1 DMA Registers to Driverlib Functions

**Table 12-3. DMA Registers to Driverlib Functions**

File	Driverlib Function
<b>CTRL</b>	
dma.h	DMA_initController
<b>DEBUGCTRL</b>	
dma.h	DMA_setEmulationMode
<b>PRIORITYCTRL1</b>	
dma.h	DMA_setPriorityMode
<b>PRIORITYSTAT</b>	
-	
<b>MODE</b>	
dma.c	DMA_configMode
dma.h	DMA_enableTrigger
dma.h	DMA_disableTrigger
dma.h	DMA_enableInterrupt
dma.h	DMA_disableInterrupt
dma.h	DMA_enableOverrunInterrupt
dma.h	DMA_disableOverrunInterrupt
dma.h	DMA_setInterruptMode
<b>CONTROL</b>	
dma.h	DMA_triggerSoftReset
dma.h	DMA_forceTrigger
dma.h	DMA_clearTriggerFlag
dma.h	DMA_getTransferStatusFlag
dma.h	DMA_getBurstStatusFlag
dma.h	DMA_getRunStatusFlag
dma.h	DMA_getOverflowFlag
dma.h	DMA_getTriggerFlagStatus
dma.h	DMA_startChannel
dma.h	DMA_stopChannel
dma.h	DMA_clearErrorFlag
<b>BURST_SIZE</b>	
dma.c	DMA_configBurst
<b>BURST_COUNT</b>	
-	
<b>SRC_BURST_STEP</b>	
dma.c	DMA_configBurst
<b>DST_BURST_STEP</b>	
dma.c	DMA_configBurst
<b>TRANSFER_SIZE</b>	
dma.c	DMA_configTransfer
<b>TRANSFER_COUNT</b>	
-	
<b>SRC_TRANSFER_STEP</b>	

**Table 12-3. DMA Registers to Driverlib Functions (continued)**

File	Driverlib Function
dma.c	DMA_configTransfer
<b>DST_TRANSFER_STEP</b>	
dma.c	DMA_configTransfer
<b>SRC_WRAP_SIZE</b>	
dma.c	DMA_configWrap
<b>SRC_WRAP_COUNT</b>	
-	
<b>SRC_WRAP_STEP</b>	
dma.c	DMA_configWrap
<b>DST_WRAP_SIZE</b>	
dma.c	DMA_configWrap
<b>DST_WRAP_COUNT</b>	
-	
<b>DST_WRAP_STEP</b>	
dma.c	DMA_configWrap
<b>SRC_BEG_ADDR_SHADOW</b>	
dma.c	DMA_configAddresses
dma.h	DMA_configSourceAddress
<b>SRC_ADDR_SHADOW</b>	
dma.c	DMA_configAddresses
dma.h	DMA_configSourceAddress
<b>SRC_BEG_ADDR_ACTIVE</b>	
-	
<b>SRC_ADDR_ACTIVE</b>	
-	
<b>DST_BEG_ADDR_SHADOW</b>	
dma.c	DMA_configAddresses
dma.h	DMA_configDestAddress
<b>DST_ADDR_SHADOW</b>	
dma.c	DMA_configAddresses
dma.h	DMA_configDestAddress
<b>DST_BEG_ADDR_ACTIVE</b>	
-	
<b>DST_ADDR_ACTIVE</b>	
-	

### 12.8.2 DMA Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/dma

Cloud access to these examples is available at the following link: [dev.ti.com](https://dev.ti.com) [C2000Ware Examples](#).

#### 12.8.2.1 DMA GSRAM Transfer (dma\_ex1\_gsram\_transfer)

FILE: dma\_ex1\_gsram\_transfer.c

This example uses one DMA channel to transfer data from a buffer in RAMGS0 to a buffer in RAMGS1. The example sets the DMA channel PERINTFRC bit repeatedly until the transfer of 16 bursts (where each burst is 8 16-bit words) has been completed. When the whole transfer is complete, it will trigger the DMA interrupt.

: This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *Watch Variables*

- *sData* - Data to send
- *rData* - Received data

### 12.8.2.2 DMA GSRAM Transfer (dma\_ex2\_gsram\_transfer)

FILE: dma\_ex2\_gsram\_transfer.c

This example uses one DMA channel to transfer data from a buffer in RAMGS0 to a buffer in RAMGS1. The example sets the DMA channel PERINTFRC bit repeatedly until the transfer of 16 bursts (where each burst is 8 16-bit words) has been completed. When the whole transfer is complete, it will trigger the DMA interrupt.

*Watch Variables*

- *sData* - Data to send
- *rData* - Received data

## 12.9 DMA Registers

This Section describes the DMA Registers.

### 12.9.1 DMA Base Address Table

**Table 12-4. DMA Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
DmaRegs	<a href="#">DMA_REGS</a>	DMA_BASE	0x0000_1000	YES	-	-	-
Dmach1Regs	<a href="#">DMA_CH_REGS</a>	DMA_CH1_BASE	0x0000_1020	YES	-	-	-
Dmach2Regs	<a href="#">DMA_CH_REGS</a>	DMA_CH2_BASE	0x0000_1040	YES	-	-	-
Dmach3Regs	<a href="#">DMA_CH_REGS</a>	DMA_CH3_BASE	0x0000_1060	YES	-	-	-
Dmach4Regs	<a href="#">DMA_CH_REGS</a>	DMA_CH4_BASE	0x0000_1080	YES	-	-	-
Dmach5Regs	<a href="#">DMA_CH_REGS</a>	DMA_CH5_BASE	0x0000_10A0	YES	-	-	-
Dmach6Regs	<a href="#">DMA_CH_REGS</a>	DMA_CH6_BASE	0x0000_10C0	YES	-	-	-

## 12.9.2 DMA\_REGS Registers

Table 12-5 lists the memory-mapped registers for the DMA\_REGS registers. All register offset addresses not listed in Table 12-5 should be considered as reserved locations and the register contents should not be modified.

**Table 12-5. DMA\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	DMACTRL	DMA Control Register	EALLOW	<a href="#">Go</a>
1h	DEBUGCTRL	Debug Control Register	EALLOW	<a href="#">Go</a>
4h	PRIORITYCTRL1	Priority Control 1 Register	EALLOW	<a href="#">Go</a>
6h	PRIORITYSTAT	Priority Status Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 12-6 shows the codes that are used for access types in this section.

**Table 12-6. DMA\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 12.9.2.1 DMACTRL Register (Offset = 0h) [Reset = 0000h]

DMACTRL is shown in [Figure 12-8](#) and described in [Table 12-7](#).

Return to the [Summary Table](#).

DMA Control Register

**Figure 12-8. DMACTRL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						PRIORITYRES ET	HARDRESET
R-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 12-7. DMACTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	PRIORITYRESET	R-0/W1S	0h	The priority reset bit resets the round-robin state machine when a 1 is written. Service starts from the first enabled channel. Writes of 0 are ignored and this bit always reads back a 0. When a 1 is written to this bit, any pending burst transfer completes before resetting the channel priority machine. If CH1 is configured as a high-priority channel, and this bit is written to while CH1 is servicing a burst, both the CH1 burst and the next pending low-priority burst are completed before the state machine is reset. If CH1 is high-priority, the state machine restarts from CH2 (or the next highest enabled channel). Reset type: SYSRSn
0	HARDRESET	R-0/W1S	0h	Writing a 1 to the hard reset bit resets the whole DMA and aborts any current access (similar to applying a device reset). Writes of 0 are ignored and this bit always reads back a 0. For a soft reset, a bit is provided for each channel to perform a gentler reset. Refer to the channel control registers. When writing to this bit, there is a one cycle delay before it takes effect. Hence, a one-cycle delay (such as a NOP instruction) is required in software before attempting to access any other DMA register. Reset type: SYSRSn

### 12.9.2.2 DEBUGCTRL Register (Offset = 1h) [Reset = 0000h]

DEBUGCTRL is shown in [Figure 12-9](#) and described in [Table 12-8](#).

Return to the [Summary Table](#).

Debug Control Register

**Figure 12-9. DEBUGCTRL Register**

15	14	13	12	11	10	9	8
FREE	RESERVED						
R/W-0h	R-0h						
7	6	5	4	3	2	1	0
RESERVED							
R-0h							

**Table 12-8. DEBUGCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FREE	R/W	0h	Emulation Control This bit specifies the action when an emulation halt event occurs. Reset type: SYSRSn 0h (R/W) = The DMA completes the current read-write operation, then halts. 1h (R/W) = The DMA continues running during an emulation halt.
14-0	RESERVED	R	0h	Reserved

### 12.9.2.3 PRIORITYCTRL1 Register (Offset = 4h) [Reset = 0000h]

PRIORITYCTRL1 is shown in [Figure 12-10](#) and described in [Table 12-9](#).

Return to the [Summary Table](#).

Priority Control 1 Register

**Figure 12-10. PRIORITYCTRL1 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							CH1PRIORITY
R-0h							R/W-0h

**Table 12-9. PRIORITYCTRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	CH1PRIORITY	R/W	0h	DMA Channel 1 Priority This bit selects whether CH1 has high priority or not. The priority can only be changed when all channels are disabled. A priority reset should be performed before restarting channels after changing priority Reset type: SYSRSn 0h (R/W) = CH1 has the same priority as the other channels 1h (R/W) = CH1 has a higher priority than the other channels



### 12.9.2.4 PRIORITYSTAT Register (Offset = 6h) [Reset = 0000h]

PRIORITYSTAT is shown in [Figure 12-11](#) and described in [Table 12-10](#).

Return to the [Summary Table](#).

Priority Status Register

**Figure 12-11. PRIORITYSTAT Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	ACTIVESTS_SHADOW			RESERVED	ACTIVESTS		
R-0h		R-0h		R-0h		R-0h	

**Table 12-10. PRIORITYSTAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6-4	ACTIVESTS_SHADOW	R	0h	<p>Active Channel Status Shadow</p> <p>These bits are only meaningful when CH1 is in high-priority mode. When CH1 is serviced, the ACTIVESTS bits are copied to the shadow bits and indicate which channel was interrupted by CH1. When CH1 service is completed, the shadow bits are copied back to the ACTIVESTS bits. If this bit field is zero or the same as the ACTIVESTS bit field, then no channel is pending due to a CH1 interrupt. When CH1 is not a higher priority channel, these bits should be ignored.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No channel is active            1h (R/W) = CH 1            2h (R/W) = CH 2            3h (R/W) = CH 3            4h (R/W) = CH 4            5h (R/W) = CH 5            6h (R/W) = CH 6            7h (R/W) = Reserved</p>
3	RESERVED	R	0h	Reserved
2-0	ACTIVESTS	R	0h	<p>Active Channel Status</p> <p>These bits indicate which channel (if any) is currently active or performing a transfer.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No channel is active            1h (R/W) = CH 1            2h (R/W) = CH 2            3h (R/W) = CH 3            4h (R/W) = CH 4            5h (R/W) = CH 5            6h (R/W) = CH 6            7h (R/W) = Reserved</p>

### 12.9.3 DMA\_CH\_REGS Registers

Table 12-11 lists the memory-mapped registers for the DMA\_CH\_REGS registers. All register offset addresses not listed in Table 12-11 should be considered as reserved locations and the register contents should not be modified.

**Table 12-11. DMA\_CH\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	MODE	Mode Register	EALLOW	<a href="#">Go</a>
1h	CONTROL	Control Register	EALLOW	<a href="#">Go</a>
2h	BURST_SIZE	Burst Size Register	EALLOW	<a href="#">Go</a>
3h	BURST_COUNT	Burst Count Register	EALLOW	<a href="#">Go</a>
4h	SRC_BURST_STEP	Source Burst Step Register	EALLOW	<a href="#">Go</a>
5h	DST_BURST_STEP	Destination Burst Step Register	EALLOW	<a href="#">Go</a>
6h	TRANSFER_SIZE	Transfer Size Register	EALLOW	<a href="#">Go</a>
7h	TRANSFER_COUNT	Transfer Count Register	EALLOW	<a href="#">Go</a>
8h	SRC_TRANSFER_STEP	Source Transfer Step Register	EALLOW	<a href="#">Go</a>
9h	DST_TRANSFER_STEP	Destination Transfer Step Register	EALLOW	<a href="#">Go</a>
Ah	SRC_WRAP_SIZE	Source Wrap Size Register	EALLOW	<a href="#">Go</a>
Bh	SRC_WRAP_COUNT	Source Wrap Count Register	EALLOW	<a href="#">Go</a>
Ch	SRC_WRAP_STEP	Source Wrap Step Register	EALLOW	<a href="#">Go</a>
Dh	DST_WRAP_SIZE	Destination Wrap Size Register	EALLOW	<a href="#">Go</a>
Eh	DST_WRAP_COUNT	Destination Wrap Count Register	EALLOW	<a href="#">Go</a>
Fh	DST_WRAP_STEP	Destination Wrap Step Register	EALLOW	<a href="#">Go</a>
10h	SRC_BEG_ADDR_SHADOW	Source Begin Address Shadow Register	EALLOW	<a href="#">Go</a>
12h	SRC_ADDR_SHADOW	Source Address Shadow Register	EALLOW	<a href="#">Go</a>
14h	SRC_BEG_ADDR_ACTIVE	Source Begin Address Active Register	EALLOW	<a href="#">Go</a>
16h	SRC_ADDR_ACTIVE	Source Address Active Register	EALLOW	<a href="#">Go</a>
18h	DST_BEG_ADDR_SHADOW	Destination Begin Address Shadow Register	EALLOW	<a href="#">Go</a>
1Ah	DST_ADDR_SHADOW	Destination Address Shadow Register	EALLOW	<a href="#">Go</a>
1Ch	DST_BEG_ADDR_ACTIVE	Destination Begin Address Active Register	EALLOW	<a href="#">Go</a>
1Eh	DST_ADDR_ACTIVE	Destination Address Active Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 12-12 shows the codes that are used for access types in this section.

**Table 12-12. DMA\_CH\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 12.9.3.1 MODE Register (Offset = 0h) [Reset = 0000h]

MODE is shown in [Figure 12-12](#) and described in [Table 12-13](#).

Return to the [Summary Table](#).

Mode Register

**Figure 12-12. MODE Register**

15	14	13	12	11	10	9	8
CHINTE	DATASIZE	RESERVED	RESERVED	CONTINUOUS	ONESHOT	CHINTMODE	PERINTE
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
OVRINTE	RESERVED		PERINTSEL				
R/W-0h	R-0h		R/W-0h				

**Table 12-13. MODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	CHINTE	R/W	0h	Channel Interrupt Enable Bit This bit enables the DMA channel's CPU interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled
14	DATASIZE	R/W	0h	Data Size Mode Bit This bit determines whether the DMA channel transfers 16 bits or 32 bits of data per read/write operation. Regardless of this setting, all data lengths and offsets in other DMA registers refer to 16-bit words. The pointer step increments must be configured to accommodate 32-bit words. Reset type: SYSRSn 0h (R/W) = 16-bit data transfer size 1h (R/W) = 32-bit data transfer size
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	CONTINUOUS	R/W	0h	Continuous Mode Bit If this bit is set to 1, then the channel re-initializes when TRANSFER_COUNT is zero and waits for the next event trigger. Otherwise, the DMA stops and clears the RUNSTS bit. Reset type: SYSRSn
10	ONESHOT	R/W	0h	One Shot Mode If this bit is set to 1, each peripheral event trigger causes the channel to perform an entire transfer. Otherwise, the channel only performs one burst per trigger. Reset type: SYSRSn
9	CHINTMODE	R/W	0h	Channel Interrupt Generation Mode This bit specifies when the DMA channel generates a CPU interrupt for a transfer. Reset type: SYSRSn 0h (R/W) = Generate interrupt at beginning of new transfer 1h (R/W) = Generate interrupt at end of transfer.
8	PERINTE	R/W	0h	Peripheral Event Trigger Enable This bit enables peripheral event triggers on the DMA channel. Reset type: SYSRSn 0h (R/W) = Peripheral event trigger disabled. Neither the selected peripheral nor software can start a DMA burst. 1h (R/W) = Peripheral event trigger enabled.

**Table 12-13. MODE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	OVRINTE	R/W	0h	Overflow Interrupt Enable The bit determines whether the DMA module generates a CPU interrupt when it detects an overflow event. Reset type: SYSRSn 0h (R/W) = Overflow interrupt disabled 1h (R/W) = Overflow interrupt enabled
6-5	RESERVED	R	0h	Reserved
4-0	PERINTSEL	R/W	0h	Peripheral Event Trigger Source Select These are legacy bits and should be set to the channel number. The actual source selection is done via the DMACHSRCSELn registers, which are part of the DMA_CLA_SRC_SEL_REGS group. Reset type: SYSRSn

### 12.9.3.2 CONTROL Register (Offset = 1h) [Reset = 0000h]

CONTROL is shown in [Figure 12-13](#) and described in [Table 12-14](#).

Return to the [Summary Table](#).

Control Register

**Figure 12-13. CONTROL Register**

15	14	13	12	11	10	9	8
RESERVED	OVRFLG	RUNSTS	BURSTSTS	TRANSFERSTS	RESERVED	RESERVED	PERINTFLG
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
ERRCLR	RESERVED	RESERVED	PERINTCLR	PERINTFRC	SOFTRESET	HALT	RUN
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 12-14. CONTROL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	OVRFLG	R	0h	Overflow Flag This bit indicates that a peripheral event trigger was received while PERINTFLG was already set. It can be cleared by writing to the ERRCLR bit. Reset type: SYSRSn 0h (R/W) = No overflow detected 1h (R/W) = Overflow detected
13	RUNSTS	R	0h	Run Status Flag This bit indicates that the DMA channel is ready to respond to peripheral event triggers. This bit is set when a 1 is written to the RUN bit. It is cleared when a transfer completes (TRANSFER_COUNT = 0) and continuous mode is disabled, or when the HARDRESET, SOFTRESET, or HALT bit is set. Reset type: SYSRSn 0h (R/W) = The channel is disabled 1h (R/W) = The channel is enabled
12	BURSTSTS	R	0h	Burst Status Flag This bit is set when a DMA burst begins. The BURST_COUNT is set to the BURST_SIZE. This bit is cleared when BURST_COUNT reaches zero, or when the HARDRESET or SOFTRESET bit is set. Reset type: SYSRSn 0h (R/W) = No burst activity 1h (R/W) = The DMA is currently servicing or suspending a burst transfer from this channel
11	TRANSFERSTS	R	0h	Transfer Status Flag This bit is set when a DMA transfer begins. The address registers are copied to the shadow set and the TRANSFER_COUNT is set to the TRANSFER_SIZE. This bit is cleared when TRANSFER_COUNT reaches zero, or when the HARDRESET or SOFTRESET bit is set. Reset type: SYSRSn 0h (R/W) = No transfer activity 1h (R/W) = The channel is currently in the middle of a transfer regardless of whether a burst of data is actively being transferred or not
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved

**Table 12-14. CONTROL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	PERINTFLG	R	0h	Peripheral Event Trigger Flag This bit indicates whether a peripheral event trigger has arrived. This bit is automatically cleared when the first burst transfer begins. Reset type: SYSRSn 0h (R/W) = Waiting for event trigger 1h (R/W) = Event trigger pending
7	ERRCLR	R-0/W1S	0h	Clear Error Writing a 1 to this bit will clear the OVRFLG bit. This is normally done when initializing the DMA module or if an overflow condition is detected. If an overflow event occurs at the same time this bit is set, the overrun has priority and the OVRFLG bit is set. Reset type: SYSRSn
6	RESERVED	R-0/W1S	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	PERINTCLR	R-0/W1S	0h	Clear Peripheral Event Trigger Writing a 1 to this bit clears PERINTFLG, which cancels a pending event trigger. This is normally done when initializing the DMA module. If an event trigger arrives at the same time this bit is set, the trigger has priority and PERINTFLG is set. Reset type: SYSRSn
3	PERINTFRC	R-0/W1S	0h	Force Peripheral Event Trigger If the PERINTE bit of the MODE register is set, writing a 1 to this bit sets PERINTFLG, which triggers a DMA burst. This bit can be used to start a DMA transfer in software. Reset type: SYSRSn
2	SOFTRESET	R-0/W1S	0h	Channel Soft Reset Writing a 1 to this bit places the channel into its default state after the current read/write access has completed: RUNSTS = 0 TRANSFERSTS = 0 BURSTSTS = 0 BURST_COUNT = 0 TRANSFER_COUNT = 0 SRC_WRAP_COUNT = 0 DST_WRAP_COUNT = 0 When writing to this bit, there is a one cycle delay before it takes effect. Hence, a one-cycle delay (such as a NOP instruction) is required in software before attempting to access any other DMA register. Reset type: SYSRSn
1	HALT	R-0/W1S	0h	Halt Channel Writing a 1 to this bit halts the DMA channel in its current state after any ongoing read/write access has completed. Reset type: SYSRSn
0	RUN	R-0/W1S	0h	Run Channel Writing a 1 to this bit enables the DMA channel and sets the RUNSTS bit to 1. This bit is also used to resume after a channel halt. The RUN bit is typically used to start the DMA channel after configuration. The channel will then wait for the first peripheral event trigger (PERINTFLG == 1) to start a burst. Reset type: SYSRSn

### 12.9.3.3 BURST\_SIZE Register (Offset = 2h) [Reset = 0000h]

BURST\_SIZE is shown in [Figure 12-14](#) and described in [Table 12-15](#).

Return to the [Summary Table](#).

Burst Size Register

**Figure 12-14. BURST\_SIZE Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				BURSTSIZE			
R-0h				R/W-0h			

**Table 12-15. BURST\_SIZE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4-0	BURSTSIZE	R/W	0h	These bits specify the burst size in 16-bit words. The actual size is equal to BURSTSIZE + 1. Reset type: SYSRSn

### 12.9.3.4 BURST\_COUNT Register (Offset = 3h) [Reset = 0000h]

BURST\_COUNT is shown in [Figure 12-15](#) and described in [Table 12-16](#).

Return to the [Summary Table](#).

Burst Count Register

**Figure 12-15. BURST\_COUNT Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				BURSTCOUNT			
R-0h				R-0h			

**Table 12-16. BURST\_COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4-0	BURSTCOUNT	R	0h	These bits indicate the number of words left in the current burst. Reset type: SYSRSn 0h (R/W) = 0 word left in a burst 1h (R/W) = 1 word left in a burst 2h (R/W) = 2 word left in a burst 3h (R/W) = 3 word left in a burst 4h (R/W) = 4 word left in a burst 5h (R/W) = 5 word left in a burst 6h (R/W) = 6 word left in a burst 7h (R/W) = 7 word left in a burst 8h (R/W) = 8 word left in a burst 9h (R/W) = 9 word left in a burst Ah (R/W) = 10 word left in a burst Bh (R/W) = 11 word left in a burst Ch (R/W) = 12 word left in a burst Dh (R/W) = 13 word left in a burst Eh (R/W) = 14 word left in a burst Fh (R/W) = 15 word left in a burst 10h (R/W) = 16 word left in a burst 11h (R/W) = 17 word left in a burst 12h (R/W) = 18 word left in a burst 13h (R/W) = 19 word left in a burst 14h (R/W) = 20 word left in a burst 15h (R/W) = 21 word left in a burst 16h (R/W) = 22 word left in a burst 17h (R/W) = 23 word left in a burst 18h (R/W) = 24 word left in a burst 19h (R/W) = 25 word left in a burst 1Ah (R/W) = 26 word left in a burst 1Bh (R/W) = 27 word left in a burst 1Ch (R/W) = 28 word left in a burst 1Dh (R/W) = 29 word left in a burst 1Eh (R/W) = 30 word left in a burst 1Fh (R/W) = 31 word left in a burst



### 12.9.3.5 SRC\_BURST\_STEP Register (Offset = 4h) [Reset = 0000h]

SRC\_BURST\_STEP is shown in [Figure 12-16](#) and described in [Table 12-17](#).

Return to the [Summary Table](#).

Source Burst Step Register

**Figure 12-16. SRC\_BURST\_STEP Register**

15	14	13	12	11	10	9	8
SRCBURSTSTEP							
R/W-0h							
7	6	5	4	3	2	1	0
SRCBURSTSTEP							
R/W-0h							

**Table 12-17. SRC\_BURST\_STEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SRCBURSTSTEP	R/W	0h	<p>These bits specify the change in the source address after each word in a burst. The size must be a 16-bit two's complement value between -4096 and 4095 (inclusive). This value is added to the source address after each read/write operation in a burst.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No address change            1h (R/W) = Add 1 to the address            2h (R/W) = Add 2 to the address            FFEh (R/W) = Add 4094 to the address            FFFh (R/W) = Add 4095 to the address            F00h (R/W) = Subtract 4096 from the address            F01h (R/W) = Subtract 4095 from the address            FFFEh (R/W) = Subtract 2 from the address            FFFFh (R/W) = Subtract 1 from the address</p>

### 12.9.3.6 DST\_BURST\_STEP Register (Offset = 5h) [Reset = 0000h]

DST\_BURST\_STEP is shown in [Figure 12-17](#) and described in [Table 12-18](#).

Return to the [Summary Table](#).

Destination Burst Step Register

**Figure 12-17. DST\_BURST\_STEP Register**

15	14	13	12	11	10	9	8
DSTBURSTSTEP							
R/W-0h							
7	6	5	4	3	2	1	0
DSTBURSTSTEP							
R/W-0h							

**Table 12-18. DST\_BURST\_STEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DSTBURSTSTEP	R/W	0h	These bits specify the change in the destination address after each word in a burst. The size must be a 16-bit two's complement value between -4096 and 4095 (inclusive). This value is added to the destination address after each read/write operation in a burst. Reset type: SYSRSn 0h (R/W) = No address change 1h (R/W) = Add 1 to the address 2h (R/W) = Add 2 to the address FFEh (R/W) = Add 4094 to the address FFFh (R/W) = Add 4095 to the address F00h (R/W) = Subtract 4096 from the address F01h (R/W) = Subtract 4095 from the address FFFEh (R/W) = Subtract 2 from the address FFFFh (R/W) = Subtract 1 from the address

### 12.9.3.7 TRANSFER\_SIZE Register (Offset = 6h) [Reset = 0000h]

TRANSFER\_SIZE is shown in [Figure 12-18](#) and described in [Table 12-19](#).

Return to the [Summary Table](#).

Transfer Size Register

**Figure 12-18. TRANSFER\_SIZE Register**

15	14	13	12	11	10	9	8
TRANSFERSIZE							
R/W-0h							
7	6	5	4	3	2	1	0
TRANSFERSIZE							
R/W-0h							

**Table 12-19. TRANSFER\_SIZE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TRANSFERSIZE	R/W	0h	These bits specify the transfer size in bursts. The actual size is equal to TRANSFERSIZE + 1. Reset type: SYSRSn

### 12.9.3.8 TRANSFER\_COUNT Register (Offset = 7h) [Reset = 0000h]

TRANSFER\_COUNT is shown in [Figure 12-19](#) and described in [Table 12-20](#).

Return to the [Summary Table](#).

Transfer Count Register

**Figure 12-19. TRANSFER\_COUNT Register**

15	14	13	12	11	10	9	8
TRANSFERCOUNT							
R-0h							
7	6	5	4	3	2	1	0
TRANSFERCOUNT							
R-0h							

**Table 12-20. TRANSFER\_COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TRANSFERCOUNT	R	0h	These bits indicate the number of bursts left in the current transfer. Reset type: SYSRSn

### 12.9.3.9 SRC\_TRANSFER\_STEP Register (Offset = 8h) [Reset = 0000h]

SRC\_TRANSFER\_STEP is shown in [Figure 12-20](#) and described in [Table 12-21](#).

Return to the [Summary Table](#).

Source Transfer Step Register

**Figure 12-20. SRC\_TRANSFER\_STEP Register**

15	14	13	12	11	10	9	8
SRCTRANSFERSTEP							
R/W-0h							
7	6	5	4	3	2	1	0
SRCTRANSFERSTEP							
R/W-0h							

**Table 12-21. SRC\_TRANSFER\_STEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SRCTRANSFERSTEP	R/W	0h	<p>These bits specify the change in the source address after a burst completes. The size must be a 16-bit two's complement value between -4096 and 4095 (inclusive). This value is added to the source address after each burst completes.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No address change            1h (R/W) = Add 1 to the address            2h (R/W) = Add 2 to the address            FFEh (R/W) = Add 4094 to the address            FFFh (R/W) = Add 4095 to the address            F000h (R/W) = Subtract 4096 from the address            F001h (R/W) = Subtract 4095 from the address            FFFEh (R/W) = Subtract 2 from the address            FFFFh (R/W) = Subtract 1 from the address</p>

### 12.9.3.10 DST\_TRANSFER\_STEP Register (Offset = 9h) [Reset = 0000h]

DST\_TRANSFER\_STEP is shown in [Figure 12-21](#) and described in [Table 12-22](#).

Return to the [Summary Table](#).

Destination Transfer Step Register

**Figure 12-21. DST\_TRANSFER\_STEP Register**

15	14	13	12	11	10	9	8
DSTTRANSFERSTEP							
R/W-0h							
7	6	5	4	3	2	1	0
DSTTRANSFERSTEP							
R/W-0h							

**Table 12-22. DST\_TRANSFER\_STEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DSTTRANSFERSTEP	R/W	0h	These bits specify the change in the destination address after a burst completes. The size must be a 16-bit two's complement value between -4096 and 4095 (inclusive). This value is added to the destination address after each burst completes. Reset type: SYSRSn 0h (R/W) = No address change 1h (R/W) = Add 1 to the address 2h (R/W) = Add 2 to the address FFEh (R/W) = Add 4094 to the address FFFh (R/W) = Add 4095 to the address F000h (R/W) = Subtract 4096 from the address F001h (R/W) = Subtract 4095 from the address FFFEh (R/W) = Subtract 2 from the address FFFFh (R/W) = Subtract 1 from the address

### 12.9.3.11 SRC\_WRAP\_SIZE Register (Offset = Ah) [Reset = FFFFh]

SRC\_WRAP\_SIZE is shown in [Figure 12-22](#) and described in [Table 12-23](#).

Return to the [Summary Table](#).

Source Wrap Size Register

**Figure 12-22. SRC\_WRAP\_SIZE Register**

15	14	13	12	11	10	9	8
WRAPSIZE							
R/W-FFFFh							
7	6	5	4	3	2	1	0
WRAPSIZE							
R/W-FFFFh							

**Table 12-23. SRC\_WRAP\_SIZE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	WRAPSIZE	R/W	FFFFh	These bits specify the number of bursts to transfer before the source address wraps around to the beginning address. The actual number is equal to WRAPSIZE + 1. To disable the wrapping function, set WRAPSIZE to a value larger than TRANSFERSIZE. Reset type: SYSRSn

### 12.9.3.12 SRC\_WRAP\_COUNT Register (Offset = Bh) [Reset = 0000h]

SRC\_WRAP\_COUNT is shown in [Figure 12-23](#) and described in [Table 12-24](#).

Return to the [Summary Table](#).

Source Wrap Count Register

**Figure 12-23. SRC\_WRAP\_COUNT Register**

15	14	13	12	11	10	9	8
WRAPSIZE							
R-0h							
7	6	5	4	3	2	1	0
WRAPSIZE							
R-0h							

**Table 12-24. SRC\_WRAP\_COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	WRAPSIZE	R	0h	These bits indicate the number of bursts left before wrapping the source address. Reset type: SYSRSn



### 12.9.3.13 SRC\_WRAP\_STEP Register (Offset = Ch) [Reset = 0000h]

SRC\_WRAP\_STEP is shown in [Figure 12-24](#) and described in [Table 12-25](#).

Return to the [Summary Table](#).

Source Wrap Step Register

**Figure 12-24. SRC\_WRAP\_STEP Register**

15	14	13	12	11	10	9	8
WRAPSTEP							
R/W-0h							
7	6	5	4	3	2	1	0
WRAPSTEP							
R/W-0h							

**Table 12-25. SRC\_WRAP\_STEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	WRAPSTEP	R/W	0h	<p>These bits specify the change in the source beginning address when the wrap counter reaches zero. The size must be a 16-bit two's complement value between -4096 and 4095 (inclusive). This value is added to the source address when wrapping occurs.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No address change            1h (R/W) = Add 1 to the address            2h (R/W) = Add 2 to the address            FFEh (R/W) = Add 4094 to the address            FFFh (R/W) = Add 4095 to the address            F000h (R/W) = Subtract 4096 from the address            F001h (R/W) = Subtract 4095 from the address            FFFEh (R/W) = Subtract 2 from the address            FFFFh (R/W) = Subtract 1 from the address</p>

### 12.9.3.14 DST\_WRAP\_SIZE Register (Offset = Dh) [Reset = FFFFh]

DST\_WRAP\_SIZE is shown in [Figure 12-25](#) and described in [Table 12-26](#).

Return to the [Summary Table](#).

Destination Wrap Size Register

**Figure 12-25. DST\_WRAP\_SIZE Register**

15	14	13	12	11	10	9	8
WRAPSIZE							
R/W-FFFFh							
7	6	5	4	3	2	1	0
WRAPSIZE							
R/W-FFFFh							

**Table 12-26. DST\_WRAP\_SIZE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	WRAPSIZE	R/W	FFFFh	These bits specify the number of bursts to transfer before the destination address wraps around to the beginning address. The actual number is equal to WRAPSIZE + 1. To disable the wrapping function, set WRAPSIZE to a value larger than TRANSFERSIZE. Reset type: SYSRSn

### 12.9.3.15 DST\_WRAP\_COUNT Register (Offset = Eh) [Reset = 0000h]

DST\_WRAP\_COUNT is shown in [Figure 12-26](#) and described in [Table 12-27](#).

Return to the [Summary Table](#).

Destination Wrap Count Register

**Figure 12-26. DST\_WRAP\_COUNT Register**

15	14	13	12	11	10	9	8
WRAPSIZE							
R-0h							
7	6	5	4	3	2	1	0
WRAPSIZE							
R-0h							

**Table 12-27. DST\_WRAP\_COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	WRAPSIZE	R	0h	These bits indicate the number of bursts left before wrapping the destination address. Reset type: SYSRSn

### 12.9.3.16 DST\_WRAP\_STEP Register (Offset = Fh) [Reset = 0000h]

DST\_WRAP\_STEP is shown in [Figure 12-27](#) and described in [Table 12-28](#).

Return to the [Summary Table](#).

Destination Wrap Step Register

**Figure 12-27. DST\_WRAP\_STEP Register**

15	14	13	12	11	10	9	8
WRAPSTEP							
R/W-0h							
7	6	5	4	3	2	1	0
WRAPSTEP							
R/W-0h							

**Table 12-28. DST\_WRAP\_STEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	WRAPSTEP	R/W	0h	These bits specify the change in the destination beginning address when the wrap counter reaches zero. The size must be a 16-bit two's complement value between -4096 and 4095 (inclusive). This value is added to the destination address when wrapping occurs. Reset type: SYSRSn 0h (R/W) = No address change 1h (R/W) = Add 1 to the address 2h (R/W) = Add 2 to the address FFEh (R/W) = Add 4094 to the address FFFh (R/W) = Add 4095 to the address F000h (R/W) = Subtract 4096 from the address F001h (R/W) = Subtract 4095 from the address FFFEh (R/W) = Subtract 2 from the address FFFFh (R/W) = Subtract 1 from the address

### 12.9.3.17 SRC\_BEG\_ADDR\_SHADOW Register (Offset = 10h) [Reset = 0000000h]

SRC\_BEG\_ADDR\_SHADOW is shown in [Figure 12-28](#) and described in [Table 12-29](#).

Return to the [Summary Table](#).

Source Begin Address Shadow Register

**Figure 12-28. SRC\_BEG\_ADDR\_SHADOW Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BEGADDR																															
R/W-0h																															

**Table 12-29. SRC\_BEG\_ADDR\_SHADOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BEGADDR	R/W	0h	Shadow Source Beginning Address At the start of a transfer, the value in this register is loaded into the SRC_BEG_ADDR_ACTIVE register and used as the beginning value for the source address. This register can be safely updated during a transfer. Reset type: SYSRSn

### 12.9.3.18 SRC\_ADDR\_SHADOW Register (Offset = 12h) [Reset = 0000000h]

SRC\_ADDR\_SHADOW is shown in [Figure 12-29](#) and described in [Table 12-30](#).

Return to the [Summary Table](#).

Source Address Shadow Register

**Figure 12-29. SRC\_ADDR\_SHADOW Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	ADDR														
																	R/W-0h														

**Table 12-30. SRC\_ADDR\_SHADOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDR	R/W	0h	Shadow Source Address At the start of a transfer, the value in this register is loaded into the SRC_ADDR_ACTIVE register and used as the value of the source address. This register can be safely updated during a transfer. Reset type: SYSRSn

### 12.9.3.19 SRC\_BEG\_ADDR\_ACTIVE Register (Offset = 14h) [Reset = 0000000h]

SRC\_BEG\_ADDR\_ACTIVE is shown in [Figure 12-30](#) and described in [Table 12-31](#).

Return to the [Summary Table](#).

Source Begin Address Active Register

**Figure 12-30. SRC\_BEG\_ADDR\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BEGADDR																															
R-0h																															

**Table 12-31. SRC\_BEG\_ADDR\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BEGADDR	R	0h	<p>Active Source Beginning Address</p> <p>If a transfer is ongoing, this register holds the current beginning value for the source address. This address may be updated after wrapping.</p> <p>When a transfer starts, this register is loaded with the shadow address from the SRC_BEG_ADDR_SHADOW register.</p> <p>Reset type: SYSRSn</p>

### 12.9.3.20 SRC\_ADDR\_ACTIVE Register (Offset = 16h) [Reset = 0000000h]

SRC\_ADDR\_ACTIVE is shown in [Figure 12-31](#) and described in [Table 12-32](#).

Return to the [Summary Table](#).

Source Address Active Register

**Figure 12-31. SRC\_ADDR\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR																															
R-0h																															

**Table 12-32. SRC\_ADDR\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDR	R	0h	Active Source Address If a transfer is ongoing, this register holds the current value of the source address. This address may change after a write, a burst, or wrapping. Reset type: SYSRSn



### 12.9.3.21 DST\_BEG\_ADDR\_SHADOW Register (Offset = 18h) [Reset = 0000000h]

DST\_BEG\_ADDR\_SHADOW is shown in [Figure 12-32](#) and described in [Table 12-33](#).

Return to the [Summary Table](#).

Destination Begin Address Shadow Register

**Figure 12-32. DST\_BEG\_ADDR\_SHADOW Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BEGADDR																															
R/W-0h																															

**Table 12-33. DST\_BEG\_ADDR\_SHADOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BEGADDR	R/W	0h	Shadow Destination Beginning Address At the start of a transfer, the value in this register is loaded into the DST_BEG_ADDR_ACTIVE register and used as the beginning value for the destination address. This register can be safely updated during a transfer. Reset type: SYSRSn

### 12.9.3.22 DST\_ADDR\_SHADOW Register (Offset = 1Ah) [Reset = 0000000h]

DST\_ADDR\_SHADOW is shown in [Figure 12-33](#) and described in [Table 12-34](#).

Return to the [Summary Table](#).

Destination Address Shadow Register

**Figure 12-33. DST\_ADDR\_SHADOW Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR																															
R/W-0h																															

**Table 12-34. DST\_ADDR\_SHADOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDR	R/W	0h	Shadow Destination Address At the start of a transfer, the value in this register is loaded into the DST_ADDR_ACTIVE register and used as the value of the destination address. This register can be safely updated during a transfer. Reset type: SYSRSn

### 12.9.3.23 DST\_BEG\_ADDR\_ACTIVE Register (Offset = 1Ch) [Reset = 0000000h]

DST\_BEG\_ADDR\_ACTIVE is shown in [Figure 12-34](#) and described in [Table 12-35](#).

Return to the [Summary Table](#).

Destination Begin Address Active Register

**Figure 12-34. DST\_BEG\_ADDR\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BEGADDR																															
R-0h																															

**Table 12-35. DST\_BEG\_ADDR\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BEGADDR	R	0h	Active Destination Beginning Address If a transfer is ongoing, this register holds the current destination value for the source address. This address may be updated after wrapping. When a transfer starts, this register is loaded with the shadow address from the DST_BEG_ADDR_SHADOW register. Reset type: SYSRSn

### 12.9.3.24 DST\_ADDR\_ACTIVE Register (Offset = 1Eh) [Reset = 0000000h]

DST\_ADDR\_ACTIVE is shown in [Figure 12-35](#) and described in [Table 12-36](#).

Return to the [Summary Table](#).

Destination Address Active Register

**Figure 12-35. DST\_ADDR\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR																															
R-0h																															

**Table 12-36. DST\_ADDR\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDR	R	0h	Active Destination Address If a transfer is ongoing, this register holds the current value of the destination address. This address may change after a write, a burst, or wrapping. Reset type: SYSRSn

**Embedded Real-time Analysis and Diagnostic (ERAD)**

This chapter describes the features and operation of the embedded real-time analysis and diagnostic (ERAD) module. The ERAD module enhances the debug and system analysis capabilities of the device. The debug and system analysis enhancements provided by the ERAD module are implemented external to the CPU. The ERAD module consists of the enhanced bus comparator (EBC) units, the system event counter (SEC) units, and the cyclic redundancy check (CRC) units. The EBC units are used to generate hardware breakpoints, hardware watch points, and other output events. The SEC units are used to analyze and profile the system. The CRC units monitor CPU buses and compute the CRC when the self-test code is executed. This capability aids in achieving simpler, non-intrusive and interruptible self-test mechanisms with the Software Test Library (STL). The ERAD module is accessible both by the debugger and the application software, which significantly increases the debug capabilities of many real-time systems, especially in situations where the debugger is not connected.


<b>13.1 Introduction</b> .....	<b>1822</b>
<b>13.2 Enhanced Bus Comparator Unit</b> .....	<b>1823</b>
<b>13.3 System Event Counter Unit</b> .....	<b>1825</b>
<b>13.4 ERAD Ownership, Initialization and Reset</b> .....	<b>1831</b>
<b>13.5 ERAD Programming Sequence</b> .....	<b>1832</b>
<b>13.6 Cyclic Redundancy Check Unit</b> .....	<b>1833</b>
<b>13.7 Program Counter Trace</b> .....	<b>1836</b>
<b>13.8 Software</b> .....	<b>1845</b>
<b>13.9 ERAD Registers</b> .....	<b>1855</b>

## 13.1 Introduction

The ERAD module is shown in [Figure 13-1](#).

The ERAD enhances the debug and system analysis capabilities of the device external to the CPU. The CPU has two analysis resources; Analysis Unit 1 (AU1) and Analysis Unit 2 (AU2). The first analysis unit counts events or monitors address buses. The second analysis unit monitors address and data buses. The two analysis units can be configured for hardware breakpoints or hardware watch points, and additionally the first analysis unit can be configured as a benchmark counter or event counter. The ERAD module further expands this capability to provide additional hardware breakpoints, hardware watch points, and counters for profiling, as well as other advanced features. The ERAD module can be utilized by the debugger, and also by the application software. For many real-time systems, it is not always possible to connect a debugger and perform an intrusive debug. Under these situations, the user's code has the ability to set up and control the ERAD module to debug and profile the system without disturbing the end application.

The ERAD module consists of eight enhanced bus comparator (EBC) units and four system event counter (SEC) units. The EBC units monitor buses and generate output events. The SEC units can be used with EBC units to profile and analyze the system. These units are described in detail in the following sections.



**Figure 13-1. ERAD Overview**

### 13.1.1 ERAD Related Collateral

#### Foundational Materials

- [Embedded Real-Time Analysis & Diagnostics \(ERAD\) on C2000™ Devices \(Video\)](#)

#### Getting Started Materials

- [Embedded Real-Time Analysis & Diagnostics \(ERAD\) on C2000 MCUs \(Video\)](#)
- [Embedded Real-Time Analysis and Response for Control Applications Application Report](#)

## 13.2 Enhanced Bus Comparator Unit

The Enhanced Bus Comparator (EBC) units connect to the CPU using a direct memory interface. This includes the program address and data buses, the data address, write and read data buses, debug qualifiers for memory access, and the ability to set breakpoints, watch points, and trace points on the CPU. Typically, the EBC is owned and controlled by the debugger application (for example, Code Composer Studio™ IDE). A user application running on the CPU can also configure and use the EBC units to generate events and interrupts for real-time diagnostic purposes. Note that ownership is exclusive—the debugger and application software cannot simultaneously control an EBC unit. For more information on EBC unit ownership, see [Section 13.4](#).

The EBC units have the following capabilities:

- Generate hardware breakpoints
- Generate hardware watch points
- Generate trace tags for instruction fetch matches and generate real-time interrupts (RTOSINT)
- Monitor data address and read and write buses and generate real-time interrupts (RTOSINT)
- Generate event outputs that can be used by other modules.

The following features are not supported by the EBC units:

- Chained breakpoints
- Ability to monitor DMA transfers
- Ability to monitor CLA buses

Each EBC unit has the capability to monitor a range of addresses by defining masks and generating outputs based on greater than, less than, or equal events.

The EBC units can also be used with the System Event Counter (SEC) units for system or code profiling and analysis purposes.

### 13.2.1 Enhanced Bus Comparator Unit Operations


The following operations are supported by each EBC unit:

- **Hardware Breakpoints:** The EBC unit generates a breakpoint tag when the specified instruction address is accessed on the program address bus. When the instruction reaches the DECODE-2 (D2) stage of the pipeline, the CPU is halted.
- **Watch Points:** A watch point detects a read or write to specified locations in data memory, and halts the CPU. Unlike hardware breakpoints, watch points do not have precise timing for halting the CPU—this is entirely dependent on the current state of the CPU pipeline. The CPU halts at the next interruptible boundary.
- **Program Trace:** Program traces are very similar to hardware breakpoints. The difference here is that instead of halting the CPU, a program trace generates a real-time interrupt (RTOSINT) when the instruction reaches the D2 stage of the pipeline. If the instruction is discarded in the fetch buffer due to discontinuity, no RTOSINT is generated.
- **Data Trace:** A data trace is similar to a watch point, except that a data trace generates a real-time interrupt (RTOSINT) instead of halting the CPU on an access to the specified data memory.

Note that hardware breakpoints only halt the CPU if a debugger is connected.

### 13.2.2 Event Masking and Exporting

The events generated by different EBC units can be combined using OR and AND logic to generate new events as required. There are four AND and four OR combinations that can be exported using masks to suppress undesired events. These events can be configured to generate an RTOSINT. In addition, the AND and OR events can also be used to qualify CRC computation using the cyclic redundancy check unit. The AND and OR events are also available as inputs to the system event counter unit for event counting and system profiling.



**Figure 13-2. EBC Units Event Masking**

To use the AND and OR masks:

1. Configure the `GLBL_EVENT_AND_MASK` and `GLBL_OR_EVENT_MASK` registers to select the desired EBC unit outputs for any of the available four masks.
2. To enable an RTOSINT for the configured mask, write 1 to the corresponding bit in the `GLBL_AND_EVENT_INT_MASK` or `GLBL_OR_EVNT_INT_MASK` register.
3. To use the mask output as an input to the system event counter unit, configure the `CTM_INPUT_SEL` register with the mux value for the desired mask. The input mux values are listed in [Section 13.3.1.4](#).
4. To use the mask output as a qualifier to the CRC unit, configure the `CRC_QUALIFIER` register.

For example, to generate a real-time interrupt on MASK1 when EBC units 2, 3, AND 6 events are triggered, write 0x46 to `GLBL_EVENT_AND_MASK`, and then write 0x1 to `GLBL_AND_EVENT_INT_MSK`.



### 13.3 System Event Counter Unit

The SEC units provide system profiling, analysis, and debug capability. The SEC units contain counters that can enhance the debug and profiling process in various types of system scenarios such as:

- Profiling code segments
- Counting duration between specified memory reads and writes
- Counting system events (such as interrupts)
- Counting duration between system events
- System timer
- Measuring the number of wait states in code segments
- Measuring the maximum amount of time spent in between a pair of events, measured over multiple iterations
- Chaining counters to link events or create larger counters

Furthermore, the SEC unit has the capability to:

- Function as a counter capable of counting:
  - Any of the match events generated by the EBC units.
  - Events generated by the EBC units. These events can be used to start and stop the counting.
  - System events including the interrupts to the interrupt controller, and timer interrupts. These system events can be used to start and stop the counting.
  - More information on the input sources for the SEC units can be found in [Section 13.3.1.4](#).
- Generate an interrupt or a watch point if the count reaches a reference value.
- Perform counter operation in one of the following two modes:
  - Duration mode: The counter counts the CPU cycles as long as the event is active.
  - Event mode: The counter counts only the positive edge of the event signal. This is effectively counting the number of times the event transitions from inactive to active.

#### 13.3.1 System Event Counter Modes

The following are the operating modes of the SEC unit. The counters are initialized to zero when the SEC module receives a reset input signal, and always count up.

- Continuous Count: In this mode, the counter continues to count as specified by the input selector. The counter can count the CPU cycles without any events selected. In this mode, the module can be used as a software-controlled SYSCLK counter. Continuous mode is active when CTM\_CNTL.START\_STOP\_MODE and CTM\_REF are both set to 0.
- Timer Mode Count: In this mode, the counter counts up to a set reference value, defined in the CTM\_REF register. Upon reaching the reference value, the counter generates an event that can send an interrupt to the CPU or generate a watch point. The RST\_ON\_MATCH bit in the CTM\_CNTL register configures the counter to either continue incrementing or reset when a match event occurs.
- Start-Stop Count: In this mode, two events are configured to act as start and stop indicators to the counter. The counter commences counting only when the defined start event occurs. The counter then continues to count up until the stop event occurs. Once the first start event has occurred, further start events are ignored until the stop event occurs.

In any of the counter modes of operation, there is a possibility that the 32-bit counter value overflows. If an overflow occurs, the counter value resets to zero and continues to count up, and the OVERFLOW bit in the CTM\_STATUS register is set high. The OVERFLOW bit remains high until either the counter is reset, or the application writes 1 to the OVERFLOW\_CLEAR bit of the CTM\_CLEAR register.

### 13.3.1.1 Counting Active Levels Versus Edges

The SEC units can be configured to either count active levels or edges of the selected inputs.

Each SEC unit has eight inputs from the EBC units and many inputs from other events in the device. Each SEC unit can be configured to count any of the input events or just count up on every cycle. For example, if an input event occurs and is active for 25 cycles, the SEC unit counter increments only by 1 in event mode; whereas in the duration mode, the counter increments by 25.

### 13.3.1.2 Max Mode


Max mode is also supported by the SEC units. This mode allows the user to detect the maximum count that has occurred during various count iterations in start-stop mode. For example, a user can set up the counter in the start-stop count mode to count the duration of a critical code loop. Every time the stop event occurs and the counter stops, the counter value is checked against the current MAX\_COUNT present in the register. If the new value is greater, then the MAX\_COUNT register is updated. The counter always resets to zero at the stop event and is ready to start counting on the next start event. Therefore, the MAX\_COUNT contains the maximum number of cycles that occurred between the start and stop condition over many iterations.

### 13.3.1.3 Cumulative Mode

The SEC units can be used to yield the cumulative count over several start and stop events. In this mode, unlike Max mode, the counter does not reset due to a stop event. Instead, the counter stops counting and resumes counting when a start event occurs. In cumulative count mode, the MAX\_COUNT is not valid.

### 13.3.1.4 Input Signal Selection

The SEC inputs can be selected from various signals from in the system to enable debug and system analysis. [Figure 13-3](#) shows the SEC inputs. Each event selector MUX can select from various signals on in the system. These signals are shown in [Table 13-1](#).



**Figure 13-3. System Event Counter Inputs**

**Table 13-1. Event Selector Mux Signals**

CTM_INP_SEL, STA_INP_SEL, STO_INP_SEL, RST_INP_SEL	Input Signal	Synchronization Requirement	Polarity
0	EBC1	Disable	High
1	EBC2	Disable	High
2	EBC3	Disable	High
3	EBC4	Disable	High
4	EBC5	Disable	High
5	EBC6	Disable	High
6	EBC7	Disable	High
7	EBC8	Disable	High
8	COUNTER1_EVENT	Disable	High
9	COUNTER2_EVENT	Disable	High
10	COUNTER3_EVENT	Disable	High
11	COUNTER4_EVENT	Disable	High
12	ERAD_OR_MASK0	Disable	High
13	ERAD_OR_MASK1	Disable	High
14	ERAD_OR_MASK2	Disable	High
15	ERAD_OR_MASK3	Disable	High
16	ERAD_AND_MASK0	Disable	High
17	ERAD_AND_MASK1	Disable	High
18	ERAD_AND_MASK2	Disable	High
19	ERAD_AND_MASK3	Disable	High
20	PIE_INT1	Disable	High
21	PIE_INT2	Disable	High
22	PIE_INT3	Disable	High
23	PIE_INT4	Disable	High
24	PIE_INT5	Disable	High
25	PIE_INT6	Disable	High
26	PIE_INT7	Disable	High
27	PIE_INT8	Disable	High
28	PIE_INT9	Disable	High
29	PIE_INT10	Disable	High
30	PIE_INT11	Disable	High
31	PIE_INT12	Disable	High
32	CPU_TINT0	Disable	High
33	CPU_TINT1	Disable	High
34	CPU_TINT2	Disable	High
35	DMA_CH1INT	Disable	High
36	DMA_CH2INT	Disable	High
37	DMA_CH3INT	Disable	High
38	DMA_CH4INT	Disable	High
39	DMA_CH5INT	Disable	High
40	DMA_CH6INT	Disable	High
41	FSIRXA_DATA_PKT_RCVD	Disable	High
42	FSIRXA_ERROR_PKT_RCVD	Disable	High
43	FSIRXA_PING_PKT_RCVD	Disable	High

**Table 13-1. Event Selector Mux Signals (continued)**

CTM_INP_SEL, STA_INP_SEL, STO_INP_SEL, RST_INP_SEL	Input Signal	Synchronization Requirement	Polarity
44	FSIRXA_PING_TAG_MATCH	Disable	High
45	FSIRXA_DATA_TAG_MATCH	Disable	High
46	FSIRXA_ERROR_TAG_MATCH	Disable	High
47	FSIRXA_FRAME_DONE	Disable	High
48	ADCA_EVT_INT	Disable	High
49	ADCB_EVT_INT	Disable	High
50	MCANA_EVT0	Disable	High
51	MCANA_EVT1	Disable	High
52	MCANA_EVT2	Disable	High
53	ADCSOCA	Disable	High
54	ADCSOCB	Disable	High
55	CLATASKRUN1	Disable	High
56	CLATASKRUN2	Disable	High
57	CLATASKRUN3	Disable	High
58	CLATASKRUN4	Disable	High
59	CLATASKRUN5	Disable	High
60	CLATASKRUN6	Disable	High
61	CLATASKRUN7	Disable	High
62	CLATASKRUN8	Disable	High
63	EPWMXBAR1	Enable	Low
64	EPWMXBAR2	Enable	Low
65	EPWMXBAR3	Enable	Low
66	EPWMXBAR4	Enable	Low
67	EPWMXBAR5	Enable	Low
68	EPWMXBAR6	Enable	Low
69	EPWMXBAR7	Enable	Low
70	EPWMXBAR8	Enable	Low
71	INPUTXBAR1	Enable	Low
72	INPUTXBAR2	Enable	Low
73	INPUTXBAR3	Enable	Low
74	INPUTXBAR4	Enable	Low
75	INPUTXBAR5	Enable	Low
76	INPUTXBAR6	Enable	Low
77	INPUTXBAR7	Enable	Low
78	INPUTXBAR8	Enable	Low
79	INPUTXBAR9	Enable	Low
80	INPUTXBAR10	Enable	Low
81	INPUTXBAR11	Enable	Low
82	INPUTXBAR12	Enable	Low
83	INPUTXBAR13	Enable	Low
84	INPUTXBAR14	Enable	Low
85	INPUTXBAR15	Enable	Low
86	INPUTXBAR16	Enable	Low
87	CPUx_CPUSTAT	Disable	Low

**Table 13-1. Event Selector Mux Signals (continued)**

CTM_INP_SEL, STA_INP_SEL, STO_INP_SEL, RST_INP_SEL	Input Signal	Synchronization Requirement	Polarity
88	CPUx_DBGACK	Disable	High
89	CPUx_NMI	Disable	High
90	CMPSS1_CTRIPH_OR_CTRIP L	Enable	High
91	CMPSS2_CTRIPH_OR_CTRIP L	Enable	High
92	CMPSS3_CTRIPH_OR_CTRIP L	Enable	High
93	CMPSS4_CTRIPH_OR_CTRIP L	Enable	High
94-105	Reserved		
106	ADCAINT1	Disable	High
107	ADCAINT2	Disable	High
108	ADCAINT3	Disable	High
109	ADCAINT4	Disable	High
110	ADCBINT1	Disable	High
111	ADCBINT2	Disable	High
112	ADCBINT3	Disable	High
113	ADCBINT4	Disable	High
114	ADCCINT1	Disable	High
115	ADCCINT2	Disable	High
116	ADCCINT3	Disable	High
117	ADCCINT4	Disable	High
118	ADCDINT1	Disable	High
119	ADCDINT2	Disable	High
120	ADCDINT3	Disable	High
121	ADCDINT4	Disable	High
122	ADCEINT1	Disable	High
123	ADCEINT2	Disable	High
124	ADCEINT3	Disable	High
125	ADCEINT4	Disable	High
126	MCANB_EVT0	Disable	High
127	MCANB_EVT1	Disable	High
128	MCANB_EVT2	Disable	High
129	CLA_INTERRUPT1	Disable	High
130	CLA_INTERRUPT2	Disable	High
131	CLA_INTERRUPT3	Disable	High
132	CLA_INTERRUPT4	Disable	High
133	CLA_INTERRUPT5	Disable	High
134	CLA_INTERRUPT6	Disable	High
135	CLA_INTERRUPT7	Disable	High
136	CLA_INTERRUPT8	Disable	High
137	ADCC_EVT_INT	Disable	High
138	ADCD_EVT_INT	Disable	High
139	ADCE_EVT_INT	Disable	High
140	TRACE_HIT_EVENT	Disable	High

**Table 13-1. Event Selector Mux Signals (continued)**

CTM_INP_SEL, STA_INP_SEL, STO_INP_SEL, RST_INP_SEL	Input Signal	Synchronization Requirement	Polarity
141-142	Reserved		
143	CLBINPUTXBAR1	Disable	High
144	CLBINPUTXBAR2	Disable	High
145	CLBINPUTXBAR3	Disable	High
146	CLBINPUTXBAR4	Disable	High
147	CLBINPUTXBAR5	Disable	High
148	CLBINPUTXBAR6	Disable	High
149	CLBINPUTXBAR7	Disable	High
150	CLBINPUTXBAR8	Disable	High
151	CLBINPUTXBAR9	Disable	High
152	CLBINPUTXBAR10	Disable	High
153	CLBINPUTXBAR11	Disable	High
154	CLBINPUTXBAR12	Disable	High
155	CLBINPUTXBAR13	Disable	High
156	CLBINPUTXBAR14	Disable	High
157	CLBINPUTXBAR15	Disable	High
158	CLBINPUTXBAR16	Disable	High

### 13.3.2 Reset on Event

Resetting the counters on external events is also possible. Additionally all the counter event outputs are applied back to each of counter input MUX, which selects the event that can be used as a reset input. When enabled, an active high on the reset input causes the counter to reset. This gives a powerful feature that allows setting up threshold monitors. This can be used to flag an interrupt or a watch point, if the distance between two events crosses a certain threshold.

### 13.3.3 Operation Conditions

The SEC units count accurately only when the CPU is operating in normal conditions. If the counters are running and capturing the CPU cycles while the CPU is controlled through the debugger to single-step through the code, then the result can differ from when the CPU was executing the code in normal conditions.

### 13.4 ERAD Ownership, Initialization and Reset

Although the features of the ERAD module are typically used by the debugger, user applications can also take advantage of the capabilities to monitor buses and generate interrupts and events. There are three possible ownership scenarios:

1. The user elects to give ownership of the ERAD module to the application software or the debugger.
2. Both the application code and the debugger share use of the ERAD module. Only the current owner of the module (application code or debugger) is allowed to use the module at a given time. When ownership is shared between application and debugger, the user application has the responsibility of resolving any ownership conflicts.
3. There is no ERAD owner. In this mode, both application code and debugger can access the module at any given time. The software, both on the application side and the debugger side, to resolve any potential conflicts is critical. An example scenario in this mode can be for the debugger to use some of the EBC and SEC units, while the application software uses the remaining units.

The ERAD module initializes the internal states and all registers to the initial/reset states under the following conditions:

- At power-on-reset (POR)
- With DCON and SYSRSN
  - Debug logic disconnected when the debugger owns the module
  - Functional reset when application owns the module

## 13.5 ERAD Programming Sequence

The ERAD module can be used to set hardware breakpoints and hardware watch points. The programming sequences to set hardware breakpoints, hardware watch points, or to use the timers to profile and analyze the system are described in this section. The same sequences can be used by both the debugger software and user application code.

Refer to the Driverlib example projects in C2000Ware for JavaScript files to configure the ERAD module. Example projects are also available to showcase the usage of these script files. These examples can be found in the driverlib\~f28p55x~\examples\erad directory under the C2000Ware installation directory.

### 13.5.1 Hardware Breakpoint and Hardware Watch Point Programming Sequence

The programming sequence is identical when using the EBC units, regardless of whether the debug software or the application is programming the units. A typical programming sequence for a unit is:

- Read and make sure the ownership is set as expected; if not, acquire the ownership before proceeding further if required.
- Make sure the unit is in IDLE mode.
- Set up the address reference, mask, bus select and stop bits.
- Enable the corresponding module bit in the global enable register.
- Once the usage is completed, write 1 to clear the EVENT\_FIRED sticky bit. This takes the module back to the enabled state.

The example programming sequences for hardware breakpoints and hardware watch points are:

Set a hardware breakpoint on address 0x201000:

- Read GLBL\_OWNER to confirm ownership.
- Read HWBP\_STATUS to confirm the module is in IDLE state.
- Write 0x0 to HWBP\_MASK.
- Write 0x201000 to HWBP\_REF.
- Set HWBP\_CNTL.STOP = 1 and HWBP\_CNTL.BUS\_SEL = 0000 (PAB). If a trace is to be generated instead of a breakpoint, set HWBP\_CNTL.STOP = 0.
- Enable the corresponding module bit in the global enable register.

Set a hardware watch point on read of addresses from 0x121010 to 0x12101F:

- Read GLBL\_OWNER to confirm ownership.
- Read HWBP\_STATUS to confirm the module is in IDLE state.
- Write 0xF to HWBP\_MASK.
- Write 0x121010 to HWBP\_REF.
- Write HWBP\_CNTL.STOP = 1 and HWBP\_CNTL.BUS\_SEL = 0011 (DRAB). If an RTOSINT<sub>n</sub> is to be generated instead of a watch point, set HWBP\_CNTL.STOP = 0.
- Enable the corresponding module bit in the global enable register.

Set a hardware watch point on write to address 0xFF10101A:

- Read GLBL\_OWNER to confirm ownership
- Read HWBP\_STATUS to confirm the module is in IDLE state
- Write 0x0 to HWBP\_MASK
- Write 0xFF10101A to HWBP\_REF
- Write HWBP\_CNTL.STOP = 1, HWBP\_CNTL.BUS\_SEL = 0010 (DWAB). If an RTOSINT<sub>n</sub> is to be generated instead of a watch point, set HWBP\_CNTL.STOP = 0.
- Enable the corresponding module bit in the global enable register.



### 13.5.2 Timer and Counter Programming Sequence

The programming sequence is identical when using the SEC units, regardless of whether the debug software or the application is programming the units. Typical programming sequence for a unit is:

- Read and make sure the ownership is set as expected. If not, acquire the ownership before proceeding further if required.
- Make sure the unit is in IDLE mode.
- Set up the counter reference, counter registers (clear/reset if a clean start is required) and CTM\_CNTL.
- Enable the corresponding module bit in the global enable register.
- Once the usage is completed, write 1 to clear the EVENT\_FIRED sticky bit. This takes the module back to the enabled state.

Set up a free running counter:

- Read and make sure the ownership is set as expected. If not, acquire the ownership before proceeding further, if required.
- Read CTM\_STATUS to confirm that the module is in IDLE state.
- Write 0x0 to CTM\_INPUT\_SEL.
- Write 0x0 to CTM\_CNTL.
- Enable the module in the GLBL\_ENABLE register.

Set up the counter to count the duration spent between addresses 0x1000 and 0x1210:

- Read and make sure the ownership is set as expected. If not, acquire the ownership before proceeding further, if required.
- Read CTM\_STATUS to confirm that the module is in IDLE state.
- Set up the EBC unit 1 to generate an event for VPC = 0x1000.
- Set up the EBC unit 2 to generate an event for VPC = 0x1210.
- Set up the start and stop input selects to use comparator event 1 and 2, respectively. This is achieved by writing CTM\_INPUT\_SEL.STA\_INP\_SEL = 0x0 and CTM\_INPUT\_SEL\_2.STO\_INP\_SEL = 0x1.
- Enable the counter in the START\_STOP\_MODE of operation. This is achieved by writing CTM\_CNTL.START\_STOP\_MODE = 1.
- Enable the module in the GLBL\_ENABLE register.

Set up the counter to count the number of times a function at address 0x2010 is called and fire an RTOSINT if this count reaches 0x300:

- Read and make sure the ownership is set as expected. If not, acquire the ownership before proceeding further, if required.
- Read CTM\_STATUS to confirm that the module is in IDLE state.
- Set up the EBC unit 1 to generate an event for VPC = 0x2010.
- Setup the counter to select comparator event 1 as the event to count. This is achieved by writing CTM\_INPUT\_SEL.CNT\_INP\_SEL = 0 and CTM\_CNTL.CNT\_INP\_SEL\_EN = 1.
- Write 0x300 CTM\_REF.
- Enable the counter in the EVENT\_MODE, and also allow the counter to generate an RTOSINT when the count matches the reference. This is achieved by writing 0x88 to CTM\_CNTL (bit 3 = 1 and bit 7 = 1).
- Enable the module in the GLBL\_ENABLE register.

### 13.6 Cyclic Redundancy Check Unit

The cyclic redundancy check (CRC) units monitor CPU buses and compute CRC when the self-test code is executed. This capability aids in achieving simpler, non-intrusive and interruptible self-test mechanisms with Software Test Library (STL). Each CRC unit is used to monitor a different CPU interface. For example, CRC unit 1 is used to monitor the Program Counter, while CRC unit 2 is used to monitor the data read address bus. [Table 13-2](#) identifies the CPU interface monitored by each of the CRC units.

**Table 13-2. CPU Interfaces Monitored by CRC Units**

CRC Unit	CPU Interface
CRC Unit 1	Program Counter Register
CRC Unit 2	Data Read Address Bus
CRC Unit 3	Data Read Data Bus
CRC Unit 4	Data Write Address Bus
CRC Unit 5	Data Write Data Bus
CRC Unit 6	Instruction Register Value (Unsecured)
CRC Unit 7	Instruction Register Value (Secure-Zone 1)
CRC Unit 8	Instruction Register Value (Secure-Zone 2)


The main purpose of the CRC units is to make sure that the CPU functionally remains intact when the CRC unit is executing the same software test library over multiple iterations. This is done by comparing the computed CRC values after each iteration, with a pre-computed golden value.

CRC units 7 and 8 are intended to compute the instruction register values for secure-zone 1 and secure-zone 2 instruction execution. Computed CRC values for the a given secure-zone is available only for accesses originating from that zone.

### 13.6.1 CRC Unit Qualifier

By default, all the valid events on a given interface enables a CRC unit for computation. However there are optional qualifiers that can be used to gate the CRC computation when valid events occur. If required, these qualifiers can be generated by masking the EBC units events. The AND/OR masks discussed in [Section 13.2.2](#) are used to generate these qualifiers. Refer to the CRC\_QUALIFIER register for a full list of available qualifiers. [Figure 13-4](#) shows the connection between EBC event masking and exporting with the CRC qualifiers.

EBC units have the capability to monitor the Program Counter, data writes and data reads. CRC units can use the EBC units to decide when the check values can be calculated. For example, if required to calculate the check values only when the CPU is executing a specific function, the user can set up an EBC unit to monitor the PC and generate a CRC qualifier when that function is executed. This allows the CRC unit to calculated the check value only when desired.


**Figure 13-4. Event Masking and Exporting for CRC Qualifiers**

### 13.6.2 CRC Unit Programming Sequence

The following sequence can be used to initialize a CRC unit to calculate the check value for the corresponding CPU interface.

1. Initialize the CRC unit by writing a 1 to the corresponding CRC\_INIT field in the CRC\_GLOBAL\_CTRL register.
2. Configure the seed value (if required) using CRC\_SEED register (CRC\_EN can be 0 for when modifying the CRC\_SEED register).
3. Configure the CRC\_QUALIFIER register if additional qualification from EBC units is required; If not additional qualification is not required, set the CRC\_QUALIFIER register to 0.
4. Enable the CRC unit by setting the CRC\_EN to 1 at the beginning of the software for which the CRC calculation is done.
5. Disable the CRC unit by setting the CRC\_EN to 0 at the end of the software for which the CRC calculation is done.
6. Read the CRC\_CURRENT register to record the computed CRC. This check value can be compared with previous check values to make sure no changes have occurred.
7. Repeat steps 1-7 periodically as needed.

---

#### Note


Sufficient NOP's must be added immediately after the CRC submodule is enabled to make sure the pipeline contains predictable code as soon as the CRC is enabled. Similarly, sufficient NOP's must be added before the CRC submodule is disabled. Disabling the CRC write access takes a few cycles, therefore there must be predictable code in the pipeline stages until the write takes place.

---

### 13.7 Program Counter Trace

The Program Counter (PC) Trace module can be used to keep track of PC discontinuities or jumps, as a means to trace an entire program execution sequence over a period of time. When trace is completed or stopped, trace data can be read out using a debugger and analyzed to reconstruct the code execution sequence. The PC Trace module provides multiple modes and controls to govern when to trace and when not to trace. The trace module is tightly coupled with the Enhanced Bus Comparator, the System Event Counter Unit, and certain critical system level event signals.

Trace data is stored in an addressable memory buffer that can be read by software or a debugger. The trace data stored in this buffer includes additional status information on trace validity that can be used to correctly reconstruct the code execution system. For each discontinuity, two PC values are stored: the source of the discontinuity, and the destination. [Figure 13-5](#) illustrates the operation of the PC trace module. The trace buffer is a circular buffer with overflow: when the buffer becomes full, new trace data is written starting from the top of the buffer, and an overflow status bit is set.



**Figure 13-5. PC Trace Operation**

### 13.7.1 Functional Block Diagram

Figure 13-6 describes the device PC trace architecture. The trace module is tightly coupled with the CPU, and receives the current program counter (VPC), program address (PAB), and various qualifying signals from the CPU interface. The Trace core captures these values whenever a PC discontinuity (for example, branch operation) is detected. The PC Trace module interfaces with the Enhanced Bus Comparator Unit and System Event Counter Unit, providing the ability to select events from these units as triggers to start a trace, stop a trace, or determine the bounding conditions for a windowed trace operation.

The Trace Core qualifies trace source and destination addresses, and stores these addresses sequentially in the trace memory buffer. Additionally, the Trace Core can generate hit events every time a new trace is stored in the memory buffer; this event signal is connected to the ERAD counter block so that the number of entries in the buffer can be tracked. This counter value can in turn be used to create a STOP event at a predefined threshold.

#### Note

Discontinuities that arise due to block repeats (RPTB instruction blocks) are not captured by the PC trace module.

Debugger accesses are always treated as unsecure accesses. Unlike other ERAD components, there is no concept of debug or application ownership in the PC Trace module.

The Trace Core generates a trace hit event for a discontinuity arising from a speculative instruction fetch, even if the fetched instruction does not reach the execution phase in the CPU pipeline. As a result, the BUFFER\_FULL signal can be set prematurely due to a speculative prefetch. The user can always safely discard the oldest discontinuity pair present in the memory buffer when a full buffer is detected, to mitigate this scenario.




Figure 13-6. PC Trace Block Diagram

### 13.7.2 Trace Qualification Modes

There are three modes of trace qualification available:

1. Normal mode: In this mode, trace is enabled without any qualifiers. Trace control happens purely through software writing to the PCTRACE\_GLOBAL register. When operating PC Trace in normal mode, The PCTRACE\_LOGPC\_SOFTENABLE captures the program counter value at the point when PCTRACE\_GLOBAL.EN is set to 1, and the PCTRACE\_LOGPC\_SOFTDISABLE register captures the program counter value at the point PCTRACE\_GLOBAL.EN is set to 0.
2. Windowed Trace mode: In windowed mode, PC Trace can be activated or stopped based on the value of a signal coming from the Event Bus Comparator, System Event Counter, or other system events. The WINDOWED\_INP\_SEL field in the PCTRACE\_QUAL1 register specifies the input signal used to qualify PC Trace operation in windowed mode. By default trace is active when the input signal is high and inactive when the input signal is low; this behavior can be reversed by setting the PCTRACE\_QUAL1.WINDOWED\_INP\_INV bit high.
3. Start-Stop mode: In this mode, one input signal starts the PC trace operation, and a different input signal stops the trace operation. Event Bus Comparator signals, System Event Counter signals and other system event signals can be used as inputs to start or stop the PC Trace. The START\_INP\_SEL and STOP\_INP\_SEL fields in the PCTRACE\_QUAL2 register specify the input signals used to qualify PC Trace operation in start-stop mode. Once a start event arrives and PC trace operation begins, the PC Trace module ignores all further start events until a stop event is received. Trace start and stop operations are triggered on the rising edge of the input event; this behavior can be reversed by setting the START\_INP\_INV and STOP\_INP\_INV bits in the PCTRACE\_QUAL1 register.

To set the PC Trace operation mode, write to the TRACE\_MODE bit in the PCTRACE\_QUAL1 register.

#### 13.7.2.1 Trace Qualifier Input Signals

Table 13-3 describes the various input signals that can be used to qualify PC Trace operation in Windowed or Start-Stop modes.

**Table 13-3. Event Selector Mux Signals**

CTM_INP_SEL, STA_INP_SEL, STO_INP_SEL, RST_INP_SEL	Input Signal	Synchronization Requirement	Polarity
0	EBC1	Disable	High
1	EBC2	Disable	High
2	EBC3	Disable	High
3	EBC4	Disable	High
4	EBC5	Disable	High
5	EBC6	Disable	High
6	EBC7	Disable	High
7	EBC8	Disable	High
8	COUNTER1_EVENT	Disable	High
9	COUNTER2_EVENT	Disable	High
10	COUNTER3_EVENT	Disable	High
11	COUNTER4_EVENT	Disable	High
12	ERAD_OR_MASK0	Disable	High
13	ERAD_OR_MASK1	Disable	High
14	ERAD_OR_MASK2	Disable	High
15	ERAD_OR_MASK3	Disable	High
16	ERAD_AND_MASK0	Disable	High
17	ERAD_AND_MASK1	Disable	High
18	ERAD_AND_MASK2	Disable	High
19	ERAD_AND_MASK3	Disable	High

**Table 13-3. Event Selector Mux Signals (continued)**

CTM_INP_SEL, STA_INP_SEL, STO_INP_SEL, RST_INP_SEL	Input Signal	Synchronization Requirement	Polarity
20	PIE_INT1	Disable	High
21	PIE_INT2	Disable	High
22	PIE_INT3	Disable	High
23	PIE_INT4	Disable	High
24	PIE_INT5	Disable	High
25	PIE_INT6	Disable	High
26	PIE_INT7	Disable	High
27	PIE_INT8	Disable	High
28	PIE_INT9	Disable	High
29	PIE_INT10	Disable	High
30	PIE_INT11	Disable	High
31	PIE_INT12	Disable	High
32	CPU_TINT0	Disable	High
33	CPU_TINT1	Disable	High
34	CPU_TINT2	Disable	High
35	DMA_CH1INT	Disable	High
36	DMA_CH2INT	Disable	High
37	DMA_CH3INT	Disable	High
38	DMA_CH4INT	Disable	High
39	DMA_CH5INT	Disable	High
40	DMA_CH6INT	Disable	High
41	FSIRXA_DATA_PKT_RCVD	Disable	High
42	FSIRXA_ERROR_PKT_RCVD	Disable	High
43	FSIRXA_PING_PKT_RCVD	Disable	High
44	FSIRXA_PING_TAG_MATCH	Disable	High
45	FSIRXA_DATA_TAG_MATCH	Disable	High
46	FSIRXA_ERROR_TAG_MATCH	Disable	High
47	FSIRXA_FRAME_DONE	Disable	High
48	ADCA_EVT_INT	Disable	High
49	ADCB_EVT_INT	Disable	High
50	MCANA_EVT0	Disable	High
51	MCANA_EVT1	Disable	High
52	MCANA_EVT2	Disable	High
53	ADCSOCA	Disable	High
54	ADCSOCB	Disable	High
55	CLATASKRUN1	Disable	High
56	CLATASKRUN2	Disable	High
57	CLATASKRUN3	Disable	High
58	CLATASKRUN4	Disable	High
59	CLATASKRUN5	Disable	High
60	CLATASKRUN6	Disable	High
61	CLATASKRUN7	Disable	High
62	CLATASKRUN8	Disable	High
63	EPWMXBAR1	Enable	Low

**Table 13-3. Event Selector Mux Signals (continued)**

CTM_INP_SEL, STA_INP_SEL, STO_INP_SEL, RST_INP_SEL	Input Signal	Synchronization Requirement	Polarity
64	EPWMXBAR2	Enable	Low
65	EPWMXBAR3	Enable	Low
66	EPWMXBAR4	Enable	Low
67	EPWMXBAR5	Enable	Low
68	EPWMXBAR6	Enable	Low
69	EPWMXBAR7	Enable	Low
70	EPWMXBAR8	Enable	Low
71	INPUTXBAR1	Enable	Low
72	INPUTXBAR2	Enable	Low
73	INPUTXBAR3	Enable	Low
74	INPUTXBAR4	Enable	Low
75	INPUTXBAR5	Enable	Low
76	INPUTXBAR6	Enable	Low
77	INPUTXBAR7	Enable	Low
78	INPUTXBAR8	Enable	Low
79	INPUTXBAR9	Enable	Low
80	INPUTXBAR10	Enable	Low
81	INPUTXBAR11	Enable	Low
82	INPUTXBAR12	Enable	Low
83	INPUTXBAR13	Enable	Low
84	INPUTXBAR14	Enable	Low
85	INPUTXBAR15	Enable	Low
86	INPUTXBAR16	Enable	Low
87	CPUx_CPUSTAT	Disable	Low
88	CPUx_DBGACK	Disable	High
89	CPUx_NMI	Disable	High
90	CMPSS1_CTRIPH_OR_CTRIP L	Enable	High
91	CMPSS2_CTRIPH_OR_CTRIP L	Enable	High
92	CMPSS3_CTRIPH_OR_CTRIP L	Enable	High
93	CMPSS4_CTRIPH_OR_CTRIP L	Enable	High
94-105	Reserved		
106	ADCAINT1	Disable	High
107	ADCAINT2	Disable	High
108	ADCAINT3	Disable	High
109	ADCAINT4	Disable	High
110	ADCBINT1	Disable	High
111	ADCBINT2	Disable	High
112	ADCBINT3	Disable	High
113	ADCBINT4	Disable	High
114	ADCCINT1	Disable	High
115	ADCCINT2	Disable	High
116	ADCCINT3	Disable	High



**Table 13-3. Event Selector Mux Signals (continued)**

CTM_INP_SEL, STA_INP_SEL, STO_INP_SEL, RST_INP_SEL	Input Signal	Synchronization Requirement	Polarity
117	ADCCINT4	Disable	High
118	ADCDINT1	Disable	High
119	ADCDINT2	Disable	High
120	ADCDINT3	Disable	High
121	ADCDINT4	Disable	High
122	ADCEINT1	Disable	High
123	ADCEINT2	Disable	High
124	ADCEINT3	Disable	High
125	ADCEINT4	Disable	High
126	MCANB_EVT0	Disable	High
127	MCANB_EVT1	Disable	High
128	MCANB_EVT2	Disable	High
129	CLA_INTERRUPT1	Disable	High
130	CLA_INTERRUPT2	Disable	High
131	CLA_INTERRUPT3	Disable	High
132	CLA_INTERRUPT4	Disable	High
133	CLA_INTERRUPT5	Disable	High
134	CLA_INTERRUPT6	Disable	High
135	CLA_INTERRUPT7	Disable	High
136	CLA_INTERRUPT8	Disable	High
137	ADCC_EVT_INT	Disable	High
138	ADCD_EVT_INT	Disable	High
139	ADCE_EVT_INT	Disable	High
140	TRACE_HIT_EVENT	Disable	High
141-142	Reserved		
143	CLBINPUTXBAR1	Disable	High
144	CLBINPUTXBAR2	Disable	High
145	CLBINPUTXBAR3	Disable	High
146	CLBINPUTXBAR4	Disable	High
147	CLBINPUTXBAR5	Disable	High
148	CLBINPUTXBAR6	Disable	High
149	CLBINPUTXBAR7	Disable	High
150	CLBINPUTXBAR8	Disable	High
151	CLBINPUTXBAR9	Disable	High
152	CLBINPUTXBAR10	Disable	High
153	CLBINPUTXBAR11	Disable	High
154	CLBINPUTXBAR12	Disable	High
155	CLBINPUTXBAR13	Disable	High
156	CLBINPUTXBAR14	Disable	High
157	CLBINPUTXBAR15	Disable	High
158	CLBINPUTXBAR16	Disable	High

### 13.7.3 Trace Memory

PC Trace memory is a 32-bit-wide read-only memory buffer that holds each 22-bit PC value, together with a security BLOCKED status bit. The memory-map section of the device data sheet specifies the size of the PC Trace memory buffer. Trace memory entries are stored in pairs: the discontinuity source and destination addresses. [Table 13-4](#) describes the bit field structure of each trace memory entry.

**Table 13-4. Trace Memory Entry Bit Fields**

Bits	Field Name	Description
21:0	PROGRAM_COUNTER	Program counter source or destination address value where discontinuity occurred
22	BLOCKED	1 = PROGRAM_COUNTER[21:0] is invalid due to security permissions 0 = PROGRAM_COUNTER[21:0] is valid
31:23	RESERVED	Reserved

#### Note

For addresses that are blocked due to security zone restrictions, the PROGRAM\_COUNTER value is set to 0.


Trace memory is intended solely for debug purposes and does not have parity or Error Correction Code (ECC) support.

### 13.7.4 Trace Input Signal Conditioning

The PC Trace module provides input conditioning options for signals that are used to qualify operation in Start-Stop or Windowed modes. For each of these (START, STOP, WINDOWED), there is a two-stage synchronizer for asynchronous input signals, and an inverter. The PC Trace input conditioning options are controllable using the PCTRACE\_QUAL1 register with the following bits:

- **WINDOWED\_INP\_INV:** This bit inverts the input signal for Windowed trace mode selected in WINDOWED\_INP\_SEL. When set to 1, the trace operation starts on the falling edge of the input, and stops on the rising edge of the input. When this bit is set to 0, the trace operation starts on the rising edge of the input, and stops on the falling edge of the input.
- **WINDOWED\_INP\_SYNCH:** This bit passes the input signal selected in WINDOWED\_INP\_SEL through a two-stage synchronizer.
- **START\_INP\_INV:** This bit inverts the input signal for trace START operation selected in PCTRACE\_QUAL2.START\_INP\_SEL. When set to 1, the trace operation starts on the falling edge of the input. When this bit is set to 0, the trace operation starts on the rising edge of the input.
- **START\_INP\_SYNCH:** This bit passes the input signal selected in PCTRACE\_QUAL2.START\_INP\_SEL through a two-stage synchronizer.
- **STOP\_INP\_INV:** This bit inverts the input signal for trace STOP operation selected in PCTRACE\_QUAL2.STOP\_INP\_SEL. When set to 1, the trace operation stops on the falling edge of the input. When this bit is set to 0, the trace operation stops on the rising edge of the input.
- **STOP\_INP\_SYNCH:** This bit passes the input signal selected in PCTRACE\_QUAL2.STOP\_INP\_SEL through a two-stage synchronizer.

Figure 13-7 describes the signal conditioning circuit available for each input qualifier signal.



**Figure 13-7. Trace Qualifier Input Conditioning Circuit**

### 13.7.5 PC Trace Software Operation

An example software sequence to perform PC Trace operation is as follows:

1. Initialize the PC Trace module by writing 1 to PCTRACE\_GLOBAL.INIT. The trace initialize operation resets the buffer pointer and overflow flags, and clears the values of the PCTRACE\_LOGPC\_SOFTENABLE and PCTRACE\_LOGPC\_SOFTDISABLE registers.
2. Start the PC Trace operation by writing 1 to PCTRACE\_GLOBAL.EN.
3. Execute the desired code sequence to be profiled.
4. Stop the PC Trace operation by writing 0 to PCTRACE\_GLOBAL.EN. This step is optional, as the PC Trace buffer can be read while trace operation is active.
5. To determine if there are valid entries in the trace buffer and how many:
  - a. Examine the buffer pointer by reading PCTRACE\_BUFFER.PTR. If the pointer value is 0, then no discontinuities have been detected since PC Trace was initialized. A non-zero value indicates the number of locations in the buffer that contain valid entries. For instance, PTR = 4 indicates that locations 0, 1, 2, and 3 contain valid entries (SRC, DST, SRC, DST).
  - b. Examine the BUFFER\_FULL bit in the PCTRACE\_BUFFER register. If BUFFER\_FULL = 1, then the following possibilities apply:
    - If PTR = 0, then the buffer is simply full and contains the maximum number of entries possible.
    - If PTR > 0, then a buffer overflow has occurred. The value of PTR indicates by how many entries the buffer has overflowed: this is a circular buffer.
6. Read PCTRACE\_LOGPC\_SOFTENABLE (and optionally PCTRACE\_LOGPC\_SOFTDISABLE) if needed to determine the bounding addresses of the trace operation, in case the code sequence being traced does not begin or end at a discontinuity boundary (for example, partial function trace).
7. Trace discontinuities are recorded in the trace buffer in pairs (SRC, DST). Use this data to reconstruct the code execution sequence. While reading the trace buffer, be sure to examine the BLOCKED status bit to confirm the validity of each trace entry.

### 13.7.6 Trace Operation in Debug Mode

PC Trace is designed to capture data while the CPU is executing code. Debugger operations such as halt, step, and manual PC modification can compromise the reliability of PC trace data collection. Only use or interpret PC Trace data in the context of a continuous CPU run without debugger interruption or intervention.

CPU execution does not preclude debugger operation of the PC trace module if the debugger owns the PCTRACE module. While the CPU is running and executing code, the debugger can read and write PC Trace registers, read the trace buffer, and enable or disable PC trace operation. Debugger can update the PC Trace registers if debugger owns PCTRACE module. The PCTRACE\_LOGPC\_SOFTENABLE and PCTRACE\_LOGPC\_SOFTDISABLE registers record the start and stop PC addresses to provide accurate trace window information during manual trace starts or stops triggered by writing to the PCTRACE\_GLOBAL.EN bit.

## 13.8 Software

### 13.8.1 ERAD Registers to Driverlib Functions

**Table 13-5. ERAD Registers to Driverlib Functions**

File	Driverlib Function
<b>GLBL_EVENT_STAT</b>	
erad.h	ERAD_getEventStatus
<b>GLBL_HALT_STAT</b>	
erad.h	ERAD_getHaltStatus
<b>GLBL_ENABLE</b>	
erad.h	ERAD_enableModules
erad.h	ERAD_disableModules
<b>GLBL_CTM_RESET</b>	
erad.h	ERAD_resetCounter
<b>GLBL_NMI_CTL</b>	
erad.h	ERAD_enableNMI
erad.h	ERAD_disableNMI
<b>GLBL_OWNER</b>	
erad.h	ERAD_getOwnership
erad.h	ERAD_setOwnership
<b>GLBL_EVENT_AND_MASK</b>	
erad.c	ERAD_configMask
<b>GLBL_EVENT_OR_MASK</b>	
erad.c	ERAD_configMask
<b>GLBL_AND_EVENT_INT_MASK</b>	
erad.c	ERAD_configMask
<b>GLBL_OR_EVENT_INT_MASK</b>	
erad.c	ERAD_configMask
<b>HWBP_MASK</b>	
erad.c	ERAD_configBusComp
<b>HWBP_REF</b>	
erad.c	ERAD_configBusComp
<b>HWBP_CLEAR</b>	
erad.h	ERAD_clearBusCompEvent
<b>HWBP_CNTL</b>	
erad.c	ERAD_configBusComp
<b>HWBP_STATUS</b>	
erad.h	ERAD_getBusCompStatus
<b>CTM_CNTL</b>	
erad.c	ERAD_configCounterInCountingMode
erad.c	ERAD_configCounterInStartStopMode
erad.c	ERAD_configCounterInCumulativeMode
erad.h	ERAD_disableCounterResetInput
<b>CTM_STATUS</b>	
erad.h	ERAD_getCounterStatus
<b>CTM_REF</b>	
erad.c	ERAD_configCounterInCountingMode

**Table 13-5. ERAD Registers to Driverlib Functions (continued)**

File	Driverlib Function
erad.c	ERAD_configCounterInStartStopMode
erad.c	ERAD_configCounterInCumulativeMode
<b>CTM_COUNT</b>	
erad.h	ERAD_getCurrentCount
erad.h	ERAD_setCurrentCount
<b>CTM_MAX_COUNT</b>	
erad.h	ERAD_getMaxCount
erad.h	ERAD_setMaxCount
<b>CTM_INPUT_SEL</b>	
erad.c	ERAD_configCounterInCountingMode
erad.c	ERAD_configCounterInStartStopMode
erad.c	ERAD_configCounterInCumulativeMode
<b>CTM_CLEAR</b>	
erad.h	ERAD_clearCounterEvent
erad.h	ERAD_clearCounterOverflow
<b>CTM_INPUT_SEL_2</b>	
erad.c	ERAD_configCounterInStartStopMode
erad.c	ERAD_configCounterInCumulativeMode
<b>CTM_INPUT_COND</b>	
erad.h	ERAD_setCounterInputConditioning
<b>CRC_GLOBAL_CTRL</b>	
erad.h	ERAD_initCRC
erad.h	ERAD_enableCRC
erad.h	ERAD_disableCRC
erad.h	ERAD_setSeed
erad.h	ERAD_setCRCQualifier
<b>CRC_CURRENT</b>	
erad.h	ERAD_getCurrentCRC
<b>CRC_SEED</b>	
erad.h	ERAD_setSeed
<b>CRC_QUALIFIER</b>	
erad.h	ERAD_setCRCQualifier
<b>PCTRACE_GLOBAL</b>	
erad.h	ERAD_enablePCTrace
erad.h	ERAD_disablePCTrace
erad.h	ERAD_initPCTraceBuffer
<b>PCTRACE_BUFFER</b>	
-	
<b>PCTRACE_QUAL1</b>	
erad.h	ERAD_setPCTraceMode_NoQualifiers
erad.h	ERAD_setPCTraceMode_Windowed
erad.h	ERAD_setPCTraceMode_StartSop
<b>PCTRACE_QUAL2</b>	
erad.h	ERAD_setPCTraceMode_NoQualifiers
erad.h	ERAD_setPCTraceMode_Windowed

**Table 13-5. ERAD Registers to Driverlib Functions (continued)**

File	Driverlib Function
erad.h	ERAD_setPCTraceMode_StartSop
<b>PCTRACE_LOGPC_SOFTENABLE</b>	
-	
<b>PCTRACE_LOGPC_SOFTDISABLE</b>	
-	
<b>PCTRACE_BUFFER_BASE(i)</b>	
-	

### 13.8.2 ERAD Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/erad

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 13.8.2.1 ERAD Profiling Interrupts

FILE: erad\_ex1\_profileinterrupts.c

This example configures CPU Timer0, 1, and 2 to be profiled using the ERAD module. Included is a JavaScript file, `profile_interrupts.js`, which is used with the scripting console to program ERAD registers and view profiling data.

To properly use the provided ERAD script, the following variables must be set in the scripting environment prior to launching the ERAD script:

- `var PROJ_NAME = "erad_debugger_ex1_profileinterrupts"`
- `var PROJ_WKSPC_LOC = "<proj_workspace_path>"`
- `var PROJ_CONFIG = "<name of active configuration [CPU1_FLASH|CPU1_RAM]>"`

To run the ERAD script, use the following command in the scripting console:

- `loadJSFile("<proj_workspace_path>\erad_debugger_ex1_profileinterrupts\erad_ex1_profile_interrupts.js", 0);`

The included JavaScript file, `erad_ex1_profile_interrupts.js`, uses Debug Server Scripting (DSS) features. For information on using the DSS, please visit: [http://software-dl.ti.com/ccs/esd/documents/users\\_guide/sdto\\_dss\\_handbook.html](http://software-dl.ti.com/ccs/esd/documents/users_guide/sdto_dss_handbook.html)

Note that the script must be run after loading and running the `.out` on the C28x core. Only CPU timer 2 ISR is profiled in this example.

This example uses 2 HW breakpoints and 4 counters:

- `HWBP_1` : PC = start address of `cpuTimer2ISR`
- `HWBP_2` : PC = end address of `cpuTimer2ISR`
- `CTM_1` : Used to count the `cpuTimer2ISR` execution cycles. Configured in start-stop mode with start event as `HWBP_1` and stop event as `HWBP_2`
- `CTM_2` : Used to count the number of times the system event `TIMER2_TINT2` has occurred. Configured in rising-edge count mode with counting input as system event `TIMER2_TINT2` (`INP_SEL[25]`)
- `CTM_3` : Used to count the number of times `cpuTimer2ISR` executes. Configured in rising-edge count mode with counting input as `HWBP_1` (`INP_SEL[0]`)
- `CTM_4` : Used to count the latency from the system event `TIMER2_TINT2` to `cpuTimer2ISR` entry. Configured in start-stop mode with start event as `TIMER2_TINT2` and stop event as `HWBP_1`

#### External Connections

- None

#### Watch Variables

- cpuTimer0IntCount
- cpuTimer1IntCount
- cpuTimer2IntCount

#### *Profiling Script Output*

- Current ISR cycle count (CTM\_1)
- Max ISR cycle count (maximum value of CTM\_1)
- Interrupt occurrence count (CTM\_2)
- ISR execution count (CTM\_3)
- ISR entry delay cycle count (maximum value of CTM\_4)

Note that the large difference between Interrupt occurrence count (CTM\_2) and ISR execution count (CTM\_3) is because the ISR takes more number of cycles than the actual interrupt period. ISR entry delay cycle count will also be higher due to the same reason.

#### **13.8.2.2 ERAD Profile Function**

FILE: erad\_ex1\_profile\_function.c

This example uses BUSCOMP1, BUSCOMP2 and COUNTER1 of the ERAD module to profile a function (delayFunction). It calculates the CPU cycles taken between the the start address of the function to the end address of the function

Two dummy variable are written to inside the function - startCount and endCount. BUSCOMP3, BUSCOMP4 and COUNTER2 are used to profile the time taken between the access to startCount variable till the access to endCount variable.

Both the counters are setup to operate in START-STOP mode and count the number of CPU cycles spend between the respective bus comparator events.

#### *Watch Variables*

- cycles\_Function - the maximum number of cycles between the start of function to the end of function
- cycles\_Data - the maximum number of cycles taken between accessing startCount variable to endCount variable

#### *External Connections*

None

#### **13.8.2.3 ERAD Profile Function**

FILE: erad\_ex1\_profile\_function\_syscfg.c

This example uses BUSCOMP1, BUSCOMP2 and COUNTER1 of the ERAD module to profile a function (delayFunction). It calculates the CPU cycles taken between the the start address of the function to the end address of the function

Two dummy variable are written to inside the function - startCount and endCount. BUSCOMP3, BUSCOMP4 and COUNTER2 are used to profile the time taken between the access to startCount variable till the access to endCount variable.

Both the counters are setup to operate in START-STOP mode and count the number of CPU cycles spend between the respective bus comparator events.

#### *Watch Variables*

- cycles\_Function - the maximum number of cycles between the start of function to the end of function
- cycles\_Data - the maximum number of cycles taken between accessing startCount variable to endCount variable

#### *External Connections*

None



### 13.8.2.4 ERAD HWBP Monitor Program Counter

FILE: erad\_ex2\_bus\_monitor.c

In this example, the function delayFunction is called multiple times. The function does read and writes to the global variables startCount and endCount.

The BUSCOMP1 and COUNTER1 is used to count the number of times the function delayFunction was invoked. BUSCOMP2 is used to generate an interrupt when there is read access to the startCount variable and BUSCOMP3 is used to generate an interrupt when there is a write access to the endCount variable

#### Watch Variables

- funcCount - number of times the function delayFunction was invoked
- isrCount - number of times the ISR was invoked

#### External Connections

- None

### 13.8.2.5 ERAD HWBP Monitor Program Counter

FILE: erad\_ex2\_bus\_monitor\_syscfg.c

In this example, the function delayFunction is called multiple times. The function does read and writes to the global variables startCount and endCount.

The BUSCOMP1 and COUNTER1 is used to count the number of times the function delayFunction was invoked. BUSCOMP2 is used to generate an interrupt when there is read access to the startCount variable and BUSCOMP3 is used to generate an interrupt when there is a write access to the endCount variable

#### Watch Variables

- funcCount - number of times the function delayFunction was invoked
- isrCount - number of times the ISR was invoked

#### External Connections

- None

### 13.8.2.6 ERAD Profile Function

FILE: erad\_ex2\_profilefunction.c

This example contains a basic FIR calculation and sorting algorithm to help demonstrate the function profiling capability of the ERAD peripheral. A number of FIR sums are calculated within a loop and are then sorted using the insertion sort algorithm. Cycle counts of both the FIR calculations and the sorting algorithm are output to the screen through the scripting console. In this example, it can be seen that sorting the data takes up a majority of the CPU cycles executed in this program.

To properly use the provided ERAD script, the following variables must be set in the scripting environment prior to launching the ERAD script:

- var PROJ\_NAME = "erad\_debugger\_ex2\_profilefunction"
- var PROJ\_WKSPC\_LOC = "<proj\_workspace\_path>"
- var PROJ\_CONFIG = "<name of active configuration [CPU1\_FLASH|CPU1\_RAM]>"

To run the ERAD script, use the following command in the scripting console:

- loadJSFile("<proj\_workspace\_path>\lerad\_debugger\_ex2\_profilefunction\lerad\_ex2\_profile\_function.js", 0);

Note that the script must be run after loading and running the .out on the C28x core.

The included JavaScript file, erad\_ex2\_profile\_function.js, uses Debug Server Scripting (DSS) features. For information on using the DSS, please visit: [http://software-dl.ti.com/ccs/esd/documents/users\\_guide/sdto\\_dss\\_handbook.html](http://software-dl.ti.com/ccs/esd/documents/users_guide/sdto_dss_handbook.html)

This example uses 4 HW breakpoints and 2 counters:

- HWBP\_1 : PC = start address of performFIR
- HWBP\_2 : PC = end address of performFIR
- HWBP\_3 : PC = start address of sortMax
- HWBP\_4 : PC = end address of sortMax
- CTM\_1 : Used to count the performFIR execution cycles. Configured in start-stop mode with start event as HWBP\_1 and stop event as HWBP\_2
- CTM\_2 : Used to count the sortMax execution cycles. Configured in start-stop mode with start event as HWBP\_3 and stop event as HWBP\_4

#### *External Connections*

- None.

#### *Watch Variables*

- FIR\_iterationCounter - A counter for the number of times FIR calculation and sorting was performed

#### *Profiling Script Output*

- Current FIR cycle count (CTM\_1)
- Max FIR cycle count (maximum value of CTM\_1)
- Current sorting function cycle count (CTM\_2)
- Max sorting function cycle count (maximum value of CTM\_2)

Note that the the counters are reset after the stop event. The counter value remains 0 till the next start event occurs. The javascript continuously reads the counter value in a while(1) and hence the current counter may return 0.

#### **13.8.2.7 ERAD HWBP Stack Overflow Detection**

FILE: erad\_ex3\_stack\_overflow\_detect.c

This example uses BUSCOMP1 to monitor the stack. The Bus comparator is set to monitor the data write access bus and generate an RTOS interrupt CPU when a write is detected to end of the STACK within a threshold.

#### *Watch Variables*

- functionCallCount - the number of times the recursive function overflowing the STACK is called.
- x indicates that the ISR has been entered

#### *External Connections*

None

#### **13.8.2.8 ERAD HWBP Stack Overflow Detection**

FILE: erad\_ex3\_stack\_overflow\_detect\_syscfg.c

This example uses BUSCOMP1 to monitor the stack. The Bus comparator is set to monitor the data write access bus and generate an RTOS interrupt CPU when a write is detected to end of the STACK within a threshold.

#### *Watch Variables*

- functionCallCount - the number of times the recursive function overflowing the STACK is called.
- x indicates that the ISR has been entered

#### *External Connections*

None

#### **13.8.2.9 ERAD Stack Overflow**

FILE: erad\_ex3\_stackoverflow.c

This example shows the basic setup of CAN in order to transmit and receive messages on the CAN bus. The CAN peripheral is configured to transmit messages with a specific CAN ID. A message is then transmitted once per second, using a simple delay loop for timing. The message that is sent is a 2 byte message that contains an incrementing pattern.

This example sets up the CAN controller in External Loopback test mode. Data transmitted is visible on the CANTXA pin and is received internally back to the CAN Core.

A buffer is created to store message history up to 50 messages for the duration of the program. A logic error is intentionally made to allow the buffer to overflow, eventually causing a stack overflow. The included JavaScript file, `stack_overflow.js`, programs ERAD registers in order to detect the stack overflow and halt the CPU once the illegal write is made. The illegal write is made after 507 messages are received.

To properly use the provided ERAD script, the following variables must be set in the scripting environment prior to launching the ERAD script:

- `var PROJ_NAME = "erad_debugger_ex3_stackoverflow"`
- `var PROJ_WKSPC_LOC = <proj_workspace_path>`

To run the ERAD script, use the following command in the scripting console:

- `loadJSFile("<proj_workspace_path>\lerad_debugger_ex3_stackoverflow\lerad_ex3_stack_overflow.js", 0);`

Note that the script must be run after loading and running the `.out` on the C28x core.

The included JavaScript file, `erad_ex3_stack_overflow.js`, uses Debug Server Scripting (DSS) features. For information on using the DSS, please visit: [http://software-dl.ti.com/ccs/esd/documents/users\\_guide/sdto\\_dss\\_handbook.html](http://software-dl.ti.com/ccs/esd/documents/users_guide/sdto_dss_handbook.html)

This example uses 1 HW watchpoint :

- `HWBP_1 : Data Write Address Bus = Stack end address + 1`

#### External Connections

- None.

#### Watch Variables

- `msgCount` - A counter for the number of successful messages received
- `txMsgData` - An array with the data being sent
- `rxMsgData` - An array with the data that was received
- `msgHistoryBuff` - An array meant to store the last 50 messages received

#### Profiling Script Output

- "STACK OVERFLOW detected. Halting CPU." will be printed in the scripting console when a stack overflow occurs (that is, when the watchpoint is hit)

#### 13.8.2.10 ERAD Profile Interrupts CLA

FILE: `erad_ex4_profileinterrupts_cla.c`

This example configures EPWM1A to run at 1 KHz (period = 1 ms) to trigger a start-of-conversion on ADC channel A0. This channel will, in turn, sample EPWM4A which is set to run at 100Hz. At the end-of-conversion the ADC interrupt is fired. The interrupt signal will be used to trigger a CLA task that runs an FIR filter. The filter is designed to be low pass with a cutoff frequency of 100Hz; it will remove the odd harmonics in the input signal smoothing the square wave to a sinusoidal shape. The CLA background task will continuously buffer the filtered output in a circular buffer.

This example also utilizes the ERAD peripheral to profile the Interrupt Service Routine (ISR) `cla1ISR1` (on the C28x core). The ISR contains a loop that simulates storing a random amount of data to a location in order to introduce variability into the cycle measurements. The ERAD peripheral is also configured to count the number of times the system event `CLA_INTERRUPT1` occurs.

To properly use the provided ERAD script, the following variables must be set in the scripting environment prior to launching the ERAD script:

- `var PROJ_NAME = "erad_debugger_ex4_profileinterrupts_cla"`
- `var PROJ_WKSPC_LOC = "<proj_workspace_path>"`

- var PROJ\_CONFIG = "<name of active configuration [CPU1\_FLASH|CPU1\_RAM]>"

To run the ERAD script, use the following command in the scripting console:

- loadJSFile("<proj\_workspace\_path>\erad\_debugger\_ex4\_profileinterrupts\_cla\erad\_ex4\_profile\_interrupts\_cla.js", 0);

Note that the script must be run after loading and running the .out on the C28x core.

The included JavaScript file, erad\_ex4\_profile\_interrupts\_cla.js, uses Debug Server Scripting (DSS) features. For information on using the DSS, please visit: [http://software-dl.ti.com/ccs/esd/documents/users\\_guide/sdto\\_dss\\_handbook.html](http://software-dl.ti.com/ccs/esd/documents/users_guide/sdto_dss_handbook.html)

This example uses 4 HW breakpoints and 2 counters:

- HWBP\_1 : PC = start address of cla1Isr1
- HWBP\_2 : PC = end address of cla1Isr1
- CTM\_1 : Used to count the cla1Isr1 execution cycles. Configured in start-stop mode with start event as HWBP\_1 and stop event as HWBP\_2
- CTM\_2 : Used to count the number of times the system event CLA\_INTERRUPT1 event has occurred. Configured in rising-edge count mode with counting input as system event CLA\_INTERRUPT1 (INP\_SEL[26])

#### *External Connections*

- connect A0 to EPWM4A

#### *Watch Variables*

- ISR\_count - A counter that signifies how many times cla1ISR1 executes

#### *Profiling Script Output*

- Current ISR cycle count (CTM\_1)
- Max ISR cycle count (maximum value of CTM\_1)
- Interrupt occurrence count (CTM\_2)

### **13.8.2.11 ERAD Profiling Interrupts**

FILE: erad\_ex4\_profile\_interrupt.c

This example shows how an ISR can be profiled by ERAD. The CPU timer generates interrupts periodically. We set up the counters to count the CPU cycles elapsed while executing the ISR, to count the number of interrupts, the number of ISR executions and the CPU cycles elapsed between the interrupt and the execution of the ISR.

This example uses 2 bus comparators and 4 counters:

- BUSCOMP\_1 : PC = start address of cpuTimer1ISR
- BUSCOMP\_2 : PC = address of cpuTimer1IntCount variable access. This specifies the end address of the code of interest.
- COUNTER\_1 : Used to count the cpuTimer1ISR execution cycles. Configured in start-stop mode with start event as BUSCOMP\_1 and stop event as BUSCOMP\_2
- COUNTER\_2 : Used to count the number of times the system event TIMER1\_TINT1 has occurred. Configured in rising-edge count mode with counting input as system event TIMER1\_TINT1
- COUNTER\_3 : Used to count the number of times cputimer2ISR executes. Configured in rising-edge count mode with counting input as BUSCOMP\_1
- COUNTER\_4 : Used to count the latency from the system event TIMER1\_TINT1 to cpuTimer1ISR entry. Configured in start-stop mode with start event as TIMER1\_TINT1 and stop event as BUSCOMP\_1

We configure the COUNTER1 to generate an interrupt once it reaches a threshold value.

#### *External Connections*

- None

#### *Profiling Output*

- Current ISR cycle count (COUNTER\_1)
- Interrupt occurrence count (COUNTER\_2)
- ISR execution count (COUNTER\_3)
- ISR entry delay cycle count (maximum value of COUNTER\_4)
- x - To show that the ISR executed

#### 13.8.2.12 ERAD Profiling Interrupts

FILE: `erad_ex4_profile_interrupt_syscfg.c`

This example shows how an ISR can be profiled by ERAD. The CPU timer generates interrupts periodically. We set up the counters to count the CPU cycles elapsed while executing the ISR, to count the number of interrupts, the number of ISR executions and the CPU cycles elapsed between the interrupt and the execution of the ISR.

This example uses 2 bus comparators and 4 counters:

- BUSCOMP\_1 : PC = start address of `cpuTimer1ISR`
- BUSCOMP\_2 : PC = address of `cpuTimer1IntCount` variable access. This specifies the end address of the code of interest.
- COUNTER\_1 : Used to count the `cpuTimer1ISR` execution cycles. Configured in start-stop mode with start event as BUSCOMP\_1 and stop event as BUSCOMP\_2
- COUNTER\_2 : Used to count the number of times the system event `TIMER1_TINT1` has occurred. Configured in rising-edge count mode with counting input as system event `TIMER1_TINT1`
- COUNTER\_3 : Used to count the number of times `cpuTimer2ISR` executes. Configured in rising-edge count mode with counting input as BUSCOMP\_1
- COUNTER\_4 : Used to count the latency from the system event `TIMER1_TINT1` to `cpuTimer1ISR` entry. Configured in start-stop mode with start event as `TIMER1_TINT1` and stop event as BUSCOMP\_1

We configure the COUNTER1 to generate an interrupt once it reaches a threshold value.

#### *External Connections*

- None

#### *Profiling Output*

- Current ISR cycle count (COUNTER\_1)
- Interrupt occurrence count (COUNTER\_2)
- ISR execution count (COUNTER\_3)
- ISR entry delay cycle count (maximum value of COUNTER\_4)
- x - To show that the ISR executed

#### 13.8.2.13 ERAD MEMORY ACCESS RESTRICT

FILE: `erad_ex5_restricted_write_detect.c`

This example uses BUSCOMP1 to monitor the Data Write Address Bus. It monitors the bus and generates an RTOS interrupt if a certain region of memory is accessed by the PC. The user may disable the Bus Comparator to access that region.

Use the COM port (Baud=9600) to try to write to the restricted area.

#### *Watch Variables*

- x : stores the number of times the region of memory is accessed

#### *External Connections*

- None

#### 13.8.2.14 ERAD INTERRUPT ORDER

FILE: `erad_ex6_interrupt_order.c`

This example uses a COUNTER to monitor the sequence of ISRs executed. An interrupt is generated if the ISRs executed are not in the expected order. The expected order is CPUtimer0 ,then CPUtimer1 and then CPUtimer2

The counter is configured in Start-Stop Mode to count the number of times CPUtimer2 interrupt occurs between the CPUtimer0 interrupt and CPUtimer1 ISRs. Ideally, this count should be zero if the interrupts are occurring in the expected order. we configure a threshold value of 1 to generate an RTOS interrupt. This indicates that the CPUtimer2 interrupt has come out of order.

For demonstration purposes, this example disables CPUtimer1 to simulate this error.

#### *Watch Variables*

- `cpuTimer0IntCount`: Number of executions of ISR0
- `cpuTimer1IntCount`: Number of executions of ISR1
- `cpuTimer2IntCount`: Number of executions of ISR2

#### *External Connections*

- None

#### **13.8.2.15 ERAD AND CLB**

FILE: `erad_ex7_reg_write_clb.c`

This example uses 4 BUS COMPARATORS of ERAD along with the CLB. One bus comparator monitors a write to x, another one monitors a write to y. The other two monitor a write of 0x1 and 0x0. By using the LUTs in the CLB1 tile, we can monitor a write of 0x1 to x or 0x0 to x. These are used to change the state of FSM2 in the CLB1 tile. If y is accessed before writing a 0x1 to x, an interrupt is generated and y is changed to 0x0 again. The LED2 indicates when access to y is allowed(it is off at this point) The LED1 indicates if an invalid access is attempted. A COUNTER in ERAD is used to count the number of access attempts to y.

#### *Watch Variables*

- y
- x
- a - counts the number of access attempts to y

#### *External Connections*

None

#### **13.8.2.16 ERAD PWM PROTECTION**

FILE: `erad_ex8_pwm_protection.c`

This example uses a BUS COMPARATOR and the CLB to detect the event when the delay between the interrupt and the ISR execution is longer than expected. The PWM output is also tripped in this case.

#### *Watch Variables*

- `adcAResults` stores the results of the conversions from the ADC

#### *External Connections*

- Monitor the PWM output (GPIO0)

## 13.9 ERAD Registers

This Section describes the ERAD Registers.

### 13.9.1 ERAD Base Address Table

**Table 13-6. ERAD Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
EradGlobalRegs	ERAD_GLOBAL_REGS	ERAD_GLOBAL_BASE	0x0005_E800	YES	-	-	YES
EradHWbp1Regs	ERAD_HWBP_REGS	ERAD_HWBP1_BASE	0x0005_E900	YES	-	-	YES
EradHWbp2Regs	ERAD_HWBP_REGS	ERAD_HWBP2_BASE	0x0005_E908	YES	-	-	YES
EradHWbp3Regs	ERAD_HWBP_REGS	ERAD_HWBP3_BASE	0x0005_E910	YES	-	-	YES
EradHWbp4Regs	ERAD_HWBP_REGS	ERAD_HWBP4_BASE	0x0005_E918	YES	-	-	YES
EradHWbp5Regs	ERAD_HWBP_REGS	ERAD_HWBP5_BASE	0x0005_E920	YES	-	-	YES
EradHWbp6Regs	ERAD_HWBP_REGS	ERAD_HWBP6_BASE	0x0005_E928	YES	-	-	YES
EradHWbp7Regs	ERAD_HWBP_REGS	ERAD_HWBP7_BASE	0x0005_E930	YES	-	-	YES
EradHWbp8Regs	ERAD_HWBP_REGS	ERAD_HWBP8_BASE	0x0005_E938	YES	-	-	YES
EradCounter1Regs	ERAD_COUNTER_REGS	ERAD_COUNTER1_BASE	0x0005_E980	YES	-	-	YES
EradCounter2Regs	ERAD_COUNTER_REGS	ERAD_COUNTER2_BASE	0x0005_E990	YES	-	-	YES
EradCounter3Regs	ERAD_COUNTER_REGS	ERAD_COUNTER3_BASE	0x0005_E9A0	YES	-	-	YES
EradCounter4Regs	ERAD_COUNTER_REGS	ERAD_COUNTER4_BASE	0x0005_E9B0	YES	-	-	YES
EradCRCGlobalRegs	ERAD_CRC_GLOBAL_REGS	ERAD_CRC_GLOBAL_BASE	0x0005_EA00	YES	-	-	YES
EradCRC1Regs	ERAD_CRC_REGS	ERAD_CRC1_BASE	0x0005_EA10	YES	-	-	YES
EradCRC2Regs	ERAD_CRC_REGS	ERAD_CRC2_BASE	0x0005_EA20	YES	-	-	YES
EradCRC3Regs	ERAD_CRC_REGS	ERAD_CRC3_BASE	0x0005_EA30	YES	-	-	YES
EradCRC4Regs	ERAD_CRC_REGS	ERAD_CRC4_BASE	0x0005_EA40	YES	-	-	YES
EradCRC5Regs	ERAD_CRC_REGS	ERAD_CRC5_BASE	0x0005_EA50	YES	-	-	YES
EradCRC6Regs	ERAD_CRC_REGS	ERAD_CRC6_BASE	0x0005_EA60	YES	-	-	YES
EradCRC7Regs	ERAD_CRC_REGS	ERAD_CRC7_BASE	0x0005_EA70	YES	-	-	YES
EradCRC8Regs	ERAD_CRC_REGS	ERAD_CRC8_BASE	0x0005_EA80	YES	-	-	YES
EradPCTraceRegs	PCTRACE_REGS	ERAD_PCTRACE_BASE	0x0005_EAD0	YES	-	-	YES
EradPCTraceBufferRegs	PCTRACE_BUFFER_REGS	ERAD_PCTRACE_BUFFER_BASE	0x0005_FE00	YES	-	-	YES

### 13.9.2 ERAD\_GLOBAL\_REGS Registers

Table 13-7 lists the memory-mapped registers for the ERAD\_GLOBAL\_REGS registers. All register offset addresses not listed in Table 13-7 should be considered as reserved locations and the register contents should not be modified.

**Table 13-7. ERAD\_GLOBAL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	GLBL_EVENT_STAT	Global Event Status Register		<a href="#">Go</a>
4h	GLBL_HALT_STAT	Global Halt Status Register		<a href="#">Go</a>
8h	GLBL_ENABLE	Global Enable Register	EALLOW	<a href="#">Go</a>
Ch	GLBL_CTM_RESET	Global Counter Reset	EALLOW	<a href="#">Go</a>
10h	GLBL_NMI_CTL	Global Debug NMI control	EALLOW	<a href="#">Go</a>
14h	GLBL_OWNER	Global Ownership	EALLOW	<a href="#">Go</a>
18h	GLBL_EVENT_AND_MASK	Global Bus Comparator Event AND Mask Register	EALLOW	<a href="#">Go</a>
1Ch	GLBL_EVENT_OR_MASK	Global Bus Comparator Event OR Mask Register	EALLOW	<a href="#">Go</a>
20h	GLBL_AND_EVENT_INT_MASK	Global AND Event Interrupt Mask Register	EALLOW	<a href="#">Go</a>
24h	GLBL_OR_EVENT_INT_MASK	Global OR Event Interrupt Mask Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-8 shows the codes that are used for access types in this section.

**Table 13-8. ERAD\_GLOBAL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value



### 13.9.2.1 GLBL\_EVENT\_STAT Register (Offset = 0h) [Reset = 0000h]

GLBL\_EVENT\_STAT is shown in [Figure 13-8](#) and described in [Table 13-9](#).

Return to the [Summary Table](#).

This register contains one bit for each of the bus comparator modules and the counter modules that are present in a device. Each bit directly reflects the state of the EVENT\_FIRED bit of the corresponding module. This facilitates software to just read one register and find out if any of the debug modules had fired.

**Figure 13-8. GLBL\_EVENT\_STAT Register**

15	14	13	12	11	10	9	8
RESERVED				CTM4	CTM3	CTM2	CTM1
R-0h				R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
HWBP8	HWBP7	HWBP6	HWBP5	HWBP4	HWBP3	HWBP2	HWBP1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 13-9. GLBL\_EVENT\_STAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	CTM4	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Counter unit 4. 0 No Event 1 Event Fired Reset type: ERAD_RESET
10	CTM3	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Counter unit 3. 0 No Event 1 Event Fired Reset type: ERAD_RESET
9	CTM2	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Counter unit 2. 0 No Event 1 Event Fired Reset type: ERAD_RESET
8	CTM1	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Counter unit 1. 0 No Event 1 Event Fired Reset type: ERAD_RESET
7	HWBP8	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 8. 0 No Event 1 Event Fired Reset type: ERAD_RESET
6	HWBP7	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 7. 0 No Event 1 Event Fired Reset type: ERAD_RESET
5	HWBP6	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 6. 0 No Event 1 Event Fired Reset type: ERAD_RESET

**Table 13-9. GLBL\_EVENT\_STAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	HWBP5	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 5. 0 No Event 1 Event Fired Reset type: ERAD_RESET
3	HWBP4	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 4. 0 No Event 1 Event Fired Reset type: ERAD_RESET
2	HWBP3	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 3. 0 No Event 1 Event Fired Reset type: ERAD_RESET
1	HWBP2	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 2. 0 No Event 1 Event Fired Reset type: ERAD_RESET
0	HWBP1	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 1. 0 No Event 1 Event Fired Reset type: ERAD_RESET

### 13.9.2.2 GLBL\_HALT\_STAT Register (Offset = 4h) [Reset = 0000h]

GLBL\_HALT\_STAT is shown in [Figure 13-9](#) and described in [Table 13-10](#).

Return to the [Summary Table](#).

This register contains one bit for each of the bus comparator modules and the counter modules that are present in a device. Each bit directly reflects the state of the EVENT\_FIRED status bit. This facilitates software to just read one register and find out if any of the debug modules have fired.

**Figure 13-9. GLBL\_HALT\_STAT Register**

15	14	13	12	11	10	9	8
RESERVED				CTM4	CTM3	CTM2	CTM1
R-0h				R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
HWBP8	HWBP7	HWBP6	HWBP5	HWBP4	HWBP3	HWBP2	HWBP1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 13-10. GLBL\_HALT\_STAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	CTM4	R	0h	This bit directly reflects the state of the completed bit of the Counter unit 4. 0 No Event 1 Event Fired Reset type: ERAD_RESET
10	CTM3	R	0h	This bit directly reflects the state of the completed bit of the Counter unit 3. 0 No Event 1 Event Fired Reset type: ERAD_RESET
9	CTM2	R	0h	This bit directly reflects the state of the completed bit of the Counter unit 2. 0 No Event 1 Event Fired Reset type: ERAD_RESET
8	CTM1	R	0h	This bit directly reflects the state of the completed bit of the Counter unit 1. 0 No Event 1 Event Fired Reset type: ERAD_RESET
7	HWBP8	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 8. 0 Not Completed 1 Completed Reset type: ERAD_RESET
6	HWBP7	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 7. 0 Not Completed 1 Completed Reset type: ERAD_RESET
5	HWBP6	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 6. 0 Not Completed 1 Completed Reset type: ERAD_RESET

**Table 13-10. GLBL\_HALT\_STAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	HWBP5	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 5. 0 Not Completed 1 Completed Reset type: ERAD_RESET
3	HWBP4	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 4. 0 Not Completed 1 Completed Reset type: ERAD_RESET
2	HWBP3	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 3. 0 Not Completed 1 Completed Reset type: ERAD_RESET
1	HWBP2	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 2. 0 Not Completed 1 Completed Reset type: ERAD_RESET
0	HWBP1	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 1. 0 Not Completed 1 Completed Reset type: ERAD_RESET

### 13.9.2.3 GLBL\_ENABLE Register (Offset = 8h) [Reset = 0000h]

GLBL\_ENABLE is shown in [Figure 13-10](#) and described in [Table 13-11](#).

Return to the [Summary Table](#).

This register contains one bit for each of the bus comparator modules and the counter modules that are present in a device. Each bit directly acts as a global enable for the corresponding module. This bit has to be set to 1 for the module to be functional.

**Figure 13-10. GLBL\_ENABLE Register**

15	14	13	12	11	10	9	8
RESERVED				CTM4	CTM3	CTM2	CTM1
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
HWBP8	HWBP7	HWBP6	HWBP5	HWBP4	HWBP3	HWBP2	HWBP1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 13-11. GLBL\_ENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	CTM4	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Counter unit 4. 0 Disabled 1 Enabled Reset type: ERAD_RESET
10	CTM3	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Counter unit 3. 0 Disabled 1 Enabled Reset type: ERAD_RESET
9	CTM2	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Counter unit 2. 0 Disabled 1 Enabled Reset type: ERAD_RESET
8	CTM1	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Counter unit 1. 0 Disabled 1 Enabled Reset type: ERAD_RESET
7	HWBP8	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 8. 0 Disabled 1 Enabled Reset type: ERAD_RESET
6	HWBP7	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 7. 0 Disabled 1 Enabled Reset type: ERAD_RESET
5	HWBP6	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 6. 0 Disabled 1 Enabled Reset type: ERAD_RESET

**Table 13-11. GLBL\_ENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	HWBP5	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 5. 0 Disabled 1 Enabled Reset type: ERAD_RESET
3	HWBP4	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 4. 0 Disabled 1 Enabled Reset type: ERAD_RESET
2	HWBP3	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 3. 0 Disabled 1 Enabled Reset type: ERAD_RESET
1	HWBP2	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 2. 0 Disabled 1 Enabled Reset type: ERAD_RESET
0	HWBP1	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 1. 0 Disabled 1 Enabled Reset type: ERAD_RESET

### 13.9.2.4 GLBL\_CTM\_RESET Register (Offset = Ch) [Reset = 0000h]

GLBL\_CTM\_RESET is shown in [Figure 13-11](#) and described in [Table 13-12](#).

Return to the [Summary Table](#).

This register contains one bit for each of the counter modules that are present in a device. Each bit directly acts as a reset for the counters for the corresponding module. (It does not affect anything else except resetting the counter.

Example: If the counter was previously incrementing before reset, then on a reset event the counter gets reset and continues to increment again).

**Figure 13-11. GLBL\_CTM\_RESET Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				CTM4	CTM3	CTM2	CTM1
R-0h				R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 13-12. GLBL\_CTM\_RESET Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	CTM4	R-0/W	0h	This bit directly resets the state the Counter unit 4. 0 No Effect 1 Reset Reset type: ERAD_RESET
2	CTM3	R-0/W	0h	This bit directly resets the state the Counter unit 3. 0 No Effect 1 Reset Reset type: ERAD_RESET
1	CTM2	R-0/W	0h	This bit directly resets the state the Counter unit 2. 0 No Effect 1 Reset Reset type: ERAD_RESET
0	CTM1	R-0/W	0h	This bit directly resets the state the Counter unit 1. 0 No Effect 1 Reset Reset type: ERAD_RESET

### 13.9.2.5 GLBL\_NMI\_CTL Register (Offset = 10h) [Reset = 0000h]

GLBL\_NMI\_CTL is shown in [Figure 13-12](#) and described in [Table 13-13](#).

Return to the [Summary Table](#).

This register contains one bit for each of the bus comparator modules and the counter modules that can cause an NMI to the CPU. When the corresponding bit of a unit is set to 1, then if an event occurs from that module, then an NMI will be generated.

**Figure 13-12. GLBL\_NMI\_CTL Register**

15	14	13	12	11	10	9	8
RESERVED				CTM4	CTM3	CTM2	CTM1
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
HWBP8	HWBP7	HWBP6	HWBP5	HWBP4	HWBP3	HWBP2	HWBP1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 13-13. GLBL\_NMI\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	CTM4	R/W	0h	This bit enables the generation of an NMI to the CPU by Counter unit 4. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
10	CTM3	R/W	0h	This bit enables the generation of an NMI to the CPU by Counter unit 3. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
9	CTM2	R/W	0h	This bit enables the generation of an NMI to the CPU by Counter unit 2. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
8	CTM1	R/W	0h	This bit enables the generation of an NMI to the CPU by Counter unit 1. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
7	HWBP8	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 8. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
6	HWBP7	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 7. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
5	HWBP6	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 6. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET



**Table 13-13. GBLBL\_NMI\_CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	HWBP5	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 5. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
3	HWBP4	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 4. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
2	HWBP3	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 3. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
1	HWBP2	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 2. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
0	HWBP1	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 1. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET

### 13.9.2.6 GLBL\_OWNER Register (Offset = 14h) [Reset = 0000h]

GLBL\_OWNER is shown in [Figure 13-13](#) and described in [Table 13-14](#).

Return to the [Summary Table](#).

Global Ownership

**Figure 13-13. GLBL\_OWNER Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						OWNER	
R-0h						R/W-0h	

**Table 13-14. GLBL\_OWNER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1-0	OWNER	R/W	0h	This register determines whether Application Code or Debugger owns this module or it's kept in No Owner state where debugger or application can access the module. 00 No Owner 01 Application owned 10 Debugger owned 11 Reserved Reset type: ERAD_RESET

### 13.9.2.7 GLBL\_EVENT\_AND\_MASK Register (Offset = 18h) [Reset = FFFFFFFFh]

GLBL\_EVENT\_AND\_MASK is shown in [Figure 13-14](#) and described in [Table 13-15](#).

Return to the [Summary Table](#).

Global Bus Comparator Event AND Mask Register

**Figure 13-14. GLBL\_EVENT\_AND\_MASK Register**

31	30	29	28	27	26	25	24
MASK4_HWBP 8	MASK4_HWBP 7	MASK4_HWBP 6	MASK4_HWBP 5	MASK4_HWBP 4	MASK4_HWBP 3	MASK4_HWBP 2	MASK4_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
MASK3_HWBP 8	MASK3_HWBP 7	MASK3_HWBP 6	MASK3_HWBP 5	MASK3_HWBP 4	MASK3_HWBP 3	MASK3_HWBP 2	MASK3_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
MASK2_HWBP 8	MASK2_HWBP 7	MASK2_HWBP 6	MASK2_HWBP 5	MASK2_HWBP 4	MASK2_HWBP 3	MASK2_HWBP 2	MASK2_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
MASK1_HWBP 8	MASK1_HWBP 7	MASK1_HWBP 6	MASK1_HWBP 5	MASK1_HWBP 4	MASK1_HWBP 3	MASK1_HWBP 2	MASK1_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 13-15. GLBL\_EVENT\_AND\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MASK4_HWBP8	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
30	MASK4_HWBP7	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
29	MASK4_HWBP6	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
28	MASK4_HWBP5	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET

**Table 13-15. GLBL\_EVENT\_AND\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MASK4_HWBP4	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
26	MASK4_HWBP3	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
25	MASK4_HWBP2	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
24	MASK4_HWBP1	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
23	MASK3_HWBP8	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
22	MASK3_HWBP7	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
21	MASK3_HWBP6	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
20	MASK3_HWBP5	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
19	MASK3_HWBP4	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET

**Table 13-15. GLBL\_EVENT\_AND\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	MASK3_HWBP3	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
17	MASK3_HWBP2	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
16	MASK3_HWBP1	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
15	MASK2_HWBP8	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
14	MASK2_HWBP7	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
13	MASK2_HWBP6	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
12	MASK2_HWBP5	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
11	MASK2_HWBP4	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
10	MASK2_HWBP3	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET

**Table 13-15. GLBL\_EVENT\_AND\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	MASK2_HWBP2	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
8	MASK2_HWBP1	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
7	MASK1_HWBP8	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET
6	MASK1_HWBP7	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET
5	MASK1_HWBP6	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET
4	MASK1_HWBP5	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET
3	MASK1_HWBP4	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET
2	MASK1_HWBP3	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET
1	MASK1_HWBP2	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET

**Table 13-15. GLOBL\_EVENT\_AND\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	MASK1_HWBP1	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET

### 13.9.2.8 GLBL\_EVENT\_OR\_MASK Register (Offset = 1Ch) [Reset = FFFFFFFh]

GLBL\_EVENT\_OR\_MASK is shown in Figure 13-15 and described in Table 13-16.

Return to the [Summary Table](#).

Global Bus Comparator Event OR Mask Register

**Figure 13-15. GLBL\_EVENT\_OR\_MASK Register**

31	30	29	28	27	26	25	24
MASK4_HWBP 8	MASK4_HWBP 7	MASK4_HWBP 6	MASK4_HWBP 5	MASK4_HWBP 4	MASK4_HWBP 3	MASK4_HWBP 2	MASK4_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
MASK3_HWBP 8	MASK3_HWBP 7	MASK3_HWBP 6	MASK3_HWBP 5	MASK3_HWBP 4	MASK3_HWBP 3	MASK3_HWBP 2	MASK3_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
MASK2_HWBP 8	MASK2_HWBP 7	MASK2_HWBP 6	MASK2_HWBP 5	MASK2_HWBP 4	MASK2_HWBP 3	MASK2_HWBP 2	MASK2_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
MASK1_HWBP 8	MASK1_HWBP 7	MASK1_HWBP 6	MASK1_HWBP 5	MASK1_HWBP 4	MASK1_HWBP 3	MASK1_HWBP 2	MASK1_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 13-16. GLBL\_EVENT\_OR\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MASK4_HWBP8	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
30	MASK4_HWBP7	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
29	MASK4_HWBP6	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
28	MASK4_HWBP5	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET



**Table 13-16. GLBL\_EVENT\_OR\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MASK4_HWBP4	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
26	MASK4_HWBP3	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
25	MASK4_HWBP2	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
24	MASK4_HWBP1	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
23	MASK3_HWBP8	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
22	MASK3_HWBP7	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
21	MASK3_HWBP6	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
20	MASK3_HWBP5	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
19	MASK3_HWBP4	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET

**Table 13-16. GLBL\_EVENT\_OR\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	MASK3_HWBP3	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
17	MASK3_HWBP2	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
16	MASK3_HWBP1	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
15	MASK2_HWBP8	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
14	MASK2_HWBP7	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
13	MASK2_HWBP6	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
12	MASK2_HWBP5	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
11	MASK2_HWBP4	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
10	MASK2_HWBP3	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET

**Table 13-16. GLBL\_EVENT\_OR\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	MASK2_HWBP2	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
8	MASK2_HWBP1	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
7	MASK1_HWBP8	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET
6	MASK1_HWBP7	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET
5	MASK1_HWBP6	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET
4	MASK1_HWBP5	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET
3	MASK1_HWBP4	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET
2	MASK1_HWBP3	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET
1	MASK1_HWBP2	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET

**Table 13-16. GLBL\_EVENT\_OR\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	MASK1_HWBP1	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET

### 13.9.2.9 GBLBL\_AND\_EVENT\_INT\_MASK Register (Offset = 20h) [Reset = 0000h]

GBLBL\_AND\_EVENT\_INT\_MASK is shown in [Figure 13-16](#) and described in [Table 13-17](#).

Return to the [Summary Table](#).

Global AND Event Interrupt Mask Register

**Figure 13-16. GBLBL\_AND\_EVENT\_INT\_MASK Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RTOSINT_MAS K4	RTOSINT_MAS K3	RTOSINT_MAS K2	RTOSINT_MAS K1
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 13-17. GBLBL\_AND\_EVENT\_INT\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	RTOSINT_MASK4	R/W	0h	RTOSINT generation mask for global AND events MASK4: 1 Corresponding GLOBAL_EVENT_AND is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_AND is disabled for RTOSINT generation Reset type: ERAD_RESET
2	RTOSINT_MASK3	R/W	0h	RTOSINT generation mask for global AND events MASK3: 1 Corresponding GLOBAL_EVENT_AND is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_AND is disabled for RTOSINT generation Reset type: ERAD_RESET
1	RTOSINT_MASK2	R/W	0h	RTOSINT generation mask for global AND events MASK2: 1 Corresponding GLOBAL_EVENT_AND is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_AND is disabled for RTOSINT generation Reset type: ERAD_RESET
0	RTOSINT_MASK1	R/W	0h	RTOSINT generation mask for global AND events MASK1: 1 Corresponding GLOBAL_EVENT_AND is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_AND is disabled for RTOSINT generation Reset type: ERAD_RESET

### 13.9.2.10 GBL\_OR\_EVENT\_INT\_MASK Register (Offset = 24h) [Reset = 0000h]

GBL\_OR\_EVENT\_INT\_MASK is shown in [Figure 13-17](#) and described in [Table 13-18](#).

Return to the [Summary Table](#).

Global OR Event Interrupt Mask Register

**Figure 13-17. GBL\_OR\_EVENT\_INT\_MASK Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RTOSINT_MAS K4	RTOSINT_MAS K3	RTOSINT_MAS K2	RTOSINT_MAS K1
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 13-18. GBL\_OR\_EVENT\_INT\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	RTOSINT_MASK4	R/W	0h	RTOSINT generation mask for global OR events MASK3: 1 Corresponding GLOBAL_EVENT_OR is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_OR is disabled for RTOSINT generation Reset type: ERAD_RESET
2	RTOSINT_MASK3	R/W	0h	RTOSINT generation mask for global OR events MASK2: 1 Corresponding GLOBAL_EVENT_OR is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_OR is disabled for RTOSINT generation Reset type: ERAD_RESET
1	RTOSINT_MASK2	R/W	0h	RTOSINT generation mask for global OR events MASK2: 1 Corresponding GLOBAL_EVENT_OR is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_OR is disabled for RTOSINT generation Reset type: ERAD_RESET
0	RTOSINT_MASK1	R/W	0h	RTOSINT generation mask for global OR events MASK1: 1 Corresponding GLOBAL_EVENT_OR is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_OR is disabled for RTOSINT generation Reset type: ERAD_RESET

### 13.9.3 ERAD\_HWBP\_REGS Registers

Table 13-19 lists the memory-mapped registers for the ERAD\_HWBP\_REGS registers. All register offset addresses not listed in Table 13-19 should be considered as reserved locations and the register contents should not be modified.

**Table 13-19. ERAD\_HWBP\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	HWBP_MASK	HWBP (EBC) Mask Register	EALLOW	<a href="#">Go</a>
4h	HWBP_REF	HWBP (EBC) Reference Register	EALLOW	<a href="#">Go</a>
8h	HWBP_CLEAR	HWBP (EBC) Clear Register	EALLOW	<a href="#">Go</a>
Ch	HWBP_CNTL	HWBP (EBC) Control Register	EALLOW	<a href="#">Go</a>
Eh	HWBP_STATUS	HWBP (EBC) Status Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-20 shows the codes that are used for access types in this section.

**Table 13-20. ERAD\_HWBP\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 13.9.3.1 HWBP\_MASK Register (Offset = 0h) [Reset = 0000000h]

HWBP\_MASK is shown in [Figure 13-18](#) and described in [Table 13-21](#).

Return to the [Summary Table](#).

HWBP (EBC) Mask Register

**Figure 13-18. HWBP\_MASK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MASK																															
R/W-0h																															

**Table 13-21. HWBP\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MASK	R/W	0h	This register contains address mask for comparison. The contents of this register are used along with the reference register to determine the address match. The equation used to determine a match is as follows. Match is true if, $(\text{address}   \text{mask}) == (\text{ref}   \text{mask})$ This register is writable by CPU only if application owns the unit and if EALLOW is set. Otherwise, the writes are ignored. The register is writable by the debugger only if the debugger owns this unit. Otherwise, the writes are ignored. Reset type: ERAD_RESET



### 13.9.3.2 HWBP\_REF Register (Offset = 4h) [Reset = 0000000h]

HWBP\_REF is shown in [Figure 13-19](#) and described in [Table 13-22](#).

Return to the [Summary Table](#).

HWBP (EBC) Reference Register

**Figure 13-19. HWBP\_REF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
REF																															
R/W-0h																															

**Table 13-22. HWBP\_REF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	REF	R/W	0h	<p>This register contains the reference address for comparison. The contents of this register are used along with the mask register to determine the address match. The equation used to determine a match is as follows. Match is true if,</p> $(\text{address}   \text{mask}) == (\text{ref}   \text{mask})$ <p>This register is writable by CPU only if application owns the unit and if EALLOW is set. Otherwise, the writes are ignored. The register is writable by the debugger only if the debugger owns this unit. Otherwise, the writes are ignored.</p> <p>Reset type: ERAD_RESET</p>

### 13.9.3.3 HWBP\_CLEAR Register (Offset = 8h) [Reset = 0000h]

HWBP\_CLEAR is shown in [Figure 13-20](#) and described in [Table 13-23](#).

Return to the [Summary Table](#).

HWBP (EBC) Clear Register

**Figure 13-20. HWBP\_CLEAR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EVENT_CLR
R-0h							R-0/W-0h

**Table 13-23. HWBP\_CLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	EVENT_CLR	R-0/W	0h	Event Clear register: 0 No action. 1 A write with this bit set to 1 will clear the sticky EVENT_FIRED bit in the HWBP_STATUS register and bring the Breakpoint Module statemachine status back to IDLE. Reads of this bit position will always return a 0. Reset type: ERAD_RESET

### 13.9.3.4 HWBP\_CNTL Register (Offset = Ch) [Reset = 0000h]

HWBP\_CNTL is shown in [Figure 13-21](#) and described in [Table 13-24](#).

Return to the [Summary Table](#).

HWBP (EBC) Control Register

**Figure 13-21. HWBP\_CNTL Register**

15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	COMP_MODE	
R-0h				R/W-0h	R-0h	R/W-0h	
7	6	5	4	3	2	1	0
COMP_MODE	RTOSINT	STOP	BUS_SEL			RESERVED	
R/W-0h	R/W-0h	R/W-0h	R/W-0h			R-0h	

**Table 13-24. HWBP\_CNTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R	0h	Reserved
9-7	COMP_MODE	R/W	0h	Enhanced Bus Comparator (EBC) compare modes: 000 Regular masked compare HWBP_MSK will be ignored for the following modes: 100 Bus value GT HWBP_REF 101 Bus value GE HWBP_REF 110 Bus value LT HWBP_REF 111 Bus value LE HWBP_REF GT means Greater Than GE means Greater or Equal LT means Less Than LE means Lesser or Equal Reset type: ERAD_RESET
6	RTOSINT	R/W	0h	This bit decides whether the Enhanced Bus Comparator (EBC) unit will generate RTOSINTn interrupt when event matches occur. Note that the event outputs will always be generated regardless of the state of this bit. 0 The Enhanced Bus Comparator (EBC) unit will not cause any action towards the CPU. 1 The Enhanced Bus Comparator (EBC) unit will assert RTOSINTn for matching data accesses and trace tags for matching program fetches. Reset type: ERAD_RESET
5	STOP	R/W	0h	This bit decides whether the Enhanced Bus Comparator (EBC) unit will generate CPU halting signals when event matches occur. Note that the event outputs will always be generated regardless of the state of this bit. 0 The Enhanced Bus Comparator (EBC) unit will not cause any action towards halting the CPU. 1 The Enhanced Bus Comparator (EBC) unit will assert ANASTOP for matching data accesses and break tags for matching program fetches. These can cause the CPU to HALT Reset type: ERAD_RESET

**Table 13-24. HWBP\_CNTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-1	BUS_SEL	R/W	0h	These bits are used to select which CPU buses will be used for comparison to generate the match events. For each bus selected, the corresponding strobes will automatically be selected to determine valid accesses. 0000 PAB for instruction fetches 0001 VPC 0010 DWAB for data write accesses 0011 DRAB for data read accesses 0100 DWDB for write data match 0101 DRDB for read data match 0110 VPC Instruction aligned match 0111 VPC R1 aligned match 1000 VPC R2 aligned match 1001 VPC W aligned match All other combinations are RESERVED. Reset type: ERAD_RESET
0	RESERVED	R	0h	Reserved

### 13.9.3.5 HWBP\_STATUS Register (Offset = Eh) [Reset = 0400h]

HWBP\_STATUS is shown in [Figure 13-22](#) and described in [Table 13-25](#).

Return to the [Summary Table](#).

HWBP (EBC) Status Register

**Figure 13-22. HWBP\_STATUS Register**

15	14	13	12	11	10	9	8
STATUS		MODULE_ID					
R-0h		R-4h					
7	6	5	4	3	2	1	0
RESERVED							EVENT_FIRED
R-0h							R-0h

**Table 13-25. HWBP\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	STATUS	R	0h	Bus comparator status: 00 Idle 10 Enabled 11 Completed Reset type: ERAD_RESET
13-8	MODULE_ID	R	4h	These bits are always a constant representing a unique identification for the Enhanced Bus Comparator (EBC) unit. Reset type: ERAD_RESET
7-1	RESERVED	R	0h	Reserved
0	EVENT_FIRED	R	0h	This is a sticky bit which gets set every time the HWBP (EBC) unit generates a match event. This will be used by software to figure out whether this HWBP module fired an event or not. This bit will get cleared by writing a '1' to bit 0 of the HWBP_CLEAR register. Reset type: ERAD_RESET

### 13.9.4 ERAD\_COUNTER\_REGS Registers

Table 13-26 lists the memory-mapped registers for the ERAD\_COUNTER\_REGS registers. All register offset addresses not listed in Table 13-26 should be considered as reserved locations and the register contents should not be modified.

**Table 13-26. ERAD\_COUNTER\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CTM_CNTL	Counter Control Register	EALLOW	<a href="#">Go</a>
2h	CTM_STATUS	Counter Status Register	EALLOW	<a href="#">Go</a>
4h	CTM_REF	Counter Reference Register	EALLOW	<a href="#">Go</a>
8h	CTM_COUNT	Counter Current Value Register	EALLOW	<a href="#">Go</a>
Ch	CTM_MAX_COUNT	Counter Max Count Value Register	EALLOW	<a href="#">Go</a>
10h	CTM_INPUT_SEL	Counter Input Select Register	EALLOW	<a href="#">Go</a>
12h	CTM_CLEAR	Counter Clear Register	EALLOW	<a href="#">Go</a>
14h	CTM_INPUT_SEL_2	Counter Input Select Extension Register	EALLOW	<a href="#">Go</a>
16h	CTM_INPUT_COND	Counter Input Conditioning Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-27 shows the codes that are used for access types in this section.

**Table 13-27. ERAD\_COUNTER\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 13.9.4.1 CTM\_CNTL Register (Offset = 0h) [Reset = 0000h]

CTM\_CNTL is shown in [Figure 13-23](#) and described in [Table 13-28](#).

Return to the [Summary Table](#).

Counter Control Register

**Figure 13-23. CTM\_CNTL Register**

15	14	13	12	11	10	9	8
RESERVED				CNT_INP_SEL_EN	RST_EN	RESERVED	START_STOP_CUMULATIVE
R-0h				R/W-0h	R/W-0h	R-0h	R/W-0h
7	6	5	4	3	2	1	0
RTOSINT	STOP	RESERVED	RST_ON_MAT_CH	EVENT_MODE	START_STOP_MODE	RESERVED	
R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	

**Table 13-28. CTM\_CNTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	CNT_INP_SEL_EN	R/W	0h	0 = Disable using the input_select register for the count input. The counter will always count CPU cycles. 1 = Enable using the input_select register for the count input. The counter will count the event selected by the count input register. Reset type: ERAD_RESET
10	RST_EN	R/W	0h	This bit decides if the reset input is enabled or not. Setting this to 1 will cause the counter to reset to zero whenever the selected reset input goes active high. No event will be generated when the counter is reset. Setting this bit to 0 will cause the counter to ignore the reset inputs. Reset type: ERAD_RESET
9	RESERVED	R	0h	Reserved
8	START_STOP_CUMULATIVE	R/W	0h	This bit decides whether the counter counts to give the cumulative cycle count for 'n' number of successive start stop events or clears the counter on every stop event to record the MAX_COUNT across successive start stop sequences. 0 When in START_STOP mode counter gets cleared on every stop event and MAX_COUNT records the max value 1 When in START_STOP mode counter keeps counting between successive start stop events to generate a cumulative count w/o clearing the counter on any stop events. MAX_COUNT register is invalid when this bit is set. Reset type: ERAD_RESET
7	RTOSINT	R/W	0h	This bit decides whether the counter module will generate RTOSINTn interrupt when count value matches the reference. Note that the event outputs will always be generated regardless of the state of this bit. 0 The counter unit will not cause any action towards the CPU. 1 The counter unit will assert RTOSINTn when the count value matches the reference value. Reset type: ERAD_RESET

**Table 13-28. CTM\_CNTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	STOP	R/W	0h	This bit decides whether the counter module will generate a watchpoint to the CPU when the count value matches the reference. Note that the event outputs will always be generated regardless of the state of this bit. 0 The counter unit will not generate a watchpoint. 1 The counter unit will assert ANASTOP when the count value matches the reference. Reset type: ERAD_RESET
5	RESERVED	R	0h	Reserved
4	RST_ON_MATCH	R/W	0h	This bit is used to decide whether the counter will reset to zero once it reaches the reference value. 0 Counter will stay at the reference value and the counter will go to COMPLETED state and further counting will be stopped. 1 The counter will reset to zero once it reaches the match value and will stay enabled. Reset type: ERAD_RESET
3	EVENT_MODE	R/W	0h	This bit is used to decide whether the counter will count the level of the event or the edge of the event. 0 Counter will increment the count as long as the count input is active high. 1 The counter will count only on the rising edge of the count input. Reset type: ERAD_RESET
2	START_STOP_MODE	R/W	0h	This bit is used to decide whether the counter will count in the START_STOP mode or not. 0 Normal count mode. The counter will not depend on the START and STOP events 1 This is the START-STOP mode of the counter. The counter will start counting only after the START input has been asserted. It will continue to count the selected event till the STOP event is seen. Reset type: ERAD_RESET
1-0	RESERVED	R	0h	Reserved



### 13.9.4.2 CTM\_STATUS Register (Offset = 2h) [Reset = 0010h]

CTM\_STATUS is shown in [Figure 13-24](#) and described in [Table 13-29](#).

Return to the [Summary Table](#).

Counter Status Register

**Figure 13-24. CTM\_STATUS Register**

15	14	13	12	11	10	9	8
STATUS				MODULE_ID			
R-0h				R-4h			
7	6	5	4	3	2	1	0
MODULE_ID						OVERFLOW	EVENT_FIRED
R-4h						R-0h	R-0h

**Table 13-29. CTM\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	STATUS	R	0h	Counter unit status, 00 Idle 10 Enabled 11 Completed Reset type: ERAD_RESET
11-2	MODULE_ID	R	4h	These bits are always a constant representing a unique identification for the trigger unit. Reset type: ERAD_RESET
1	OVERFLOW	R	0h	This is a sticky bit which gets set every time the counter overflows and wraps around after reaching 0xffffffff. This bit will get cleared by writing a '1' to bit 9 of the CTM_CNTL register. Reset type: ERAD_RESET
0	EVENT_FIRED	R	0h	This is a sticky bit which gets set every time the CTM unit generates a match event. This will be used by software to figure out whether this CTM module fired an event or not. This bit will get cleared by writing a '1' to bit 9 of the CTM_CNTL register. Reset type: ERAD_RESET

### 13.9.4.3 CTM\_REF Register (Offset = 4h) [Reset = 00000000h]

CTM\_REF is shown in [Figure 13-25](#) and described in [Table 13-30](#).

Return to the [Summary Table](#).

Counter Reference Register

**Figure 13-25. CTM\_REF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
REF																															
R/W-0h																															

**Table 13-30. CTM\_REF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	REF	R/W	0h	This register contains the counter reference value for comparison. The counter will generate an event if the count value matches the reference register (considering both upper and lower half of the register). This register is writable by CPU only if application owns the unit and if EALLOW is set. Otherwise, the writes are ignored. The register is writable by the debugger only if the debugger owns this unit. Otherwise, the writes are ignored. Reference match is enabled only when a non zero value is programmed on one of the REF register. Reset type: ERAD_RESET

### 13.9.4.4 CTM\_COUNT Register (Offset = 8h) [Reset = 0000000h]

CTM\_COUNT is shown in [Figure 13-26](#) and described in [Table 13-31](#).

Return to the [Summary Table](#).

Counter Current Value Register

**Figure 13-26. CTM\_COUNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COUNT																															
R/W-0h																															

**Table 13-31. CTM\_COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COUNT	R/W	0h	<p>This register contains the current count value. The counter will generate an event if the count value matches the reference register (considering both upper and lower half of the register).</p> <p>This register is writable by CPU only if application owns the unit and if EALLOW is set. Otherwise, the writes are ignored.</p> <p>The register is writable by the debugger only if the debugger owns this unit. Otherwise, the writes are ignored.</p> <p>Reset type: ERAD_RESET</p>

### 13.9.4.5 CTM\_MAX\_COUNT Register (Offset = Ch) [Reset = 0000000h]

CTM\_MAX\_COUNT is shown in [Figure 13-27](#) and described in [Table 13-32](#).

Return to the [Summary Table](#).

Counter Max Count Value Register

**Figure 13-27. CTM\_MAX\_COUNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAX_COUNT																															
R/W-0h																															

**Table 13-32. CTM\_MAX\_COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MAX_COUNT	R/W	0h	This register contains the maximum recorded counter value. This is relevant only in the Start Stop mode of operation. This register is writable by CPU only if application owns the unit and if EALLOW is set. Otherwise, the writes are ignored. The register is writable by the debugger only if the debugger owns this unit. Otherwise, the writes are ignored. Reset type: ERAD_RESET

### 13.9.4.6 CTM\_INPUT\_SEL Register (Offset = 10h) [Reset = 0000h]

CTM\_INPUT\_SEL is shown in [Figure 13-28](#) and described in [Table 13-33](#).

Return to the [Summary Table](#).

Counter Input Select Register

**Figure 13-28. CTM\_INPUT\_SEL Register**

15	14	13	12	11	10	9	8
STA_INP_SEL							
R/W-0h							
7	6	5	4	3	2	1	0
CNT_INP_SEL							
R/W-0h							

**Table 13-33. CTM\_INPUT\_SEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	STA_INP_SEL	R/W	0h	These bits decide which of the inputs will be selected as the START event for the counter. These inputs will be hooked up to the event outputs from the breakpoint module, counter module and to other system events. The usage of these bits are relevant only in the START_STOP mode of counting. Reset type: ERAD_RESET
7-0	CNT_INP_SEL	R/W	0h	These bits decide which of the inputs will be selected to enable counting. These inputs will be hooked up to the event outputs from the breakpoint module, counter module and to other system events Reset type: ERAD_RESET

### 13.9.4.7 CTM\_CLEAR Register (Offset = 12h) [Reset = 0000h]

CTM\_CLEAR is shown in [Figure 13-29](#) and described in [Table 13-34](#).

Return to the [Summary Table](#).

Counter Clear Register

**Figure 13-29. CTM\_CLEAR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						OVERFLOW_C LEAR	EVENT_CLEAR
R-0h						R-0/W-0h	R-0/W-0h

**Table 13-34. CTM\_CLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	OVERFLOW_CLEAR	R-0/W	0h	Clear OVERFLOW: 0 No action. 1 A write with this bit set to 1 will clear the sticky OVERFLOW bit in the CTM_STATUS register. Reads of this bit position will always return a 0. Reset type: ERAD_RESET
0	EVENT_CLEAR	R-0/W	0h	Clear EVENT_FIRED: 0 No action. 1 A write with this bit set to 1 will clear the sticky EVENT_FIRED bit in the CTM_STATUS register and bring the Breakpoint Module statemachine status back to IDLE. Reads of this bit position will always return a 0. Reset type: ERAD_RESET

### 13.9.4.8 CTM\_INPUT\_SEL\_2 Register (Offset = 14h) [Reset = 0000h]

CTM\_INPUT\_SEL\_2 is shown in [Figure 13-30](#) and described in [Table 13-35](#).

Return to the [Summary Table](#).

Counter Input Select Extension Register

**Figure 13-30. CTM\_INPUT\_SEL\_2 Register**

15	14	13	12	11	10	9	8
RST_INP_SEL							
R/W-0h							
7	6	5	4	3	2	1	0
STO_INP_SEL							
R/W-0h							

**Table 13-35. CTM\_INPUT\_SEL\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RST_INP_SEL	R/W	0h	These bits decide are used to select the event input that will be used as the reset input. These bits matter only if the Enable Reset bit is set to 1. Reset type: ERAD_RESET
7-0	STO_INP_SEL	R/W	0h	These bits decide which of the inputs will be selected as the STOP event for the counter. These inputs will be hooked up to the event outputs from the breakpoint module, counter module and to other system events. The usage of these bits are relevant only in the START_STOP mode of counting. Reset type: ERAD_RESET

### 13.9.4.9 CTM\_INPUT\_COND Register (Offset = 16h) [Reset = 0000h]

CTM\_INPUT\_COND is shown in [Figure 13-31](#) and described in [Table 13-36](#).

Return to the [Summary Table](#).

Counter Input Conditioning Register

**Figure 13-31. CTM\_INPUT\_COND Register**

15	14	13	12	11	10	9	8
RESERVED		RST_INP_SYN CH	RST_INP_INV	RESERVED		STO_INP_SYN CH	STO_INP_INV
R-0h		R/W-0h	R/W-0h	R-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED		STA_INP_SYN CH	STA_INP_INV	RESERVED		CTM_INP_SYN CH	CTM_INP_INV
R-0h		R/W-0h	R/W-0h	R-0h		R/W-0h	R/W-0h

**Table 13-36. CTM\_INPUT\_COND Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13	RST_INP_SYNCH	R/W	0h	Enable the 2-stage synchronizer for the selected Reset input Reset type: ERAD_RESET
12	RST_INP_INV	R/W	0h	Invert the Selected Reset input Reset type: ERAD_RESET
11-10	RESERVED	R	0h	Reserved
9	STO_INP_SYNCH	R/W	0h	Enable the 2-stage synchronizer for the selected Stop input Reset type: ERAD_RESET
8	STO_INP_INV	R/W	0h	Invert the Selected Stop input Reset type: ERAD_RESET
7-6	RESERVED	R	0h	Reserved
5	STA_INP_SYNCH	R/W	0h	Enable the 2-stage synchronizer for the selected Start input Reset type: ERAD_RESET
4	STA_INP_INV	R/W	0h	Invert the Selected Start input Reset type: ERAD_RESET
3-2	RESERVED	R	0h	Reserved
1	CTM_INP_SYNCH	R/W	0h	Enable the 2-stage synchronizer for the selected Counter input Reset type: ERAD_RESET
0	CTM_INP_INV	R/W	0h	Invert the Selected Counter input Reset type: ERAD_RESET



### 13.9.5 ERAD\_CRC\_GLOBAL\_REGS Registers

Table 13-37 lists the memory-mapped registers for the ERAD\_CRC\_GLOBAL\_REGS registers. All register offset addresses not listed in Table 13-37 should be considered as reserved locations and the register contents should not be modified.

**Table 13-37. ERAD\_CRC\_GLOBAL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CRC_GLOBAL_CTRL	CRC_GLOBAL_CTRL	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-38 shows the codes that are used for access types in this section.

**Table 13-38. ERAD\_CRC\_GLOBAL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 13.9.5.1 CRC\_GLOBAL\_CTRL Register (Offset = 0h) [Reset = 0000h]

CRC\_GLOBAL\_CTRL is shown in [Figure 13-32](#) and described in [Table 13-39](#).

Return to the [Summary Table](#).

CRC Global Control Register

**Figure 13-32. CRC\_GLOBAL\_CTRL Register**

15		14		13		12		11		10		9		8	
CRC8_EN	CRC7_EN	CRC6_EN	CRC5_EN	CRC4_EN	CRC3_EN	CRC2_EN	CRC1_EN								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								
7		6		5		4		3		2		1		0	
CRC8_INIT	CRC7_INIT	CRC6_INIT	CRC5_INIT	CRC4_INIT	CRC3_INIT	CRC2_INIT	CRC1_INIT								
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h								

**Table 13-39. CRC\_GLOBAL\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	CRC8_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
14	CRC7_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
13	CRC6_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
12	CRC5_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
11	CRC4_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
10	CRC3_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
9	CRC2_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
8	CRC1_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
7	CRC8_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn

**Table 13-39. CRC\_GLOBAL\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	CRC7_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn
5	CRC6_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn
4	CRC5_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn
3	CRC4_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn
2	CRC3_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn
1	CRC2_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn
0	CRC1_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn

### 13.9.6 ERAD\_CRC\_REGS Registers

Table 13-40 lists the memory-mapped registers for the ERAD\_CRC\_REGS registers. All register offset addresses not listed in Table 13-40 should be considered as reserved locations and the register contents should not be modified.

**Table 13-40. ERAD\_CRC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CRC_CURRENT	CRC_CURRENT		<a href="#">Go</a>
4h	CRC_SEED	CRC SEED value	EALLOW	<a href="#">Go</a>
8h	CRC_QUALIFIER	CRC_QUALIFIER	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-41 shows the codes that are used for access types in this section.

**Table 13-41. ERAD\_CRC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 13.9.6.1 CRC\_CURRENT Register (Offset = 0h) [Reset = 0000000h]

CRC\_CURRENT is shown in [Figure 13-33](#) and described in [Table 13-42](#).

Return to the [Summary Table](#).

Current computed CRC value

**Figure 13-33. CRC\_CURRENT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRC_CURRENT																															
R-0h																															

**Table 13-42. CRC\_CURRENT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CRC_CURRENT	R	0h	Reads the current CRC value Reset type: SYSRSn

### 13.9.6.2 CRC\_SEED Register (Offset = 4h) [Reset = 0000000h]

CRC\_SEED is shown in [Figure 13-34](#) and described in [Table 13-43](#).

Return to the [Summary Table](#).

CRC SEED value

**Figure 13-34. CRC\_SEED Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRC_SEED																															
R/W-0h																															

**Table 13-43. CRC\_SEED Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CRC_SEED	R/W	0h	CRC Seed Register Reset type: SYSRSn

### 13.9.6.3 CRC\_QUALIFIER Register (Offset = 8h) [Reset = 0000h]

CRC\_QUALIFIER is shown in [Figure 13-35](#) and described in [Table 13-44](#).

Return to the [Summary Table](#).

CRC compute enable register

**Figure 13-35. CRC\_QUALIFIER Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				CRC_QUALIFIER			
R-0h				R/W-0h			

**Table 13-44. CRC\_QUALIFIER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4-0	CRC_QUALIFIER	R/W	0h	0000 = No Qualifier, every valid event is qualified for CRC computation 00001 = CRC Compute Qualified by HWBP_EVENT1 00010 = CRC Compute Qualified by HWBP_EVENT2 00011 = CRC Compute Qualified by HWBP_EVENT3 00100 = CRC Compute Qualified by HWBP_EVENT4 00101 = CRC Compute Qualified by HWBP_EVENT5 00110 = CRC Compute Qualified by HWBP_EVENT6 00111 = CRC Compute Qualified by HWBP_EVENT7 01000 = CRC Compute Qualified by HWBP_EVENT8 01001 = CRC Compute Qualified by HWBP_EVENT_OR1 01010 = CRC Compute Qualified by HWBP_EVENT_OR2 01011 = CRC Compute Qualified by HWBP_EVENT_OR3 01100 = CRC Compute Qualified by HWBP_EVENT_OR4 01101 = CRC Compute Qualified by HWBP_EVENT_AND1 01110 = CRC Compute Qualified by HWBP_EVENT_AND2 01111 = CRC Compute Qualified by HWBP_EVENT_AND3 10000 = CRC Compute Qualified by HWBP_EVENT_AND4 Others = No Qualifier, every valid event is qualified for CRC computation Reset type: SYSRSn

### 13.9.7 PCTRACE\_REGS Registers

Table 13-45 lists the memory-mapped registers for the PCTRACE\_REGS registers. All register offset addresses not listed in Table 13-45 should be considered as reserved locations and the register contents should not be modified.

**Table 13-45. PCTRACE\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	PCTRACE_GLOBAL	PCTRACE_GLOBAL	EALLOW	<a href="#">Go</a>
2h	PCTRACE_BUFFER	PCTRACE_BUFFER	EALLOW	<a href="#">Go</a>
4h	PCTRACE_QUAL1	PCTRACE_QUAL1	EALLOW	<a href="#">Go</a>
8h	PCTRACE_QUAL2	PCTRACE_QUAL2	EALLOW	<a href="#">Go</a>
Ch	PCTRACE_LOGPC_SOFTENABLE	PCTRACE_LOGPC_SOFTENABLE	EALLOW	<a href="#">Go</a>
10h	PCTRACE_LOGPC_SOFTDISABLE	PCTRACE_LOGPC_SOFTDISABLE	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-46 shows the codes that are used for access types in this section.

**Table 13-46. PCTRACE\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value



### 13.9.7.1 PCTRACE\_GLOBAL Register (Offset = 0h) [Reset = 0000h]

PCTRACE\_GLOBAL is shown in [Figure 13-36](#) and described in [Table 13-47](#).

Return to the [Summary Table](#).

Global Control Register

**Figure 13-36. PCTRACE\_GLOBAL Register**

15	14	13	12	11	10	9	8
RESERVED							INIT
R-0h							R-0/W-0h
7	6	5	4	3	2	1	0
RESERVED							EN
R-0h							R/W-0h

**Table 13-47. PCTRACE\_GLOBAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	INIT	R-0/W	0h	0 = No action 1 = Trace module is initialized for a fresh trace start with buffer pointer reset and overflow flags cleared along with SOFT_START_PC and SOFT_STOP_PC Reads of this bit position always returns zero Reset type: SYSRSn
7-1	RESERVED	R	0h	Reserved
0	EN	R/W	0h	0 = PC Trace Disabled 1 = PC Trace Enabled Reset type: SYSRSn

### 13.9.7.2 PCTRACE\_BUFFER Register (Offset = 2h) [Reset = 0000h]

PCTRACE\_BUFFER is shown in [Figure 13-37](#) and described in [Table 13-48](#).

Return to the [Summary Table](#).

Trace Buffer pointer register

**Figure 13-37. PCTRACE\_BUFFER Register**

15	14	13	12	11	10	9	8
BUFFER_FULL	RESERVED					PTR	
R-0h			R-0h			R-0h	
7	6	5	4	3	2	1	0
PTR							
R-0h							

**Table 13-48. PCTRACE\_BUFFER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	BUFFER_FULL	R	0h	0 = Trace Buffer Never became full/Overflowed after init 1 = Indicates Trace Buffer became full/Overflowed This bit also gets cleared when INIT is performed via PCTRACE_GLOBAL.INIT Reset type: SYSRSn
14-10	RESERVED	R	0h	Reserved
9-0	PTR	R	0h	Current Pointer to the Trace Buffer. If BUFFER_FULL=0 a. PTR=0 => there is no trace data in buffer ) b. PTR=2,4,6. indicates there is fresh trace data in buffer Buffer pointer gets incremented by 2 for every new trace storage, since two 32-bit values get stored for every discontinuity. For ex : 2 => Locations 0,1 of trace buffer have valid data (SRC,DST) 4 => Locations 0,1,2,3 have valid data (SRC,DST,SRC,DST) and so on If BUFFER_FULL = 1 a. PTR = 0 => buffer is just full b. PTR = non-zero value, then the buffer had overflowed and PTR points to how much it has overflowed. Discontinuities start from PTR (oldest discontinuity trace) to the end of buffer and then follows back to 0 and then until PTR-1(most recent discontinuity trace). This acts more like a circular buffer. These bits also gets cleared when INIT is performed via PCTRACE_GLOBAL.INIT Reset type: SYSRSn

### 13.9.7.3 PCTRACE\_QUAL1 Register (Offset = 4h) [Reset = 0000000h]

PCTRACE\_QUAL1 is shown in [Figure 13-38](#) and described in [Table 13-49](#).

Return to the [Summary Table](#).

Trace Qualifier register 1

**Figure 13-38. PCTRACE\_QUAL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
STOP_INP_SYNCH	STOP_INP_INV	START_INP_SYNCH	START_INP_INV	WINDOWED_INP_SYNC	WINDOWED_INP_INV	TRACE_MODE	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
WINDOWED_INP_SEL							
R/W-0h							

**Table 13-49. PCTRACE\_QUAL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23	STOP_INP_SYNCH	R/W	0h	Enable the 2-stage synchronizer for the selected Stop input Reset type: SYSRSn
22	STOP_INP_INV	R/W	0h	Invert the Selected Stop input Reset type: SYSRSn
21	START_INP_SYNCH	R/W	0h	Enable the 2-stage synchronizer for the selected trace start input Reset type: SYSRSn
20	START_INP_INV	R/W	0h	Invert the Selected Start input Reset type: SYSRSn
19	WINDOWED_INP_SYNC	R/W	0h	Enable the 2-stage synchronizer for selected trace input Reset type: SYSRSn
18	WINDOWED_INP_INV	R/W	0h	Invert the Selected trace input Reset type: SYSRSn
17-16	TRACE_MODE	R/W	0h	0x = Trace without any hardware qualifiers 10 = Trace using Windowed mode 11 = Trace using Start/Stop mode These two bits are valid only when PCTRACE_GLOBAL.EN is set to '1' Reset type: SYSRSn
15-8	RESERVED	R	0h	Reserved
7-0	WINDOWED_INP_SEL	R/W	0h	These bits decide which of the inputs will be selected to enable tracing. These inputs will be hooked up to the event outputs from the bus comparator module, counter module and other system events. The usage of these bits are relevant only in the Windowed mode of trace module. Pls refer to the device spec for complete list of signals Reset type: SYSRSn

### 13.9.7.4 PCTRACE\_QUAL2 Register (Offset = 8h) [Reset = 0000000h]

PCTRACE\_QUAL2 is shown in [Figure 13-39](#) and described in [Table 13-50](#).

Return to the [Summary Table](#).

Trace Qualifier register 2

**Figure 13-39. PCTRACE\_QUAL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED								STOP_INP_SEL							
R-0h								R/W-0h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								START_INP_SEL							
R-0h								R/W-0h							

**Table 13-50. PCTRACE\_QUAL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	STOP_INP_SEL	R/W	0h	These bits decide which of the inputs will be selected as the STOP event for trace. These inputs will be hooked up to the event outputs from the bus comparator module, counter module and other system events. The usage of these bits are relevant only in the Start/Stop mode of trace module. Pls refer to the device spec for complete list of signals Reset type: SYSRSn
15-8	RESERVED	R	0h	Reserved
7-0	START_INP_SEL	R/W	0h	These bits decide which of the inputs will be selected as the START event for trace. These inputs will be hooked up to the event outputs from the bus comparator module, counter module and other system events. The usage of these bits are relevant only in the Start/Stop mode of trace module. Pls refer to the device spec for complete list of signals Reset type: SYSRSn

### 13.9.7.5 PCTRACE\_LOGPC\_SOFTENABLE Register (Offset = Ch) [Reset = 0000000h]

PCTRACE\_LOGPC\_SOFTENABLE is shown in [Figure 13-40](#) and described in [Table 13-51](#).

Return to the [Summary Table](#).

PC when PC Trace was last enabled by software

**Figure 13-40. PCTRACE\_LOGPC\_SOFTENABLE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED											PC_SOFTENABLE																				
R-0h											R-0h																				

**Table 13-51. PCTRACE\_LOGPC\_SOFTENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21-0	PC_SOFTENABLE	R	0h	These bits reflect the value of PC when trace module enable bit was last written with '1' (PCTRACE_GLOBAL.EN). These registers are primarily used by ccs drivers while displaying the trace to give a logical start from where tracing was enabled. This register also gets cleared when INIT is performed via PCTRACE_GLOBAL.INIT Reset type: SYSRSn

### 13.9.7.6 PCTRACE\_LOGPC\_SOFTDISABLE Register (Offset = 10h) [Reset = 0000000h]

PCTRACE\_LOGPC\_SOFTDISABLE is shown in [Figure 13-41](#) and described in [Table 13-52](#).

Return to the [Summary Table](#).

PC when PC Trace was last disabled by software

**Figure 13-41. PCTRACE\_LOGPC\_SOFTDISABLE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED											PC_SOFTDISABLE																				
R-0h											R-0h																				

**Table 13-52. PCTRACE\_LOGPC\_SOFTDISABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21-0	PC_SOFTDISABLE	R	0h	These bits reflect the value of PC when trace module enable bit was last written with '0' (PCTRACE_GLOBAL.EN). These registers are primarily used by ccs drivers while displaying the trace to give a logical end to where tracing block was disabled. This register also gets cleared when INIT is performed via PCTRACE_GLOBAL.INIT Reset type: SYSRSn

### 13.9.8 PCTRACE\_BUFFER\_REGS Registers

Table 13-53 lists the memory-mapped registers for the PCTRACE\_BUFFER\_REGS registers. All register offset addresses not listed in Table 13-53 should be considered as reserved locations and the register contents should not be modified.

**Table 13-53. PCTRACE\_BUFFER\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h + formula	PCTRACE_BUFFER_BASE_y	PCTRACE_BUFFER_BASE		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-54 shows the codes that are used for access types in this section.

**Table 13-54. PCTRACE\_BUFFER\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 13.9.8.1 PCTRACE\_BUFFER\_BASE\_y Register (Offset = 0h + formula) [Reset = 0000000h]

PCTRACE\_BUFFER\_BASE\_y is shown in [Figure 13-42](#) and described in [Table 13-55](#).

Return to the [Summary Table](#).

Trace Buffer Base address

Offset = 0h + (y \* 4h); where y = 0h to 3FFh

**Figure 13-42. PCTRACE\_BUFFER\_BASE\_y Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED	BLOCKED	PROGRAM_COUNTER					
R-0h	R-0h	R-0h					
15	14	13	12	11	10	9	8
PROGRAM_COUNTER							
R-0h							
7	6	5	4	3	2	1	0
PROGRAM_COUNTER							
R-0h							

**Table 13-55. PCTRACE\_BUFFER\_BASE\_y Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22	BLOCKED	R	0h	1 = PROGRAM_COUNTER[21:0] is not valid due to security permissions 0 = PROGRAM_COUNTER[21:0] is valid Reset type: SYSRSn
21-0	PROGRAM_COUNTER	R	0h	Program Counter where discontinuity occurred Reset type: SYSRSn





The analog subsystem module is described in this chapter.

<b>14.1 Introduction</b> .....	<b>1914</b>
<b>14.2 Optimizing Power-Up Time</b> .....	<b>1919</b>
<b>14.3 Digital Inputs on ADC Pins (AIOs)</b> .....	<b>1919</b>
<b>14.4 Digital Inputs and Outputs on ADC Pins (AGPIOs)</b> .....	<b>1919</b>
<b>14.5 Analog Pins and Internal Connections</b> .....	<b>1922</b>
<b>14.6 Software</b> .....	<b>1926</b>
<b>14.7 ASBSYS Registers</b> .....	<b>1928</b>

## 14.1 Introduction

The analog modules on this device include the Analog-to-Digital Converter (ADC), Temperature Sensor, Buffered Digital-to-Analog Converter (DAC), Programmable Gain Amplifier (PGA), and Comparator Subsystem (CMPSS).

### 14.1.1 Features

The analog subsystem has the following features:

- Flexible voltage references:
  - The ADCs are referenced to VREFHI and VREFLO pins.
    - VREFHI pin voltage can be driven externally or can be generated by an internal bandgap voltage reference.
    - The internal voltage reference range can be selected to be 0V to 3.3V or 0V to 2.5V.
  - The buffered DAC is referenced to VREFHI and VSSA
  - The comparator DACs are referenced to VDDA and VSSA
- Flexible pin usage
  - Buffered DAC outputs, comparator subsystem inputs, PGA functions, and digital inputs (AIOs)/outputs (AGPIOs) are multiplexed with ADC inputs
  - Internal connection to  $V_{REFLO}$  on all ADCs for offset self-calibration

### 14.1.2 Block Diagram

The following analog subsystem block diagrams show the connections between the different integrated analog modules to the device pins. These pins fall into two categories: analog module inputs/outputs and reference pins.

The reference pin, VREFHI can be used to supply an external voltage reference to all ADCs. An internal voltage reference is available and connects to VREFHI.

Some analog pins support digital functionality through muxed AIOs and AGPIOs. AIOs only support digital input functionality, while AGPIOs support full digital input and output functionality.

The following notes apply to all packages:

- Not all analog pins are available on all devices. See the device data sheet to determine which pins are available.
- See the device data sheet to determine the allowable voltage range for VREFHI and VREFLO.
- An external capacitor is required on the VREFHI pins. See the device data sheet for the specific value required.
- For CMPSS and buffered DAC modules, VSSA and VDDA are the low reference and the high reference, respectively.




Figure 14-1. Analog Subsystem Block Diagram (128/80/64/56- Pins)




Figure 14-2. Analog Subsystem Block Diagram (100-Pin QFP)




Figure 14-3. Analog Group Connections

Input connections to the CMPSS modules are selectable through a programmable input mux. [Figure 14-3](#) demonstrates the connection between the input MUX of CMPSS modules, PGA modules, and ADC modules. [Table 14-1](#) shows the mapping of ADC input signals and PGA input and output signals to CMPSS mux inputs.

- To configure the CMPx\_HP input mux for CMPSSx, write to the CMPxHPMXSEL field in the CMPHPMXSEL analog subsystem register.
- To configure the CMPx\_HN input mux for CMPSSx, write to the CMPxHNMXSEL field in the CMPHNMXSEL analog subsystem register.
- To configure the CMPx\_LP input mux for CMPSSx, write to the CMPxLPMXSEL field in the CMPLPMXSEL analog subsystem register.
- To configure the CMPx\_LN input mux for CMPSSx, write to the CMPxLNMXSEL field in the CMPLNMXSEL analog subsystem register.

**Table 14-1. CMPSS Input Mux Options**

CMPSSx Input MUX	CMP1	CMP2	CMP3	CMP4
<b>HP0</b>	A2, B6, C9, PGA1_INP	A4, B8	B2, C6, E12	B4, C8
<b>HP1</b>	A11, B10, C0, PGA2_OUT	A12	B12, C2, PGA2_INM	A7, C3, D12, B30, E30,
<b>HP2</b>	A6, D14, E14 <sup>(3)</sup>	A9	A0, B15, C15, DACA_OUT	C1, E11, PGA3_INP
<b>HP3</b>	A15 <sup>(2)</sup>	A10, B1, C10	B3, PGA2_INP	C14
		B0, C11 <sup>(1)</sup>		
<b>HP4</b>	A1, B7, D11, CMPSS1_DACL		A14, B14, C4, PGA1_OUT	A8
				B0, C11 <sup>(2)</sup>
<b>HP5</b>	B5, D15, E15 <sup>(4)</sup>	A5 <sup>(1)</sup>	A3	B11, D16, E16 <sup>(4)</sup>
<b>HP6</b>	PGA1_OUT_INT	PGA3_OUT_INT	PGA2_OUT_INT	
<b>HP7</b>		TEMP SENSOR		
<b>HN0</b>	A15 <sup>(2)</sup>	A10, B1, C10	B3, PGA2_INP	C14
<b>HN1</b>	A11, B10, C0, PGA2_OUT	A12	B12, C2, PGA2_INM	A7, B30, C3, D12, E30
<b>LP0</b>	A2, B6, C9, PGA1_INP	A4, B8	B2, C6, E12	B4, C8
<b>LP1</b>	A11, B10, C0, PGA2_OUT	A12	B12, C2, PGA2_INM	A7, B30, C3, D12, E30
<b>LP2</b>	A6, D14, E14 <sup>(3)</sup>	A9	A0, B15, C15, DACA_OUT	C1, E11, PGA3_INP
<b>LP3</b>	A15 <sup>(2)</sup>	A10, B1, C10	B3, PGA2_INP	C14
		B0, C11 <sup>(1)</sup>		
<b>LP4</b>	A1, B7, D11, CMPSS1_DACL		A14, B14, C4, PGA1_OUT	A8
				B0, C11 <sup>(2)</sup>
<b>LP5</b>	B5, D15, E15 <sup>(4)</sup>	A5 <sup>(1)</sup>	A3	B11, D16, E16 <sup>(4)</sup>
<b>LP6</b>	PGA1_OUT_INT	PGA3_OUT_INT	PGA2_OUT_INT	
<b>LN0</b>	A15	A10, B1, C10	B3, PGA2_INP	C14
<b>LN1</b>	A11, B10, C0, PGA2_OUT	A12	B12, C2, PGA2_INM	A7, C3, D12, B30, E30

- (1) These MUX options are available only on 100 QFP package.  
 (2) This MUX option is available only on 56 QFN, 64 QFP, 80 QFP, and 128 QFP packages.  
 (3) This MUX option is available only on 64 QFP, 80 QFP, 100 QFP, and 128 QFP packages.  
 (4) This MUX option is available only on 100 QFP and 128 QFP packages.

## 14.2 Optimizing Power-Up Time

The analog-to-digital converters (ADC) and buffered digital-to-analog converters (DAC) share a common reference circuit. If needed, an application using one or more of these modules can optimize power-up time by taking advantage of the shared reference. Once one of the modules using the shared reference has been initialized in internal reference mode, the power-up time for subsequent modules can be optimized by subtracting the reference power-up time from the minimum power-up time requirement.

For instance, if ADCA requires  $t_{ADCP_{UINT}}$  to power up in internal reference mode, and  $t_{ADCP_{UEXT}}$  to power up in external reference mode, the application does not need to wait  $t_{ADCP_{UINT}}$  to power up a second ADC instance such as ADCC in internal reference mode. In this case, the application can simply wait for  $t_{ADCP_{UEXT}}$  after powering up ADCC, even though both ADCs are used in internal reference mode. In the same scenario, if the application wished to use DACA in internal reference mode, the required wait time after power-up is  $t_{DACP_{UEXT}}$ , not the longer  $t_{DACP_{UINT}}$ .

There is also a wait time associated with power-up in internal reference mode when switching between 2.5V and 3.3V range. See the device data sheet for wait time values.

## 14.3 Digital Inputs on ADC Pins (AIOs)

Some GPIOs are multiplexed with analog pins and only have digital input functionality. These are also referred to as AIOs. Pins with only an AIO option on this port can only function in input mode. See the device data sheet for list of AIO signals. By default, these pins function as analog pins and the GPIOs are in a high-impedance state. The GPyAMSEL register is used to configure these pins for digital or analog operation.

### Note

If digital signals with sharp edges (high  $dv/dt$ ) are connected to the AIOs, cross-talk can occur with adjacent analog signals. Therefore, limit the edge rate of signals connected to AIOs if adjacent channels are being used for analog functions.

## 14.4 Digital Inputs and Outputs on ADC Pins (AGPIOs)

Some GPIOs are multiplexed with analog pins and have digital input and output functionality. These are also referred to as AGPIOs. Unlike AIOs, AGPIOs have full input and output capability. By default, the AGPIOs are not connected and must be configured. [Table 14-2](#) shows how to configure the AGPIOs. To enable the analog functionality, set the register AGPIOTR<sub>Lx</sub> from analog subsystem. To enable the digital functionality, set the register GPxAMSEL from the *General-Purpose Input/Output (GPIO)* chapter.

**Table 14-2. AGPIO Configuration**

AGPIOTR <sub>Lx</sub> .GPIO <sub>y</sub> (Default = 0)	GPxAMSEL.GPIO <sub>y</sub> (Default = 1)	Pin Connected To:	
		ADC	GPIO <sub>y</sub>
0	0	-	Yes
<b>0</b>	<b>1</b>	- <sup>(1)</sup>	- <sup>(1)</sup>
1	0	-	Yes
1	1	Yes	-

(1) By default there are no signals connected to AGPIO pins. One of the other rows in the table must be chosen for pin functionality.

### Note

If digital signals with sharp edges (high  $dv/dt$ ) are connected to the AGPIOs, cross-talk can occur with adjacent analog signals. The user must therefore limit the edge rate of signals connected to AGPIOs, if adjacent channels are being used for analog functions.

The general schematic of analog subsystem with AGPIO implementation is illustrated in [Figure 14-4](#). The combinations of use cases for a specific analog input pin need special consideration are shown in [Table 14-3](#). The AGPIO analog pin path contains an extra series switch of 53Ω. This creates a low capacitance isolated


node shared by the ADC and CMPSS Comparator as shown in [Figure 14-4](#). This node can be disturbed when the ADC samples the channel (depending on the prior voltage stored on the ADC sample and hold capacitor), and this disturbance can cause a false CMPSS event of up to 50ns. As shown in [Table 14-3](#), special considerations or workarounds need to be used for the combination of CMPSS Input, ADC Sampling, and AGPIO. To accommodate this potential disturbance the following workarounds can be implemented:

1. Use a different pin (that is AIO pin type) for analog channels which need both ADC and CMPSS together.
2. Use the CMPSS Digital Filter with a setting of 50ns or greater, which filters the temporary disturbance.
3. Precondition the sample and hold capacitor of the ADC so the disturbance does not cause a false trip. For example, perform a dummy read of a 3.3V connection from a different channel on the ADC immediately before the impacted channel is read so the disturbance is in the positive direction, away from the false trip. The opposite dummy read of a 0V signal can be used if the false trip is inverted in polarity.



**Table 14-3. The Combinations of Use Cases for a Specific Analog Input Pin**

Function Used on a Specific Analog Pin	Component Used				
CMPSS Comparator Input	Yes	-	Yes	-	Yes
ADC Sampling	Yes	Yes	-	Yes	Yes
AGPIO Analog Pin Type	Yes	Yes	Yes	-	-
AIO Analog Pin Type	-	-	-	Yes	Yes
<b>Result</b>	<b>Workaround needed</b>		<b>No special analysis or workaround needed</b>		



**Figure 14-4. Analog Subsystem Block Diagram with AGPIO Implementation**

## 14.5 Analog Pins and Internal Connections

**Table 14-4. Analog Pins and Internal Connections**

Pin Name	Pins/Package					ADC					DAC	PGA	Comparator Subsystem (MUX)				AIO Input/ AGPIO
	128 QFP	100 QFP	80 QFP	64 QFP	56 QFN	A	B	C	D	E			High Positive	High Negative	Low Positive	Low Negative	
VREFHI	31 32	24 25	20	16	14	-	-	-	D20	E20							
VREFLO	33 34	26 27	21	17	15	A13	B13	C13	D13	E13							
<b>Analog Group 1</b>											<b>CMP1</b>						
A6/D14/E14	18	14	10	6	-	A6	-	-	D14	E14			CMP1 (HPMXSEL=2)	-	CMP1 (LPMXSEL=2)	-	AGPIO228 (3)
A2/B6/C9/PGA1_INP	21	17	13	9	7	A2	B6	C9	-	-		PGA1_INP	CMP1 (HPMXSEL=0)	-	CMP1 (LPMXSEL=0)	-	AGPIO224 (3)
A15	22	-	14	10	8	A15	-	-	-	-			CMP1 (HPMXSEL=3)	CMP1 (HNMXSEL=0)	CMP1 (LPMXSEL=3)	CMP1 (LNMXSEL=0)	AGPIO233
B9/C7/PGA1_INM		18				-	B9	C7		PGA1_INM							
A11/B10/C0/PGA2_OUT	27	20	16	12	10	A11	B10	C0	-	-		PGA2_OUT	CMP1 (HPMXSEL=1)	CMP1 (HNMXSEL=1)	CMP1 (LPMXSEL=1)	CMP1 (LNMXSEL=1)	AIO237
A1/B7/D11/CMP1_DACL	29	22	18	14	12	A1	B7	-	D11	-	CMP1_DACL		CMP1 (HPMXSEL=4)	-	CMP1 (LPMXSEL=4)	-	AIO232
B5/D15/E15	38	32	-	-	-	-	B5	-	D15	E15	-	-	CMP1 (HPMXSEL=5)	-	CMP1 (LPMXSEL=5)	-	AIO252
PGA3_OUT		24	20	18	-	-	-	-	-	-	PGA3_OUT						
<b>Analog Group 2</b>											<b>CMP2</b>						
A4/B8	42	36	27	23	21	A4	B8	-	-	-	-		CMP2 (HPMXSEL=0)	-	CMP2 (HPMXSEL=0)	-	AIO225
A12	35	28	22	18	16	A12	-	-	-	-			CMP2 (HPMXSEL=1)	-	CMP2 (LPMXSEL=1)	-	AIO238
A9	48	38	28	24	22	A9	-	-	-	-			CMP2 (HPMXSEL=2)	-	CMP2 (LPMXSEL=2)	-	AGPIO227
A10/B1/C10	50	40	29	25	23	A10	B1	C10	-	-			CMP2 (HPMXSEL=3)	CMP2 (HNMXSEL=0)	CMP2 (LPMXSEL=3)	CMP2 (LNMXSEL=0)	AGPIO230 (3)
B0/C11	-	41	-	-	-	-	B0	C11	-	-			CMP2 (HPMXSEL=3)	-	CMP2 (LPMXSEL=3)	-	AGPIO231 (3)
A5	28	-	17	13	11	A5	-	-	-	-			CMP2 (HPMXSEL=5)	-	CMP2 (HPMXSEL=5)	-	AIO249
	-	35	-	-	-												
<b>Analog Group 3</b>											<b>CMP3</b>						
B2/C6/E12	19	15	11	7	-	-	B2	C6	-	E12			CMP3 (HPMXSEL=0)	-	CMP3 (LPMXSEL=0)	-	AGPIO226 (3)
B12/C2/PGA2_INM	28	21	17	13	11	-	B12	C2	-	-		PGA2_INM	CMP3 (HPMXSEL=1)	CMP3 (HNMXSEL=1)	CMP3 (LPMXSEL=1)	CMP3 (LNMXSEL=1)	AIO244

**Table 14-4. Analog Pins and Internal Connections (continued)**

Pin Name	Pins/Package					ADC					DAC	PGA	Comparator Subsystem (MUX)				AIO Input/ AGPIO
	128 QFP	100 QFP	80 QFP	64 QFP	56 QFN	A	B	C	D	E			High Positive	High Negative	Low Positive	Low Negative	
A0/B15/C15/DACA_OUT	30	23	19	15	13	A0	B15	C15	-	-	DACA_OUT		CMP3 (HPMXSEL=2)	-	CMP3 (LPMXSEL=2)	-	AIO231
B3/PGA2_INP	20	16	12	8	6	-	B3	-	-	-		PGA2_INP	CMP3 (HPMXSEL=3)	CMP3 (HNMXSEL=0)	CMP3 (LPMXSEL=3)	CMP3 (LNMXSEL=0)	AGPIO242 <sup>(3)</sup>
C5		28					-	C5	-	-		-	-	-	-	-	-
A14/B14/C4/PGA1_OUT	26	19	15	11	9	A14	B14	C4	-	-		PGA1_OUT	CMP3 (HPMXSEL=4)	-	CMP3 (LPMXSEL=4)	-	AIO239
A3	20	-	12	8	6	A3	-	-	-	-			CMP3 (HPMXSEL=5)	-	CMP3 (LPMXSEL=5)	-	-
	-	18	-	-	-												AIO229
<b>Analog Group 4</b>												<b>CMP4</b>					
B4/C8	49	39	28	24	22	-	B4	C8	-	-			CMP4 (HPMXSEL=0)	-	CMP4 (LPMXSEL=0)	-	AGPIO236
C1/E11/PGA3_INP	35	29	22	18	16	-	-	C1	-	E11		PGA3_INP	CMP4 (HPMXSEL=2)	-	CMP4 (LPMXSEL=2)	-	AIO248
C14	42	42	27	23	21	-	-	C14	-	-			CMP4 (HPMXSEL=3)	CMP4 (HNMXSEL=0)	CMP4 (LPMXSEL=3)	CMP4 (LNMXSEL=0)	AGPIO247 <sup>(3) (4)</sup>
B0/C11	39	-	24	20	18	-	B0	C11	-	-			CMP4 (HPMXSEL=4)	-	CMP4 (LPMXSEL=4)	-	AIO241
A8	-	37	-	-	-	A8	-	-	-	-			CMP4 (HPMXSEL=4)	-	CMP4 (LPMXSEL=4)	-	AIO240
B11/D16/E16	36	30	-	-	-	-	B11	-	D16	E16			CMP4 (HPMXSEL=5)	-	CMP4 (LPMXSEL=5)	-	AIO251
PGA3_INM	36 <sup>(1)</sup>	30 <sup>(1)</sup>	23	19	17	-	-	-	-	-		PGA3_INM					
A7/B30/C3/D12/E30	37	31				A7	B30	C3	D12	E30				CMP4 (HPMXSEL=1)	CMP4 (HNMXSEL=1)	CMP4 (LPMXSEL=1)	CMP4 (LNMXSEL=1)
<b>Other Analog</b>																	
TempSensor <sup>(2)</sup>						-	-	C12					CMP2 (HPMXSEL=7)				-
PGA1_OUT_INT						A21	B21	-				PGA1_OUT_INT	CMP1 (HPMXSEL=6)		CMP1 (LPMXSEL=6)		-
PGA2_OUT_INT							B22	C21				PGA2_OUT_INT	CMP3 (HPMXSEL=6)		CMP3 (LPMXSEL=6)		-
PGA3_OUT_INT						A22	-	C22				PGA3_OUT_INT	CMP2 (HPMXSEL=6)		CMP2 (LPMXSEL=6)		-

- (1) Signal is bonded together with another signal as a single pin on this package.
- (2) Internal connection only; does not come to a device pin.
- (3) The GPIOs on these analog pins support full digital input and output functionality and are referred to as AGPIOs. By default, the AGPIOs are unconnected; that is, the analog and digital functions are both disabled. For configuration details, see the *Digital Inputs and Outputs on ADC Pins (AGPIOs)* section.
- (4) Only on 100 QFP package, AGPIO 247 is available.

**Note**

The GPIOs on the analog pins support full digital input and output functionality and are referred to as AGPIOs. By default, the AGPIOs are unconnected; that is, the analog and digital functions are both disabled. For configuration details, see the *Digital Inputs and Outputs on ADC Pins (AGPIOs)* section.

**Table 14-5. Analog Signal Descriptions**

Signal Name	Description
AIOx	Digital input on ADC pin
AGPIOx	Digital input/output pin with ADC functionality
ADCINAx, Ax	ADC A Input
ADCINBx, Bx	ADC B Input
ADCINCx, Cx	ADC C Input
ADCINDx, Dx	ADC D Input
ADCINEx, Ex	ADC E Input
CMPx_HP	Comparator subsystem high comparator positive input
CMPx_HN	Comparator subsystem high comparator negative input
CMPx_LP	Comparator subsystem low comparator positive input
CMPx_LN	Comparator subsystem low comparator negative input
CMP1_DACL	CMP1 DAC Output
DACA_OUT	Buffered DAC Output
PGAx_INP	PGA module non-inverting pin
PGAx_INM	PGA module inverting pin
PGAx_OUT	PGA module output
PGAx_OUT_INT	PGA module internal output connected to CMPSS and ADC modules
TEMP SENSOR, TS	Internal temperature sensor

**Table 14-6. Reference Summary**

Module	Reference Option	Configured Where?	Register	Driverlib Function	Notes
ADC	External or Internal	Analog Subsystem	AnalogSubsysRegs. ANAREFPCTL.bit. REFPMUXSELx	ASysCtl_setAnalogReferenceInternal, ASysCtl_setAnalogReferenceExternal	The voltage reference for all ADCs comes from one common buffer associated with all ADCs.
	Internal Reference 2.5V or 3.3V	Analog Subsystem	AnalogSubsysRegs. ANAREFPCTL.bit. ANAREFx1P65SEL.	ASysCtl_setAnalogReference2P5, ASysCtl_setAnalogReference1P65	When used with internal reference, sets the FSR range of the ADC to 2.5V or 3.3V.  When used with external reference, use 2P5 mode for all VREFHI <2.97V, for FSR 3.3V use 1P65 with 1.65V applied to VREFHI.
	Analog Supply (VDDA/VSSA) as Reference	Analog Subsystem	AnalogSubsysRegs. ANAREFPCTL.bit. REFPMUXSELx		
Buffered DAC	Internal Reference 2.5V or 3.3V	DAC Module	DacxRegs.DACCTL.bit. MODE	DAC_setGainMode	Gain = 2 must be set when using 3.3V internal reference mode.
	External or Internal	Analog Subsystem	AnalogSubsysRegs. ANAREFPCTL.bit. REFPMUXSELx	ASysCtl_setAnalogReferenceInternal, ASysCtl_setAnalogReferenceExternal	
CMPSS DAC	VDDA	CMPSS Module	Not configurable		

## 14.6 Software

### 14.6.1 ASYSCTL Registers to Driverlib Functions

**Table 14-7. ASYSCTL Registers to Driverlib Functions**

File	Driverlib Function
<b>INTERNALTESTCTL</b>	
asysctl.h	ASysCtl_selectInternalTestNode
<b>CONFIGLOCK</b>	
-	
<b>TSNSCTL</b>	
asysctl.h	ASysCtl_enableTemperatureSensor
asysctl.h	ASysCtl_disableTemperatureSensor
<b>ANAREFPCTL</b>	
adc.c	ADC_setVREF
asysctl.c	ASysCtl_setAnalogReferenceInternal
asysctl.c	ASysCtl_setAnalogReferenceExternal
asysctl.c	ASysCtl_setAnalogReferenceVDDA
asysctl.h	ASysCtl_setVrefHiReferenceINTREF
asysctl.h	ASysCtl_setVrefHiReferenceVREFHI
asysctl.h	ASysCtl_setVrefHiReferenceVDDA
asysctl.h	ASysCtl_setAnalogReference2P5
asysctl.h	ASysCtl_setAnalogReference1P65
<b>ANAREFNCTL</b>	
adc.c	ADC_setVREF
asysctl.c	ASysCtl_setAnalogReferenceInternal
asysctl.c	ASysCtl_setAnalogReferenceExternal
asysctl.c	ASysCtl_setAnalogReferenceVDDA
asysctl.h	ASysCtl_setVrefLoReferenceVREFLO
asysctl.h	ASysCtl_setVrefLoReferenceVSSA
<b>VMONCTL</b>	
-	
<b>CMPPMXSEL</b>	
asysctl.h	ASysCtl_selectCMPPMux
<b>CMPLPMXSEL</b>	
asysctl.h	ASysCtl_selectCMPLPMux
<b>CMPHNMXSEL</b>	
asysctl.h	ASysCtl_selectCMPHNMux
asysctl.h	ASysCtl_selectCMPHNMuxValue
<b>CMPLNMXSEL</b>	
asysctl.h	ASysCtl_selectCMPLNMux
asysctl.h	ASysCtl_selectCMPLNMuxValue
<b>ADCDACLOOPBACK</b>	
asysctl.h	ASysCtl_enableADCDACLoopback
asysctl.h	ASysCtl_disableADCDACLoopback
<b>CMPSSCTL</b>	
asysctl.h	ASysCtl_enableCMPSSExternalDAC
asysctl.h	ASysCtl_disableCMPSSExternalDAC

**Table 14-7. ASYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>CMPSDACBUFCONFIG</b>	
-	
<b>LOCK</b>	
asysctl.h	ASysCtl_lockTemperatureSensor
asysctl.h	ASysCtl_lockANAREF
asysctl.h	ASysCtl_lockVMON
asysctl.h	ASysCtl_lockCMPHPMux
asysctl.h	ASysCtl_lockCMPLPMux
asysctl.h	ASysCtl_lockCMPHNMux
asysctl.h	ASysCtl_lockCMPLNMux
asysctl.h	ASysCtl_lockVREG
<b>AGPIOFILTER</b>	
asysctl.h	ASysCtl_setAGPIOFilterGroup1
asysctl.h	ASysCtl_setAGPIOFilterGroup2
<b>AGPIOCTRLA</b>	
gpio.c	GPIO_setAnalogMode
<b>AGPIOCTRLB</b>	
-	
<b>AGPIOCTRLG</b>	
-	
<b>AGPIOCTRLH</b>	
-	
<b>GPIOINENACTRL</b>	
asysctl.h	ASysCtl_enableGPIOInputBuffer
asysctl.h	ASysCtl_disableGPIOInputBuffer
<b>IO_DRVSEL</b>	
asysctl.h	AsysCtl_setDriveStrength
asysctl.h	AsysCtl_clearDriveStrength
<b>IO_MODESEL</b>	
asysctl.h	AsysCtl_setDriveMode
asysctl.h	AsysCtl_clearDriveMode
<b>ADCSOFCRCGB</b>	
asysctl.h	AsysCtl_configADCGlobalSOC
asysctl.h	AsysCtl_forceADCGlobalSOC
<b>ADCSOFCRCGBSEL</b>	
asysctl.h	AsysCtl_configADCGlobalSOC

## 14.7 ASBSYS Registers

This section describes the ASBSYS Registers.

### 14.7.1 ASBSYS Base Address Table

**Table 14-8. ASBSYS Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
AnalogSubsysRegisters	<a href="#">ANALOG_SUBSYS_REGS</a>	ANALOGSUBSYS_BASE	0x0005_D700	YES	-	-	YES



### 14.7.2 ANALOG\_SUBSYS\_REGS Registers

Table 14-9 lists the memory-mapped registers for the ANALOG\_SUBSYS\_REGS registers. All register offset addresses not listed in Table 14-9 should be considered as reserved locations and the register contents should not be modified.

**Table 14-9. ANALOG\_SUBSYS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
26h	ADCOSDETECT	I2V Logic Control	EALLOW	<a href="#">Go</a>
36h	REFCONFIGB	Config register for analog reference B.	EALLOW	<a href="#">Go</a>
4Ah	INTERNALTESTCTL	INTERNALTEST Node Control Register	EALLOW	<a href="#">Go</a>
5Eh	CONFIGLOCK	Lock Register for all the config registers.	EALLOW	<a href="#">Go</a>
60h	TSNSCTL	Temperature Sensor Control Register	EALLOW	<a href="#">Go</a>
68h	ANAREFPCTL	Analog Reference Control Register for VREFHI	EALLOW	<a href="#">Go</a>
69h	ANAREFNCTL	Analog Reference Control Register for VREFLO	EALLOW	<a href="#">Go</a>
70h	VMONCTL	Voltage Monitor Control Register	EALLOW	<a href="#">Go</a>
82h	CMPPHMXSEL	Bits to select one of the many sources on CompHP inputs. Refer to Pimux diagram for details.	EALLOW	<a href="#">Go</a>
84h	CMPLPMXSEL	Bits to select one of the many sources on CompLP inputs. Refer to Pimux diagram for details.	EALLOW	<a href="#">Go</a>
86h	CMPHNMXSEL	Bits to select one of the many sources on CompHN inputs. Refer to Pimux diagram for details.	EALLOW	<a href="#">Go</a>
87h	CMPLNMXSEL	Bits to select one of the many sources on CompLN inputs. Refer to Pimux diagram for details.	EALLOW	<a href="#">Go</a>
88h	ADCDACLOOPBACK	Enable loopback from DAC to ADCs		<a href="#">Go</a>
8Bh	CMPSSCTL	CMPSS Control Register	EALLOW	<a href="#">Go</a>
8Ch	CMPSSDACBUFCONFIG	Config bits for CMPSS DAC buffer	EALLOW	<a href="#">Go</a>
8Eh	LOCK	Lock Register	EALLOW	<a href="#">Go</a>
10Ah	AGPIOCTRLA	AGPIO Control Register	EALLOW	<a href="#">Go</a>
10Ch	AGPIOCTRLB	AGPIO Control Register	EALLOW	<a href="#">Go</a>
116h	AGPIOCTRLG	AGPIO Control Register	EALLOW	<a href="#">Go</a>
118h	AGPIOCTRLH	AGPIO Control Register	EALLOW	<a href="#">Go</a>
132h	GPIOINENACTRL	GPIOINENACTRL Control Register	EALLOW	<a href="#">Go</a>
134h	IO_DRVSEL	IO Drive strength select register	EALLOW	<a href="#">Go</a>
135h	IO_MODESEL	IO Mode select register	EALLOW	<a href="#">Go</a>
136h	ADCSOCFRCGB	ADC Global SOC Force	EALLOW	<a href="#">Go</a>
138h	ADCSOCFRCGBSEL	ADC Global SOC Force Select	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 14-10 shows the codes that are used for access types in this section.

**Table 14-10. ANALOG\_SUBSYS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		

**Table 14-10. ANALOG\_SUBSYS\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W	W	Write
W1S	W 1S	Write 1 to set
WOnce	W Once	Write Write once
WSonce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 14.7.2.1 ADCOSDETECT Register (Offset = 26h) [Reset = 0000h]

ADCOSDETECT is shown in [Figure 14-5](#) and described in [Table 14-11](#).

Return to the [Summary Table](#).

I2V Logic Control

**Figure 14-5. ADCOSDETECT Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
DETECTCFG			OSDETECT_EN	RESERVED			
R/W-0h			R/W-0h	R/W-0h			

**Table 14-11. ADCOSDETECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved
7-5	DETECTCFG	R/W	0h	ADC Opens and Shorts Detect Configuration. This bit field defines the open/shorts detection circuit state. 0h Open/Shorts detection circuit is disabled. 1h Open/Shorts detection circuit is enabled at zero scale. 2h Open/Shorts detection circuit is enabled at full scale. 3h Open/Shorts detection circuit is enabled at (nominal) 5/12 scale. 4h Open/Shorts detection circuit is enabled at (nominal) 7/12 scale. 5h Open/Shorts detection circuit is enabled with a (nominal) 5K pulldown to VSSA. 6h Open/Shorts detection circuit is enabled with a (nominal) 5K pullup to VDDA. 7h Open/Shorts detection circuit is enabled with a (nominal) 7K pulldown to VSSA. Reset type: XRSn
4	OSDETECT_EN	R/W	0h	Set this bit to enable the OSDETECT logic Reset type: XRSn
3-0	RESERVED	R/W	0h	Reserved

### 14.7.2.2 REFCONFIGB Register (Offset = 36h) [Reset = 0000000h]

REFCONFIGB is shown in [Figure 14-6](#) and described in [Table 14-12](#).

Return to the [Summary Table](#).

Config register for analog reference B.

**Figure 14-6. REFCONFIGB Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED				RESERVED		RESERVED	
R-0h				R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED	ADC_ATB_ENE		ADC_ATB_END		ADC_ATB_ENC		ADC_ATB_ENB
R-0h	R/W-0h		R/W-0h		R/W-0h		R/W-0h
7	6	5	4	3	2	1	0
ADC_ATB_ENB	ADC_ATB_ENA		RESERVED		RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h		R/W-0h		R/W-0h	R/W-0h	R/W-0h

**Table 14-12. REFCONFIGB Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15	RESERVED	R	0h	Reserved
14-13	ADC_ATB_ENE	R/W	0h	00: TESTANA0 and TESTANA1 DISABLE 01: TESTANA0 DISABLE and TESTANA1 ENABLE(Use this for ADC OS Detect) 10: TESTANA0 ENABLE and TESTANA1 DISABLE 11: TESTANA0 and TESTANA1 ENABLE Reset type: XRSn
12-11	ADC_ATB_END	R/W	0h	00: TESTANA0 and TESTANA1 DISABLE 01: TESTANA0 DISABLE and TESTANA1 ENABLE(Use this for ADC OS Detect) 10: TESTANA0 ENABLE and TESTANA1 DISABLE 11: TESTANA0 and TESTANA1 ENABLE Reset type: XRSn
10-9	ADC_ATB_ENC	R/W	0h	00: TESTANA0 and TESTANA1 DISABLE 01: TESTANA0 DISABLE and TESTANA1 ENABLE(Use this for ADC OS Detect) 10: TESTANA0 ENABLE and TESTANA1 DISABLE 11: TESTANA0 and TESTANA1 ENABLE Reset type: XRSn
8-7	ADC_ATB_ENB	R/W	0h	00: TESTANA0 and TESTANA1 DISABLE 01: TESTANA0 DISABLE and TESTANA1 ENABLE(Use this for ADC OS Detect) 10: TESTANA0 ENABLE and TESTANA1 DISABLE 11: TESTANA0 and TESTANA1 ENABLE Reset type: XRSn

**Table 14-12. REFCONFIGB Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6-5	ADC_ATB_ENA	R/W	0h	00: TESTANA0 and TESTANA1 DISABLE 01: TESTANA0 DISABLE and TESTANA1 ENABLE(Use this for ADC OS Detect) 10: TESTANA0 ENABLE and TESTANA1 DISABLE 11: TESTANA0 and TESTANA1 ENABLE Reset type: XRSn
4-3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 14.7.2.3 INTERNALTESTCTL Register (Offset = 4Ah) [Reset = 0000000h]

INTERNALTESTCTL is shown in [Figure 14-7](#) and described in [Table 14-13](#).

Return to the [Summary Table](#).

INTERNALTEST Node Control Register

**Figure 14-7. INTERNALTESTCTL Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							RESERVED
R-0-0h							R/W-0h
7	6	5	4	3	2	1	0
RESERVED			TESTSEL				
R/W-0h			R/W-0h				

**Table 14-13. INTERNALTESTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write Key. Writes to this register must include the value 0xA5A5 in the KEY bit field to take effect. Otherwise the register will remain as it was prior to the write attempt. Reads will return a 0. Reset type: SYSRSn
15-9	RESERVED	R-0	0h	Reserved
8-6	RESERVED	R/W	0h	Reserved

**Table 14-13. INTERNALTESTCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-0	TESTSEL	R/W	0h	<p>Test Select. This bit field defines which internal node, if any, is selected to come out on the INTERNALTEST node connected to the ADC.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No internal connection            1h (R/W) = Core VDD (1.2V) voltage            2h (R/W) = VDDA voltage            3h (R/W) = VSSA - Analog ground pin            4h (R/W) = VREFLO pin voltage            5h (R/W) = CMPSS1 High DAC output (6-bit)            6h (R/W) = CMPSS1 Low DAC output (6-bit)            7h (R/W) = CMPSS2 High DAC output (6-bit)            8h (R/W) = CMPSS2 Low DAC output (6-bit)            9h (R/W) = CMPSS3 High DAC output (6-bit)            Ah (R/W) = CMPSS3 Low DAC output (6-bit)            Bh (R/W) = CMPSS4 High DAC output (6-bit)            Ch (R/W) = CMPSS4 Low DAC output (6-bit)            1Ch (R/W) = Reserved            1Dh (R/W) = All ADCs are placed in gain calibration mode. 0.9*VREFHI pin voltage is sampled by all ADCs through INTERNALTEST mux output, overriding CHSEL setting.            1Eh (R/W) = Reserved            1Fh (R/W) = Reserved            20h (R/W) = Reserved            21h (R/W) = Reserved            22h (R/W) = Reserved            23h (R/W) = Reserved            24h (R/W) = Reserved            25h (R/W) = Reserved            26h (R/W) = Reserved            27h (R/W) = Reserved            28h (R/W) = Reserved            29h (R/W) = Reserved            2Ah (R/W) = Reserved            2Bh (R/W) = Reserved            2Ch (R/W) = VSS - Digital ground pin            2Dh (R/W) = Reserved            2Eh (R/W) = Reserved            2Fh (R/W) = Reserved            30h (R/W) = Reserved            3Fh (R/W) = Reserved</p>

### 14.7.2.4 CONFIGLOCK Register (Offset = 5Eh) [Reset = 0000000h]

CONFIGLOCK is shown in [Figure 14-8](#) and described in [Table 14-14](#).

Return to the [Summary Table](#).

Lock Register for all the config registers.

**Figure 14-8. CONFIGLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	GPIOINACT RL	RESERVED	RESERVED	AGPIOCTRL	RESERVED	RESERVED	RESERVED
R-0-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 14-14. CONFIGLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-7	RESERVED	R-0	0h	Reserved
6	GPIOINACTRL	R/WOnce	0h	Locks all GPIOINACTRL Register. Setting this bit will disable any future writes to this register. This bit can only be cleared by a reset. Reset type: SYSRSn
5	RESERVED	R/WOnce	0h	Reserved
4	RESERVED	R/WOnce	0h	Reserved
3	AGPIOCTRL	R/WOnce	0h	Locks all AGPIOCTRL Register. Setting this bit will disable any future writes to this register. This bit can only be cleared by a reset. Reset type: SYSRSn
2	RESERVED	R/WOnce	0h	Reserved
1	RESERVED	R/WOnce	0h	Reserved
0	RESERVED	R/WOnce	0h	Reserved



### 14.7.2.5 TSENSCTL Register (Offset = 60h) [Reset = 0000h]

TSENSCTL is shown in [Figure 14-9](#) and described in [Table 14-15](#).

Return to the [Summary Table](#).

Temperature Sensor Control Register

**Figure 14-9. TSENSCTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ENABLE
R-0-0h							R/W-0h

**Table 14-15. TSENSCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R-0	0h	Reserved
0	ENABLE	R/W	0h	Temperature Sensor Enable. This bit enables the temperature sensor output to the ADC. 0 Disabled 1 Enabled Reset type: SYSRSn

### 14.7.2.6 ANAREFPCTL Register (Offset = 68h) [Reset = 0155h]

ANAREFPCTL is shown in [Figure 14-10](#) and described in [Table 14-16](#).

Return to the [Summary Table](#).

Analog Reference Control Register for VREFHI

**Figure 14-10. ANAREFPCTL Register**

15		14		13		12		11		10		9		8	
RESERVED		ANAREFE1P65SEL		ANAREFD1P65SEL		ANAREFC1P65SEL		ANAREFB1P65SEL		ANAREFA1P65SEL		REFPMUXSELE			
R-0-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-1h			
7		6		5		4		3		2		1		0	
REFPMUXSELD				REFPMUXSELC				REFPMUXSELB				REFPMUXSELA			
R/W-1h				R/W-1h				R/W-1h				R/W-1h			

**Table 14-16. ANAREFPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14	ANAREFE1P65SEL	R/W	0h	1.65V reference mode select bit: 0: INTREF: FSR set to 2.5V VREFHI: FSR equal to VREFHI pin 1: INTREF: FSR set to 3.3V (ADC Reference = 1.65V) VREFHI: FSR set to 3.3V with pin equal to 1.65V Reset type: XRSn
13	ANAREFD1P65SEL	R/W	0h	1.65V reference mode select bit: 0: INTREF: FSR set to 2.5V VREFHI: FSR equal to VREFHI pin 1: INTREF: FSR set to 3.3V (ADC Reference = 1.65V) VREFHI: FSR set to 3.3V with pin equal to 1.65V Reset type: XRSn
12	ANAREFC1P65SEL	R/W	0h	1.65V reference mode select bit: 0: INTREF: FSR set to 2.5V VREFHI: FSR equal to VREFHI pin 1: INTREF: FSR set to 3.3V (ADC Reference = 1.65V) VREFHI: FSR set to 3.3V with pin equal to 1.65V Reset type: XRSn
11	ANAREFB1P65SEL	R/W	0h	1.65V reference mode select bit: 0: INTREF: FSR set to 2.5V VREFHI: FSR equal to VREFHI pin 1: INTREF: FSR set to 3.3V (ADC Reference = 1.65V) VREFHI: FSR set to 3.3V with pin equal to 1.65V Reset type: XRSn
10	ANAREFA1P65SEL	R/W	0h	1.65V reference mode select bit: 0: INTREF: FSR set to 2.5V VREFHI: FSR equal to VREFHI pin 1: INTREF: FSR set to 3.3V (ADC Reference = 1.65V) VREFHI: FSR set to 3.3V with pin equal to 1.65V Reset type: XRSn
9-8	REFPMUXSELE	R/W	1h	Analog reference mode select. This bit selects the options for VREFHI selection 00: INTREF 01: VREFHI 10: Reserved 11: VDDA Note: If any one ADC chooses INTREF then VREFHI option will become invalid for all other ADCs. Reset type: XRSn

**Table 14-16. ANAREFPCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	REFPMUXSELD	R/W	1h	Analog reference mode select. This bit selects the options for VREFHI selection 00: INTREF 01: VREFHI 10: Reserved 11: VDDA Note: If any one ADC chooses INTREF then VREFHI option will become invalid for all other ADCs. Reset type: XRSn
5-4	REFPMUXSELC	R/W	1h	Analog reference mode select. This bit selects the options for VREFHI selection 00: INTREF 01: VREFHI 10: Reserved 11: VDDA Note: If any one ADC chooses INTREF then VREFHI option will become invalid for all other ADCs. Reset type: XRSn
3-2	REFPMUXSELB	R/W	1h	Analog reference mode select. This bit selects the options for VREFHI selection 00: INTREF 01: VREFHI 10: Reserved 11: VDDA Note: If any one ADC chooses INTREF then VREFHI option will become invalid for all other ADCs. Reset type: XRSn
1-0	REFPMUXSELA	R/W	1h	Analog reference mode select. This bit selects the options for VREFHI selection 00: INTREF 01: VREFHI 10: Reserved 11: VDDA Note: If any one ADC chooses INTREF then VREFHI option will become invalid for all other ADCs. Reset type: XRSn

### 14.7.2.7 ANAREFNCTL Register (Offset = 69h) [Reset = 0155h]

ANAREFNCTL is shown in [Figure 14-11](#) and described in [Table 14-17](#).

Return to the [Summary Table](#).

Analog Reference Control Register for VREFLO

**Figure 14-11. ANAREFNCTL Register**

15	14	13	12	11	10	9	8
RESERVED						REFNMUXSELE	
R-0-0h						R/W-1h	
7	6	5	4	3	2	1	0
REFNMUXSELD		REFNMUXSELC		REFNMUXSELB		REFNMUXSELA	
R/W-1h		R/W-1h		R/W-1h		R/W-1h	

**Table 14-17. ANAREFNCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R-0	0h	Reserved
9-8	REFNMUXSELE	R/W	1h	Analog reference mode select. This bit selects the options for VREFHI selection 00: VREFLO 01: VREFLO 10: Reserved 11: VSSA Reset type: XRSn
7-6	REFNMUXSELD	R/W	1h	Analog reference mode select. This bit selects the options for VREFHI selection 00: VREFLO 01: VREFLO 10: Reserved 11: VSSA Reset type: XRSn
5-4	REFNMUXSELC	R/W	1h	Analog reference mode select. This bit selects the options for VREFHI selection 00: VREFLO 01: VREFLO 10: Reserved 11: VSSA Reset type: XRSn
3-2	REFNMUXSELB	R/W	1h	Analog reference mode select. This bit selects the options for VREFHI selection 00: VREFLO 01: VREFLO 10: Reserved 11: VSSA Reset type: XRSn
1-0	REFNMUXSELA	R/W	1h	Analog reference mode select. This bit selects the options for VREFHI selection 00: VREFLO 01: VREFLO 10: Reserved 11: VSSA Reset type: XRSn

### 14.7.2.8 VMONCTL Register (Offset = 70h) [Reset = 0000h]

VMONCTL is shown in [Figure 14-12](#) and described in [Table 14-18](#).

Return to the [Summary Table](#).

Voltage Monitor Control Register

**Figure 14-12. VMONCTL Register**

15	14	13	12	11	10	9	8
RESERVED							BORLVMONDIS
R-0-0h							R/W-0h
7	6	5	4	3	2	1	0
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h

**Table 14-18. VMONCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R-0	0h	Reserved
8	BORLVMONDIS	R/W	0h	BORL disable on VDDIO. 0 BORL is enabled on VDDIO, i.e BOR circuit will be triggered if VDDIO goes lower than the lower BOR threshold of VDDIO. 1 BORL is disabled on VDDIO, i.e BOR circuit will not be triggered if VDDIO goes lower than the lower BOR threshold of VDDIO. Reset type: SYSRSn
7-2	RESERVED	R-0	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 14.7.2.9 CMPHPMXSEL Register (Offset = 82h) [Reset = 0000000h]

CMPHPMXSEL is shown in [Figure 14-13](#) and described in [Table 14-19](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CompHP inputs. Refer to Pimux diagram for details.

**Figure 14-13. CMPHPMXSEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED		RESERVED			RESERVED		
R-0-0h		R/W-0h			R/W-0h		
15	14	13	12	11	10	9	8
RESERVED	RESERVED			CMP4HPMXSEL		CMP3HPMXSEL	
R-0-0h		R/W-0h			R/W-0h		R/W-0h
7	6	5	4	3	2	1	0
CMP3HPMXSEL		CMP2HPMXSEL			CMP1HPMXSEL		
R/W-0h		R/W-0h			R/W-0h		

**Table 14-19. CMPHPMXSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R-0	0h	Reserved
21-19	RESERVED	R/W	0h	Reserved
18-16	RESERVED	R/W	0h	Reserved
15	RESERVED	R-0	0h	Reserved
14-12	RESERVED	R/W	0h	Reserved
11-9	CMP4HPMXSEL	R/W	0h	CMP4HPMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn
8-6	CMP3HPMXSEL	R/W	0h	CMP3HPMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn
5-3	CMP2HPMXSEL	R/W	0h	CMP2HPMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn
2-0	CMP1HPMXSEL	R/W	0h	CMP1HPMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn

#### 14.7.2.10 CMPLPMXSEL Register (Offset = 84h) [Reset = 0000000h]

CMPLPMXSEL is shown in [Figure 14-14](#) and described in [Table 14-20](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CompLP inputs. Refer to Pimux diagram for details.

**Figure 14-14. CMPLPMXSEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED		RESERVED			RESERVED		
R-0-0h		R/W-0h			R/W-0h		
15	14	13	12	11	10	9	8
RESERVED	RESERVED			CMP4LPMXSEL		CMP3LPMXSEL	
R-0-0h		R/W-0h			R/W-0h		R/W-0h
7	6	5	4	3	2	1	0
CMP3LPMXSEL		CMP2LPMXSEL			CMP1LPMXSEL		
R/W-0h		R/W-0h			R/W-0h		

**Table 14-20. CMPLPMXSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R-0	0h	Reserved
21-19	RESERVED	R/W	0h	Reserved
18-16	RESERVED	R/W	0h	Reserved
15	RESERVED	R-0	0h	Reserved
14-12	RESERVED	R/W	0h	Reserved
11-9	CMP4LPMXSEL	R/W	0h	CMP4LPMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn
8-6	CMP3LPMXSEL	R/W	0h	CMP3LPMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn
5-3	CMP2LPMXSEL	R/W	0h	CMP2LPMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn
2-0	CMP1LPMXSEL	R/W	0h	CMP1LPMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn

### 14.7.2.11 CMPHNMXSEL Register (Offset = 86h) [Reset = 0000h]

CMPHNMXSEL is shown in [Figure 14-15](#) and described in [Table 14-21](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CompHN inputs. Refer to Pimux diagram for details.

**Figure 14-15. CMPHNMXSEL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	CMP4HNMXSEL	CMP3HNMXSEL	CMP2HNMXSEL	CMP1HNMXSEL
R-0-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-21. CMPHNMXSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R-0	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	CMP4HNMXSEL	R/W	0h	CMP4HNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn
2	CMP3HNMXSEL	R/W	0h	CMP3HNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn
1	CMP2HNMXSEL	R/W	0h	CMP2HNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn
0	CMP1HNMXSEL	R/W	0h	CMP1HNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn



#### 14.7.2.12 CMPLNMXSEL Register (Offset = 87h) [Reset = 0000h]

CMPLNMXSEL is shown in [Figure 14-16](#) and described in [Table 14-22](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CompLN inputs. Refer to Pimux diagram for details.

**Figure 14-16. CMPLNMXSEL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	CMP4LNMXSEL	CMP3LNMXSEL	CMP2LNMXSEL	CMP1LNMXSEL
R-0-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-22. CMPLNMXSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R-0	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	CMP4LNMXSEL	R/W	0h	CMP4LNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn
2	CMP3LNMXSEL	R/W	0h	CMP3LNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn
1	CMP2LNMXSEL	R/W	0h	CMP2LNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn
0	CMP1LNMXSEL	R/W	0h	CMP1LNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn

### 14.7.2.13 ADCDACLOOPBACK Register (Offset = 88h) [Reset = 0000000h]

ADCDACLOOPBACK is shown in [Figure 14-17](#) and described in [Table 14-23](#).

Return to the [Summary Table](#).

Enable loopback from DAC to ADCs

**Figure 14-17. ADCDACLOOPBACK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED			ENLB2ADCE	ENLB2ADCD	ENLB2ADCC	ENLB2ADCB	ENLB2ADCA
R-0-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-23. ADCDACLOOPBACK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write Key. Writes to this register must include the value 0xA5A5 in the KEY bit field to take effect. Otherwise the register will remain as it was prior to the write attempt. Reads will return a 0. Reset type: XRSn
15-5	RESERVED	R-0	0h	Reserved
4	ENLB2ADCE	R/W	0h	1 Loops back COMPDACA output to ADCE. 0 Loop back is broken. Note: Setting this bit to 1, will override the CHSEL specification for the ADC. ADC would sample COMPDACA output irrespective of the value of CHSEL. Reset type: XRSn
3	ENLB2ADCD	R/W	0h	1 Loops back COMPDACA output to AD CD. 0 Loop back is broken. Note: Setting this bit to 1, will override the CHSEL specification for the ADC. ADC would sample COMPDACA output irrespective of the value of CHSEL. Reset type: XRSn
2	ENLB2ADCC	R/W	0h	1 Loops back COMPDACA output to ADCC. 0 Loop back is broken. Note: Setting this bit to 1, will override the CHSEL specification for the ADC. ADC would sample COMPDACA output irrespective of the value of CHSEL. Reset type: XRSn
1	ENLB2ADCB	R/W	0h	1 Loops back COMPDACA output to ADCB. 0 Loop back is broken. Note: Setting this bit to 1, will override the CHSEL specification for the ADC. ADC would sample COMPDACA output irrespective of the value of CHSEL. Reset type: XRSn

**Table 14-23. ADCDACLOOPBACK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	ENLB2ADCA	R/W	0h	1 Loops back COMPDACA output to ADCA. 0 Loop back is broken. Note: Setting this bit to 1, will override the CHSEL specification for the ADC. ADC would sample COMPDACA output irrespective of the value of CHSEL. Reset type: XRSn

#### 14.7.2.14 CMPSSCTL Register (Offset = 8Bh) [Reset = 0000h]

CMPSSCTL is shown in [Figure 14-18](#) and described in [Table 14-24](#).

Return to the [Summary Table](#).

CMPSS Control Register

**Figure 14-18. CMPSSCTL Register**

15	14	13	12	11	10	9	8
CMPSSCTLEN		RESERVED					
R/W-0h		R-0-0h					
7	6	5	4	3	2	1	0
RESERVED							CMP1LDACOU TEN
R-0-0h							R/W-0h

**Table 14-24. CMPSSCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	CMPSSCTLEN	R/W	0h	0 - Rest of the configurations in this register are disabled 1 - Rest of the configuration in this register are enabled This bit is added for safety purpose. The configurations in this register are donot care if this bit is '0' Reset type: SYSRSn
14-1	RESERVED	R-0	0h	Reserved
0	CMP1LDACOUTEN	R/W	0h	0 - CMPSS1.COMPL is enabled and associated DAC will act as reference for comparator. 1 - CMPSS1.COMPL is disabled. Associated DAC will act as a general purpose DAC with 11 bit resolution Reset type: SYSRSn

### 14.7.2.15 CMPSSDACBUFCONFIG Register (Offset = 8Ch) [Reset = 0000000h]

CMPSSDACBUFCONFIG is shown in [Figure 14-19](#) and described in [Table 14-25](#).

Return to the [Summary Table](#).

Config bits for CMPSS DAC buffer

**Figure 14-19. CMPSSDACBUFCONFIG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED								RESERVED							
R/W-0h								R/W-0h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								CMPSSADACL							
R/W-0h								R/W-0h							

**Table 14-25. CMPSSDACBUFCONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R/W	0h	Reserved
23-16	RESERVED	R/W	0h	Reserved
15-8	RESERVED	R/W	0h	Reserved
7-0	CMPSSADACL	R/W	0h	Configuration Bits for CMPSS DACA buffer Reset type: XRSn

### 14.7.2.16 LOCK Register (Offset = 8Eh) [Reset = 0000000h]

LOCK is shown in [Figure 14-20](#) and described in [Table 14-26](#).

Return to the [Summary Table](#).

Lock Register

**Figure 14-20. LOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED					RESERVED	VREGCTL	CMPLNMXSEL
R-0-0h					R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
CMPHNMXSEL	CMPLPMXSEL	CMPHPMXSEL	RESERVED	RESERVED	VMONCTL	ANAREFCTL	TSNSCTL
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 14-26. LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-11	RESERVED	R-0	0h	Reserved
10	RESERVED	R/WOnce	0h	Reserved
9	VREGCTL	R/WOnce	0h	VREGCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
8	CMPLNMXSEL	R/WOnce	0h	CMPLNMXSEL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
7	CMPHNMXSEL	R/WOnce	0h	CMPHNMXSEL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
6	CMPLPMXSEL	R/WOnce	0h	CMPLPMXSEL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
5	CMPHPMXSEL	R/WOnce	0h	CMPHPMXSEL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
4	RESERVED	R/WOnce	0h	Reserved
3	RESERVED	R/WOnce	0h	Reserved
2	VMONCTL	R/WOnce	0h	VMONCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
1	ANAREFCTL	R/WOnce	0h	ANAREFCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn

**Table 14-26. LOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	TSNSCTL	R/WOnce	0h	TSNSCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn

### 14.7.2.17 AGPIOTRLA Register (Offset = 10Ah) [Reset = 0000000h]

AGPIOTRLA is shown in [Figure 14-21](#) and described in [Table 14-27](#).

Return to the [Summary Table](#).

AGPIO Control Register

**Figure 14-21. AGPIOTRLA Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	GPIO28	RESERVED	RESERVED	RESERVED	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	GPIO21	GPIO20	RESERVED	RESERVED	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	GPIO13	GPIO12	GPIO11	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-27. AGPIOTRLA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	GPIO28	R/W	0h	One time configuration for GPIO28 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	GPIO24	R/W	0h	One time configuration for GPIO24 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	GPIO21	R/W	0h	One time configuration for GPIO21 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
20	GPIO20	R/W	0h	One time configuration for GPIO20 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
19	RESERVED	R/W	0h	Reserved



**Table 14-27. AGPIOTRLA Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	RESERVED	R/W	0h	Reserved
17	GPIO17	R/W	0h	One time configuration for GPIO17 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
16	GPIO16	R/W	0h	One time configuration for GPIO16 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	GPIO13	R/W	0h	One time configuration for GPIO13 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
12	GPIO12	R/W	0h	One time configuration for GPIO12 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
11	GPIO11	R/W	0h	One time configuration for GPIO11 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 14.7.2.18 AGPIOCTRLB Register (Offset = 10Ch) [Reset = 0000000h]

AGPIOCTRLB is shown in [Figure 14-22](#) and described in [Table 14-28](#).

Return to the [Summary Table](#).

AGPIO Control Register

**Figure 14-22. AGPIOCTRLB Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO33	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-28. AGPIOCTRLB Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved

**Table 14-28. AGPIOCTRLB Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	GPIO33	R/W	0h	One time configuration for GPIO33 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
0	RESERVED	R/W	0h	Reserved

### 14.7.2.19 AGPIOTRLG Register (Offset = 116h) [Reset = 0000000h]

AGPIOTRLG is shown in [Figure 14-23](#) and described in [Table 14-29](#).

Return to the [Summary Table](#).

AGPIO Control Register

**Figure 14-23. AGPIOTRLG Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-29. AGPIOTRLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	GPIO215	R/W	0h	One time configuration for GPIO215 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
22	GPIO214	R/W	0h	One time configuration for GPIO214 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
21	GPIO213	R/W	0h	One time configuration for GPIO213 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
20	GPIO212	R/W	0h	One time configuration for GPIO212 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn

**Table 14-29. AGPIOCTRLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO211	R/W	0h	One time configuration for GPIO211 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 14.7.2.20 AGPIOCTRLH Register (Offset = 118h) [Reset = 0000000h]

AGPIOCTRLH is shown in Figure 14-24 and described in Table 14-30.

Return to the [Summary Table](#).

AGPIO Control Register

**Figure 14-24. AGPIOCTRLH Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	GPIO253	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO247	RESERVED	RESERVED	RESERVED	RESERVED	GPIO242	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	GPIO236	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	GPIO230	RESERVED	GPIO228	GPIO227	GPIO226	RESERVED	GPIO224
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-30. AGPIOCTRLH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	GPIO253	R/W	0h	One time configuration for GPIO253 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	GPIO247	R/W	0h	One time configuration for GPIO247 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	GPIO242	R/W	0h	One time configuration for GPIO242 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved

**Table 14-30. AGPIOCTRLH Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	GPIO236	R/W	0h	One time configuration for GPIO236 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	GPIO230	R/W	0h	One time configuration for GPIO230 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
5	RESERVED	R/W	0h	Reserved
4	GPIO228	R/W	0h	One time configuration for GPIO228 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
3	GPIO227	R/W	0h	One time configuration for GPIO227 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
2	GPIO226	R/W	0h	One time configuration for GPIO226 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
1	RESERVED	R/W	0h	Reserved
0	GPIO224	R/W	0h	One time configuration for GPIO224 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn

### 14.7.2.21 GPIOINENACTRL Register (Offset = 132h) [Reset = 000000Fh]

GPIOINENACTRL is shown in [Figure 14-25](#) and described in [Table 14-31](#).

Return to the [Summary Table](#).

GPIOINENACTRL Control Register

**Figure 14-25. GPIOINENACTRL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				GPIO63	GPIO62	GPIO21	GPIO20
R-0-0h				R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 14-31. GPIOINENACTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	GPIO63	R/W	1h	One time configuration for GPIO63 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn
2	GPIO62	R/W	1h	One time configuration for GPIO62 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn
1	GPIO21	R/W	1h	One time configuration for GPIO21 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn
0	GPIO20	R/W	1h	One time configuration for GPIO20 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn



### 14.7.2.22 IO\_DRVSEL Register (Offset = 134h) [Reset = 0000h]

IO\_DRVSEL is shown in [Figure 14-26](#) and described in [Table 14-32](#).

Return to the [Summary Table](#).

IO Drive strength select register

**Figure 14-26. IO\_DRVSEL Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED				DRVSEL_GPIO 32	DRVSEL_GPIO 9	DRVSEL_GPIO 3	DRVSEL_GPIO 2
R/W-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-32. IO\_DRVSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R/W	0h	Reserved
3	DRVSEL_GPIO32	R/W	0h	Drive Select for the IO buffer: 0: IO will have 4mA drive (default) 1: IO will support 12mA drive Reset type: XRSn
2	DRVSEL_GPIO9	R/W	0h	Drive Select for the IO buffer: 0: IO will have 4mA drive (default) 1: IO will support 12mA drive Reset type: XRSn
1	DRVSEL_GPIO3	R/W	0h	Drive Select for the IO buffer: 0: IO will have 4mA drive (default) 1: IO will support 12mA drive Reset type: XRSn
0	DRVSEL_GPIO2	R/W	0h	Drive Select for the IO buffer: 0: IO will have 4mA drive (default) 1: IO will support 12mA drive Reset type: XRSn

### 14.7.2.23 IO\_MODESEL Register (Offset = 135h) [Reset = 0000h]

IO\_MODESEL is shown in [Figure 14-27](#) and described in [Table 14-33](#).

Return to the [Summary Table](#).

IO Mode select register

**Figure 14-27. IO\_MODESEL Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED				MODESEL_GPI O32	MODESEL_GPI O9	MODESEL_GPI O3	MODESEL_GPI O2
R/W-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-33. IO\_MODESEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R/W	0h	Reserved
3	MODESEL_GPIO32	R/W	0h	Mode Select for the IO buffer: 0: IO buffer is set to operate at 3.3v (default) 1: IO buffer is set to operate at 1.35v Reset type: XRSn
2	MODESEL_GPIO9	R/W	0h	Mode Select for the IO buffer: 0: IO buffer is set to operate at 3.3v (default) 1: IO buffer is set to operate at 1.35v Reset type: XRSn
1	MODESEL_GPIO3	R/W	0h	Mode Select for the IO buffer: 0: IO buffer is set to operate at 3.3v (default) 1: IO buffer is set to operate at 1.35v Reset type: XRSn
0	MODESEL_GPIO2	R/W	0h	Mode Select for the IO buffer: 0: IO buffer is set to operate at 3.3v (default) 1: IO buffer is set to operate at 1.35v Reset type: XRSn

#### 14.7.2.24 ADCSOCFRCGB Register (Offset = 136h) [Reset = 0000000h]

ADCSOCFRCGB is shown in [Figure 14-28](#) and described in [Table 14-34](#).

Return to the [Summary Table](#).

ADC Global SOC Force

**Figure 14-28. ADCSOCFRCGB Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
SOC15	SOC14	SOC13	SOC12	SOC11	SOC10	SOC9	SOC8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
SOC7	SOC6	SOC5	SOC4	SOC3	SOC2	SOC1	SOC0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-34. ADCSOCFRCGB Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	SOC15	R/W	0h	Indicate if SOC15 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
14	SOC14	R/W	0h	Indicate if SOC14 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
13	SOC13	R/W	0h	Indicate if SOC13 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
12	SOC12	R/W	0h	Indicate if SOC12 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
11	SOC11	R/W	0h	Indicate if SOC11 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
10	SOC10	R/W	0h	Indicate if SOC10 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
9	SOC9	R/W	0h	Indicate if SOC9 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn

**Table 14-34. ADCSOCFRCGB Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	SOC8	R/W	0h	Indicate if SOC8 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
7	SOC7	R/W	0h	Indicate if SOC7 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
6	SOC6	R/W	0h	Indicate if SOC6 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
5	SOC5	R/W	0h	Indicate if SOC5 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
4	SOC4	R/W	0h	Indicate if SOC4 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
3	SOC3	R/W	0h	Indicate if SOC3 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
2	SOC2	R/W	0h	Indicate if SOC2 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
1	SOC1	R/W	0h	Indicate if SOC1 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
0	SOC0	R/W	0h	Indicate if SOC0 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn

### 14.7.2.25 ADCSOCFRGBSEL Register (Offset = 138h) [Reset = 0000h]

ADCSOCFRGBSEL is shown in [Figure 14-29](#) and described in [Table 14-35](#).

Return to the [Summary Table](#).

ADC Global SOC Force Select

**Figure 14-29. ADCSOCFRGBSEL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED			ADCE	ADCD	ADCC	ADCB	ADCA
R-0-0h			R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 14-35. ADCSOCFRGBSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R-0	0h	Reserved
4	ADCE	R-0/W1S	0h	Indicate if ADCE selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: XRSn
3	ADCD	R-0/W1S	0h	Indicate if ADCD selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: XRSn
2	ADCC	R-0/W1S	0h	Indicate if ADCC selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: XRSn
1	ADCB	R-0/W1S	0h	Indicate if ADCB selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: XRSn
0	ADCA	R-0/W1S	0h	Indicate if ADCA selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: XRSn

Chapter 15  
**Analog-to-Digital Converter (ADC)**

---



The analog-to-digital converter (ADC) module described in this chapter is a Type 6 ADC. See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with modules of the same type, to determine the differences between the types, and for a list of device-specific differences within a type.

15.1 Introduction.....	1967
15.2 ADC Configurability.....	1970
15.3 SOC Principle of Operation.....	1973
15.4 SOC Configuration Examples.....	1991
15.5 ADC Conversion Priority.....	1993
15.6 Burst Mode.....	1996
15.7 EOC and Interrupt Operation.....	1998
15.8 Post-Processing Blocks.....	2001
15.9 Opens/Shorts Detection Circuit (OSDETECT).....	2008
15.10 Power-Up Sequence.....	2010
15.11 ADC Calibration.....	2010
15.12 ADC Timings.....	2011
15.13 Additional Information.....	2017
15.14 Software.....	2026
15.15 ADC Registers.....	2039

## 15.1 Introduction

The ADC module is a 12-bit successive approximation (SAR) style ADC. The ADC is composed of a core and a wrapper. The core is composed of the analog circuits which include the channel select MUX, the sample-and-hold (S/H) circuit, the successive approximation circuits, voltage reference circuits, and other analog support circuits. The wrapper is composed of the digital circuits that configure and control the ADC. These circuits include the logic for programmable conversions, result registers, interfaces to analog circuits, interfaces to the peripheral buses, post-processing circuits, and interfaces to other on-chip modules.

Each ADC module consists of a single sample-and-hold (S/H) circuit. The ADC module is designed to be duplicated multiple times on the same chip, allowing simultaneous sampling or independent operation of multiple ADCs. The ADC wrapper is start-of-conversion (SOC) based (see [Section 15.3](#)).

### 15.1.1 ADC Related Collateral

#### Foundational Materials

- [ADC Input Circuit Evaluation for C2000 MCUs \(PSPICE for TI\) Application Report](#)
- [ADC Input Circuit Evaluation for C2000 MCUs \(TINA-TI\) Application Report](#)
- [C2000 Academy - ADC](#)
- [PSpice for TI design and simulation tool](#)
- [Real-Time Control Reference Guide](#)
  - Refer to the ADC section
- [TI Precision Labs - ADCs](#)
- [TI Precision Labs: Driving the reference input on a SAR ADC \(Video\)](#)
- [TI Precision Labs: Introduction to analog-to-digital converters \(ADCs\) \(Video\)](#)
- [TI Precision Labs: SAR ADC input driver design \(Video\)](#)
- [TI e2e: Connecting VDDA to VREFHI](#)
- [TI e2e: Topologies for ADC Input Protection](#)
- [TI e2e: Why does the ADC Input Voltage drop with sampling?](#)
  - Sampling a high impedance voltage divider with ADC
- [Understanding Data Converters Application Report](#)

#### Getting Started Materials

- [ADC-PWM Synchronization Using ADC Interrupt](#)
  - NOTE: This is a non-TI (third party) site.
- [Analog-to-Digital Converter \(ADC\) Training for C2000 MCUs \(Video\)](#)
- [Hardware Design Guide for F2800x C2000 Real-Time MCU Series](#)

#### Expert Materials

- [ADC Oversampling Application Report](#)
- [Analog Engineer's Calculator](#)
- [Analog Engineer's Pocket Reference](#)
- [Charge-Sharing Driving Circuits for C2000 ADCs \(using PSPICE-FOR-TI\) Application Report](#)
- [Charge-Sharing Driving Circuits for C2000 ADCs \(using TINA-TI\) Application Report](#)
- [Debugging an integrated ADC in a microcontroller using an oscilloscope](#)
- [Hardware oversampling using C2000 ADC \(Video\)](#)
- [Methods for Mitigating ADC Memory Cross-Talk Application Report](#)
- [TI Precision Labs: ADC AC specifications \(Video\)](#)
- [TI Precision Labs: ADC Error sources \(Video\)](#)
- [TI Precision Labs: ADC Noise \(Video\)](#)
- [TI Precision Labs: Analog-to-digital converter \(ADC\) drive topologies \(Video\)](#)
- [TI Precision Labs: Electrical overstress on data converters \(Video\)](#)
- [TI Precision Labs: High-speed ADC fundamentals \(Video\)](#)
- [TI Precision Labs: SAR & Delta-Sigma: Understanding the Difference \(Video\)](#)

- [TI e2e: ADC Bandwidth Clarification](#)
- [TI e2e: ADC Resolution with Oversampling](#)
- [TI e2e: ADC configuration for interleaved mode](#)
- [TI e2e: Simultaneous Sampling with Single ADC](#)

### 15.1.2 Features

Each ADC has the following features:

- 12-bit resolution
- Ratiometric external reference set by VREFHI and VREFLO pins
- Selectable internal reference of 2.5V or 3.3V
- Single-ended signal conversions (12-bit mode only)
- Input multiplexer with up to 32 channels
- External channel mux option to expand available ADC channels
- 16 configurable SOCs
- 16 individually addressable result registers
- Two trigger repeater modules, enabling customizable hardware oversampling and undersampling modes with little or no CPU overhead
- Multiple trigger sources
  - S/W (with available global synchronization for multiple ADCs) - software immediate start
  - All ePWMs - ADCSOC A or B
  - GPIO XINT2
  - CPU Timers 0/1/2
  - ADCINT1/2
  - ECAP events in capture mode (CEVT1, CEVT2, CEVT3, and CEVT4) and APWM mode (period match, compare match, or both)
- Four flexible PIE interrupts
- Configurable interrupt placement
- Burst mode
- Four post-processing blocks, each with:
  - Saturating offset calibration
  - Error from set-point calculation
  - High, low, and zero-crossing compare, with interrupt and ePWM trip capability
  - Trigger-to-sample delay capture
  - Aggregation functions: max, min, sum, and average (binary shift)
  - Configurable digital filter for high/low/zero-crossing compare
  - Absolute value function

---

#### Note

Not every channel is pinned out from all ADCs. Check the device data sheet to determine which channels are available.

---



### 15.1.3 Block Diagram

Figure 15-1 shows the block diagram for the ADC core and ADC wrapper.




Figure 15-1. ADC Module Block Diagram

#### Note

- The ADC block diagram reflects the number of ADC channels internally configurable on the device. The actual number of available external ADC inputs varies depending on part and package.

## 15.2 ADC Configurability

Some ADC configurations are individually controlled by the SOCs, while others are globally controlled per ADC module. [Table 15-1](#) summarizes the basic ADC options and the level of configurability. The subsequent sections discuss these configurations.

**Table 15-1. ADC Options and Configuration Levels**

Options	Configurability
Clock	Per module <sup>(1)</sup>
Resolution	Not configurable (12-bit only)
Signal mode	Not configurable (single-ended only)
Reference voltage source	Per module (external or internal) <sup>(2)</sup>
Trigger source	Per SOC <sup>(1)</sup>
Converted channel	Per SOC
Acquisition window duration	Per SOC <sup>(1)</sup>
EOC location	Per module
Burst Mode	Per module <sup>(1)</sup>
Sample capacitor reset	Per SOC <sup>(1)</sup>

- (1) Writing these values differently to different ADC modules can cause the ADCs to operate asynchronously. See [Section 15.13.1](#) for guidance on when the ADCs are operating synchronously or asynchronously.
- (2) Lower pin count packages can share one VREFHI pin among multiple ADCs. In this case, the ADCs that share a reference pin must have the reference modes configured identically

### 15.2.1 Clock Configuration

The base ADC clock is provided directly by the system clock (SYSCLK). SYSCLK is used to generate the ADC acquisition window. The register ADCCTL2 has a PRESCALE field that determines the ADCCLK. ADCCLK is used to clock the converter, and is only active during the conversion phase. At all other times, including during the sample-and-hold window, the ADCCLK signal is gated off.

The core requires approximately 10.5 ADCCLK cycles to process a voltage into a conversion result. The user must determine the required duration of the acquisition window, see [Section 15.13.2](#).

#### Note

To determine an appropriate value for ADCCTL2.PRESCALE, see the device data sheet to determine the maximum SYSCLK and ADCCLK frequency.

### 15.2.2 Resolution

The resolution of the ADC determines how finely the analog range is quantized into digital values. Each ADC module supports a fixed resolution of 12 bits.

### 15.2.3 Voltage Reference

#### 15.2.3.1 External Reference Mode

The ADC modules share VREFHI and VREFLO inputs. In external reference mode, these pins are used as a ratiometric reference to determine the ADC conversion input range.

See [Section 15.13.6](#) for information on how to supply the reference voltage.

---

#### Note

- On devices with no external VREFLO pin, VREFLO is internally connected to the device analog ground, VSSA.
  - See the device data sheet to determine the allowable voltage range for VREFHI and VREFLO.
  - The external reference mode requires an external capacitor on the VREFHI pin. See the device data sheet for the specific value required.
- 

#### 15.2.3.2 Internal Reference Mode

In internal reference mode, the device drives a voltage out onto the VREFHI pin. The VREFHI and VREFLO pins then set the ADC conversion range.

The internal reference voltage can be configured to be either 2.5V or 1.65V. When the 1.65V internal reference voltage is selected, the ADC input signal is internally divided by 2 before conversion, which effectively makes the ADC conversion range from VREFLO to 3.3V.

---

#### Note

The internal reference mode also requires an external capacitor on the VREFHI pin. See the device data sheet for the specific value required.

---

#### 15.2.3.3 Ganged References

On some packages, the voltage reference pins for multiple ADCs can be combined. In this case, configure the ganged references identically when selecting external versus internal reference mode and for selecting an internal reference voltage range of 3.3V or 2.5V.

For example, if ADC A and ADC B reference pins are combined and the desired reference mode is 2.5V internal reference mode, the following reference configuration code can be run:

```
//ADCA VREFHI and ADCB VREFHI share a pin
//ADCA VREFLO and ADCB VREFLO share a pin
//Both references must be explicitly configured
//Both references must be configured identically
SetVREF(ADC_ADCA, ADC_INTERNAL, ADC_VREF2P5);
SetVREF(ADC_ADCB, ADC_INTERNAL, ADC_VREF2P5);
```

Internal device hardware makes sure multiple references do not drive conflicting voltages onto the same pin. Because of this, references can be configured in any order or over any amount of time.

#### 15.2.3.4 Selecting Reference Mode

The voltage reference mode must be configured by using either the ADC\_setVREF() or the SetVREF() functions, depending on the header files used, provided in C2000Ware. Using either of these functions makes sure that the correct trim is loaded in the ADC trim registers. This function must be called at least once after a device reset. Do not configure the voltage reference mode by directly writing to the ANAREFCTL register.

### 15.2.4 Signal Mode

The ADC supports single-ended signaling.

In single-ended mode, the input voltage to the converter is sampled through a single pin (ADCIN<sub>x</sub>), referenced to VREFLO.

### 15.2.5 Expected Conversion Results

Based on a given analog input voltage, the expected digital conversion is given in [Table 15-2](#). Fractional values are truncated.

**Table 15-2. Analog to 12-bit Digital Formulas**

Analog Input	Digital Result
when ADCIN <sub>y</sub> ≤ VREFLO	ADCRESULT <sub>x</sub> = 0
when VREFLO < ADCIN <sub>y</sub> < VREFHI	ADCRESULT <sub>x</sub> = 4096 $\left( \frac{\text{ADCIN}_y - \text{VREFLO}}{\text{VREFHI} - \text{VREFLO}} \right)$
when ADCIN <sub>y</sub> ≥ VREFHI	ADCRESULT <sub>x</sub> = 4095

### 15.2.6 Interpreting Conversion Results

Based on a given ADC conversion result, the corresponding analog input is given in [Table 15-3](#). This corresponds to the center of the possible range of analog voltages that can produce this conversion result.

**Table 15-3. 12-Bit Digital-to-Analog Formulas**

Digital Value	Analog Equivalent
when ADCRESULT <sub>y</sub> = 0	ADCIN <sub>x</sub> ≤ VREFLO (3)
when 0 < ADCRESULT <sub>y</sub> < 4095	ADCIN <sub>x</sub> = (VREFHI – VREFLO) $\left( \frac{\text{ADCRESULT}_y}{4096} \right)$ + VREFLO (4)
when ADCRESULT <sub>y</sub> = 4095	ADCIN <sub>x</sub> ≥ VREFHI (5)



### 15.3.1 SOC Configuration

Each SOC has a configuration register, ADCSOCxCTL. Within this register, SOCx can be configured for trigger source, channel to convert, optional external channel mux selection, resolution, signal mode, and acquisition (sample) window duration.

### 15.3.2 Trigger Operation

Each SOC can be configured to start on one of many input triggers. The primary trigger select for SOCx is in the ADCSOCxCTL.TRIGSEL register, which can select between:

- Disabled (software only)
- CPU Timers 0/1/2
- GPIO: Input X-Bar INPUT5
- ADCSOCA or ADCSOCA from each ePWM module
- eCAP events
- Either of the two trigger repeater blocks. This can be used to achieve oversampling, undersampling, or to apply a trigger delay.
- A global synchronous software trigger. This is achieved by configuring the ADCSOCFRCGBSEL and ADCSOCFRCGB analog subsystem registers.

In addition, each SOC can also be triggered when the ADCINT1 flag or ADCINT2 flag is set. This is achieved by configuring the ADCINTSOCSEL1 register (for SOC0 to SOC15) or the ADCINTSOCSEL2 register (for SOC16 and higher where applicable). This is useful for creating continuous conversions.

#### 15.3.2.1 Global Software Trigger

This ADC supports synchronous global software triggers. Synchronous global triggers allow the application to trigger SOCx on multiple ADC instances that are exactly simultaneous in time. To generate a global software trigger, configure the analog subsystem register ADCSOCFRCGBSEL to select the ADC instances to be triggered, then write to ADCSOCFRCGB to trigger the desired SOCx simultaneously on each ADC.

For example, to trigger SOC0, SOC1, and SOC2 on ADCA and ADCC:

1. Set ADCSOCFRCGBSEL.ADCA = 1 and ADCSOCFRCGBSEL.ADCC = 1 by writing 0x5 to the ADCSOCFRCGBSEL register.
2. Trigger SOCx 0, 1, and 2 by writing 0x7 to the ADCSOCFRCGB register.

#### 15.3.2.2 Trigger Repeaters

Each ADC instance contains two trigger repeater modules. These modules can select any of the regular ADC triggers that are selectable by the ADCSOCxCTL.TRIGGER register, and generate a number of repeat pulses as configured in the REPxN.NSEL register. [Figure 15-3](#) shows a functional block diagram of the ADC trigger repeater module.

Each repeater module can apply four types of trigger modifications:

- Oversampling mode
- Undersampling mode
- Phase delay
- Re-trigger spread

Each of these trigger modification features is explained in detail in the following sections.





Figure 15-3. ADC Trigger Repeater Block Diagram

### 15.3.2.2.1 Oversampling Mode

In this mode, the repeater module passes the initial trigger through to the output. As soon as all SOCs configured to receive the trigger are in progress or completed, the repeater issues the trigger again. The process repeats until the configured number of trigger pulses (NSEL + 1) have been issued.

This mode allows the application to easily perform multiple back-to-back samples from a single trigger pulse. When used in conjunction with the aggregation options in the post-processing block, this mode enables oversampling, averaging, or peak detection. Figure 15-4 shows an example of oversampling SOCs generated from a single ePWM trigger.



TRIGGER = ePWM SOCA, NSEL = 3, PHASE = 0, MODE = Oversampling, SPREAD = 0


**Figure 15-4. Oversampled ADC Trigger Example**



**15.3.2.2.2 Undersampling Mode**

In this mode, the repeater module passes the initial trigger through to the output, and then blocks subsequent triggers until the configured number of trigger pulses (NSEL + 1) arrive. The result is that only 1 in every (NSEL + 1) pulses passes through to the output. Figure 15-5 shows an example of undersampled SOCs from multiple ePWM triggers.

This mode enables the application to scale down the trigger frequency for one or more SOCs. This is useful for charge-sharing input drivers which have increased error with higher sampling frequencies.



TRIGGER = ePWM SOCA, NSEL = 7, PHASE = 0, MODE = Undersampling, SPREAD = (don't care)

**Figure 15-5. Undersampled ADC Trigger Example**


**Note**

Oversampling and undersampling modes are mutually exclusive for each repeater module. However, multiple repeater modules can (and are intended to) be used in different modes concurrently.

**15.3.2.2.3 Trigger Phase Delay**


The repeater module can delay the initial trigger by a specified number of SYSCLK cycles. This feature can be used in combination with oversampling or undersampling modes, or as a standalone delay by setting NSEL = 0. The phase delay does not affect the timing between subsequent repeated oversampled triggers—the phase delay only delays the initial trigger. When PHASE = 0, the initial trigger arrives at the same time as an unmodified trigger. Figure 15-6 shows an example of phase delay combined with oversampling. Figure 15-7 shows an example of a standalone phase delay with a single SOC trigger.

Phase delay enables the application to tie the trigger start point to an ePWM event while allowing for a necessary sampling delay (for example, settling time). In addition, when phase delay is combined with oversampling functionality, a single trigger can generate an interleaved burst of conversions across multiple ADCs. To achieve this, set PHASE in increments of  $(t_{\text{sample}}/n_{\text{interleaved\_ADCs}})$ . Figure 15-8 shows an example of interleaving 12 samples across 3 ADCs.




TRIGGER = ePWM SOCA, NSEL = 3, PHASE = 100, MODE = Oversampling, SPREAD = 0

Figure 15-6. Oversampled ADC Trigger Example with Phase Delay



TRIGGER = ePWM SOCA, NSEL = 0, PHASE = 100, MODE = (either), SPREAD = (don't care)

Figure 15-7. ADC Trigger Example with Phase Delay




TRIGGER = ePWM SOCA, NSEL = 3, MODE = Oversampling, PHASE = (varies per ADC), SPREAD = 0

**Figure 15-8. ADC Interleaved Trigger Example (12 Samples Across 3 ADCs)**

### 15.3.2.2.4 Re-trigger Spread

If additional time between samples is desired, the application can configure SPREAD equal to the number of SYSCLK cycles desired between samples. Figure 15-9 shows an example of oversampling from an ePWM trigger with a 500-cycle spread between samples.

- By default, SPREAD = 0, and samples are re-triggered as soon as all associated SOCs are no longer pending.
- If SPREAD is set to a value smaller than the time needed for the associated SOCs to complete, then the ADC performs the triggered conversions back-to-back, and SPREAD is effectively 0.
- SPREAD has no effect in undersampling mode, or when NSEL = 0.



TRIGGER = ePWM SOCA, NSEL = 3, MODE = Oversampling, PHASE = 0, SPREAD = 500

**Figure 15-9. ADC Repeated Trigger Example with Sample Spread**

### 15.3.2.2.5 Trigger Repeater Configuration

To configure ADC oversampling or undersampling using the trigger repeater module, follow this procedure:

1. Set up the SOC by writing to ADCSOCxCTL. Specify one of the two repeater modules (REP1TRIG or REP2TRIG) as the trigger source.
2. Configure the repeater module by writing to the REPxCTL register:
  - a. Configure oversampling or undersampling mode using the MODE bit.
  - b. Specify the desired SOC trigger source in the TRIGGER field.
  - c. If desired, configure a sync source for the repeater module in the SYNCINSEL field. A sync event resets all repeater registers to a ready and waiting state, while preserving NSEL, PHASE and MODE. A software-initiated sync is also possible by writing 1 to the SWSYNC bit.
  - d. If desired, clear any previously set phase and trigger overflow flags by writing to the PHASEOVF and TRIGGEROVF bits.
3. Configure the trigger repeat count by writing to the REPxN.NSEL register. The repeater module supports up to 128 repeats for each trigger.
4. Configure the repeater phase delay by writing to the REPxPHASE.PHASE register.
5. To configure a re-trigger spread delay in oversampling mode, write the desired delay value in SYSCLK cycles to the REPxSPREAD.SPREAD register.
6. Configure the PPBLIMIT register. This register defines how many samples the post-processing block accumulates before loading the partial sum value in ADCPPBxPSUM into ADCPPBXSUM.
7. The post-processing block (PPB) and trigger repeater module have independent sync source configurations. To configure the PPB sync source, write to the ADCPPBxCONFIG2 register. For more information on how to configure the ADC post-processing block, see [Section 15.8](#).

---

#### Note

When NSEL = 0, the repeater module essentially acts as a pass-through for SOC triggers, but is still useful for applying phase delay. SOC triggers are passed through in both oversampling mode and undersampling mode, even if there are still pending SOC. In this scenario, the ADC sets a trigger overflow flag for the individual SOC (ADCSOCOVF1.SOCx), not the repeater module. When oversampling with NSEL > 0, the ADC sets the oversampled trigger overflow flag (REPxCTL.TRIGGEROVF) if a trigger arrives while there are pending SOC.

When NSEL = 0, the repeater module does not set the REPxCTL.MODULEBUSY indicator. In this scenario, the application must make sure that all associated SOC flags have completed before enabling oversampling or undersampling mode by setting NSEL > 0.

---


#### 15.3.2.2.5.1 Register Shadow Updates

To avoid latency or processing delays between triggers, the application can write updated values to the NSEL, PHASE and SPREAD registers while the repeater module is still actively working. When a new SOC trigger is received, these values are loaded into the NCOUNT, PHASECOUNT and SPREADCOUNT registers, which then count down to zero as each SOC is triggered by the repeater module.

In addition, the application can change the repeater module's oversampling or undersampling mode by writing to the REPxCTL.MODE register while the repeater is actively working, without affecting the current operation. The repeater module loads the value of REPxCTL.MODE into REPxCTL.ACTIVEMODE when a new SOC trigger is received.

### 15.3.2.2.6 Re-Trigger Logic

The repeater module determines when to re-trigger based on the values of ADCSOCxCTL.TRIGSEL and the SOC flags in ADCSOCFLG1. A repeat trigger is issued when all SOCs configured to be triggered by the repeater module instance are no longer pending. Figure 15-10 describes the trigger repeat logic. Because the SOC pending flag goes low at the end of the sample and hold phase, the module has plenty of time to re-trigger conversions without introducing any latency between repeat conversions.



**Figure 15-10. Trigger Repeater Repeat Logic**

### Re-triggering in Burst Mode

If the ADC is in burst mode, and the repeater is selected as the BURSTTRIG source, then the repeater fires a re-trigger pulse whenever there are no high-priority associated SOCs pending, and there are no round-robin SOCs pending.

### 15.3.2.2.7 Multi-Path Triggering Behavior

With the trigger repeater modules, it is possible to have one trigger source take multiple paths to set SOCs in various ways. For example, ePWM1 can directly trigger SOC3 and SOC4, while one repeater block uses ePWM1 to generate oversampling triggers on SOCs 0-2, and the second repeater block generates undersampled triggers to SOC5. Assuming all SOCs are configured for round-robin priority and the various triggers all arrive in the same cycle, the conversion order is SOC0 to SOC5 in increasing order; this is then followed by the oversampled conversions on SOC0-SOC2.

### 15.3.3 ADC Acquisition (Sample and Hold) Window

External signal sources vary in the ability to drive an analog signal quickly and effectively. To achieve rated resolution, the signal source needs to charge the sampling capacitor in the ADC core to within 0.5 LSBs of the signal voltage. The acquisition window is the amount of time the sampling capacitor is allowed to charge and is configurable for SOCx by the ADCSOCxCTL.ACQPS register.

ACQPS is a 9-bit register that can be set to a value between 0 and 511, resulting in an acquisition window duration of:

$$\text{Acquisition window} = (\text{ACQPS} + 1) \times (\text{System Clock (SYSCLK) cycle time})$$

- The acquisition window duration is based on the System Clock (SYSCLK), not the ADC clock (ADCCLK).
- The selected acquisition window duration must be at least as long as one ADCCLK cycle.
- The data sheet specifies a minimum acquisition window duration (in nanoseconds). The user is responsible for selecting an acquisition window duration that meets this requirement.


### 15.3.4 Sample Capacitor Reset

In certain systems where the ADC successively samples multiple signal sources, memory crosstalk can occur. Memory crosstalk is the tendency of the ADC conversion to be pulled towards the value of the previous conversion, due to inadequate acquisition/settling time. This happens because the ADC sample capacitor voltage starts near the previously converted voltage, then settles towards the newly applied voltage on the current channel. If the acquisition window is not long enough for the sample capacitor to settle, this can result in some sample error reflected in the ADC conversion.

The 12-bit ADC modules in this device include a sample capacitor reset feature to help mitigate memory crosstalk. When sample capacitor reset is enabled, after every conversion, the sampling capacitor voltage is reset to the VREFLO voltage. This reset takes an extra ADCCLK cycle to complete. The sample capacitor reset function is inactive by default for each SOC. If desired, the application can activate sample capacitor reset by writing 0 to the SAMPCAPRESET bit in the ADCSOCxCTL register. When sample capacitor reset is active, overall ADC throughput is slightly decreased due to the extra ADCCLK cycle in the conversion period.

### 15.3.5 ADC Input Models

For single-ended operation, the ADC input characteristics for values in the single-ended input model (see [Figure 15-11](#)) can be found in the device data sheet.



**Figure 15-11. Single-Ended Input Model**

These input models must be used along with actual signal source impedance to determine the acquisition window duration. See [Section 15.13.2](#) for more information.

### 15.3.6 Channel Selection

Each SOC can be configured to convert any of the ADC channels. This behavior is selected for SOCx by the ADCSOCxCTL.CHSEL register. This is summarized in [Table 15-4](#).

**Table 15-4. Channel Selection of Input Pins**

Input Mode	CHSEL	Input
Single-Ended	0	ADCIN0
	1	ADCIN1
	2	ADCIN2
	3	ADCIN3
	4	ADCIN4
	5	ADCIN5
	6	ADCIN6
	7	ADCIN7
	8	ADCIN8
	9	ADCIN9
	10	ADCIN10
	11	ADCIN11
	12	ADCIN12
	13	ADCIN13
	14	ADCIN14
	15	ADCIN15
	16	ADCIN16
	17	ADCIN17
	18	ADCIN18
	19	ADCIN19
	20	ADCIN20
	21	ADCIN21
	22	ADCIN22
	23	ADCIN23
	24	ADCIN24
	25	ADCIN25
	26	ADCIN26
	27	ADCIN27
	28	ADCIN28
	29	ADCIN29
	30	ADCIN30
	31	ADCIN31




### 15.3.6.1 External Channel Selection

The ADCSOCxCTRL.EXTCHSEL field for each SOC can be used to automatically control an external mux with digital output pins ADCxEXTMUX[3:0]. This functionality enables the application to add additional ADC channels using an external mux, with minimal software overhead. The ADCxEXTMUX[3:0] outputs can be mapped to GPIO pins by configuring the GPIO output crossbar, or configuring the GPIO mux accordingly. The EXTCHSEL field supports up to 4-bit muxes, but fewer mux selection output pins can be configured if desired.

To select a specific channel on the external mux, configure ADCSOCxCTRL.CHSEL to select the ADC pin that is connected to the mux output, and configure ADCSOCxCTRL.EXTCHSEL to select the desired mux input channel. There are a variety of potential mux topologies possible. A basic example can be a single external mux connected to a single ADC input channel. This setup is illustrated in [Figure 15-12](#).

- To select ADCxIN0.4, the user configures the SOC with CHSEL = 0 and EXTCHSEL = 4.
- To select ADCxIN3, the user configures the SOC with CHSEL = 3. The value of EXTCHSEL does not affect the conversion.




**Figure 15-12. ADC with External Input Mux**

Another example can be to use multiple external muxes connected to different ADC inputs. This setup is illustrated in [Figure 15-13](#).

- To select ADCxIN0.4, the user configures the SOC with CHSEL = 0 and EXTCHSEL = 4.
- To select ADCxIN3.2, the user configures the SOC with CHSEL = 3 and EXTCHSEL = 2.
- To select ADCxIN5, the user configures the SOC with CHSEL = 5. The value of EXTCHSEL does not affect the conversion.

This scheme saves one digital mux pin, at the expense of using two small muxes instead of a single large mux, and a second ADC input pin.



**Figure 15-13. ADC with Multiple External Input Muxes and Shared Selection**

When using an external channel mux, make sure to comprehend the mux selection and switching delay in the sample/hold time requirement for the SOC. This requirement includes the propagation delay for the output X-BAR (if this is used to configure the mux selection pin), any mux switching delays, and the total resistance and capacitance added to the ADC input network by the external mux device. For more information on calculating the acquisition window size, see [Section 15.13.2](#).

#### Note

While the external channel selection can technically be used to select up to 16 times the number of total ADC pins (by placing a 16-input mux on each external ADC channel), the system incurs significant added overhead if the total number of channels (internal and external) exceeds 16 – the total number of available SOCx available on the ADC instance. A sensible option is to map the ADCxEXTMUX outputs to ADC pins (AGPIOs). For instance, using one ADC input to sample an external mux output, and 4 inputs for external channel selection, the application effectively gains an additional 11 ADC inputs (from 5 to 16 pins), without using up any additional device pins.

Externally multiplexed ADC channels lose the ability to practically use the analog comparators in the comparator subsystem. However, the digital limit compares in the post-processing block can still be used to generate interrupts and/or PWM trips. For more information, see [Section 15.8](#).

### 15.3.6.1.1 External Channel Selection Timing

The ADCxEXTMUX output follows two possible timing schemes, depending on the setting of the EXTMUXPRESELECTEN bit in the ADCCTL1 register:

- When EXTMUXPRESELECTEN is set to 0, the ADCxEXTMUX output changes at the beginning of the associated SOC's sample and hold period. The applied external mux setting is maintained until the start of the next SOC sample-and-hold period. This is the default configuration at reset. Examples of SOC timings in this mode are shown in Figure 15-14 and Figure 15-16. When external mux preselect is disabled, make sure to configure the SOC acquisition window duration to account for both external mux settling time and internal channel settling time.
- When EXTMUXPRESELECTEN is set to 1, the ADCxEXTMUX output changes at least one SYSCLK cycle after the end of the sample and hold period. At this point, the ADC sets the external mux selection based on the next highest priority SOC that is pending. If no SOC is pending, then the mux selection is based on the next highest priority SOC, based on the current SOC priority scheme (see Section 15.5 for more information on SOC priority schemes). Examples of SOC timings in this mode are shown in Figure 15-15 and Figure 15-17. Enabling preselect mode enables the application to avoid increasing the acquisition window duration due to external mux switching and settling delays.

#### Note

When EXTMUXPRESELECTEN is enabled, setting SOC0 as high priority without actually triggering SOC0 conversions is a good way to define an idle value for ADCxEXTMUX. SOC0 always has the highest priority when no SOCs are pending, so the value of ADCSOC0CTL.EXTCHSEL is always pushed onto the mux select pins by default.




Figure 15-14. ADC External Channel Select Timing Example


In Figure 15-14, the ADC is configured as follows:

- SOC1 and SOC2 are triggered from ePWM1A;
- No high priority SOCs are defined.

The ADC performs the SOC operation sequence in the following order:

1. The initial ePWM1A trigger arrives, setting the SOC1 and SOC2 to pending. SOC1 gains priority, and the sample-and-hold period for SOC1 begins. The ADC pushes the value of ADCSOC1CTL.EXTCHSEL onto the ADCxEXTMUX pins at the same time when the SOC1 sample-and-hold begins.
2. At the end of the sample-and-hold for SOC1, the conversion begins. ADCxEXTMUX remains unchanged until the start of the next SOC sample-and-hold period.

3. In this example case, there are no asynchronous high priority triggers defined, so SOC2 sample-and-hold starts as soon as SOC1 conversion ends. The ADC pushes ADCSOC2CTL.EXTCHSEL onto the ADCxEXTMUX pins.
4. At the end of the sample-and-hold for SOC2, there are no more pending SOC's. SOC2 begins conversion, and ADCxEXTMUX is unchanged.
5. The SOC2 conversion ends. There are no pending SOC's or triggers, so ADCxEXTMUX remains unchanged.




**Figure 15-15. ADC External Channel Timing Example in Preselect Mode**

In [Figure 15-15](#), the ADC is configured as follows:

- SOC1 and SOC2 are triggered from ePWM1A;
- No high priority SOC's are defined.

The ADC performs the SOC operation sequence in the following order:

1. The initial ePWM1A trigger arrives, setting the SOC1 and SOC2 to pending. SOC1 gains priority, and the sample-and-hold period for SOC1 begins. The ADC pushes the value of ADCSOC1CTL.EXTCHSEL onto the ADCxEXTMUX pins at the same time when the SOC1 sample-and-hold begins.
2. At the end of the sample-and-hold for SOC1, the highest priority SOC that is pending is SOC2, so the ADC pushes the value of ADCSOC2CTL.EXTCHSEL onto the ADCxEXTMUX pins.
3. In this example case, there are no asynchronous high priority triggers defined, so SOC2 sample-and-hold starts as soon as SOC1 conversion ends. The ADC pushes ADCSOC2CTL.EXTCHSEL onto the ADCxEXTMUX pins again, but this is already the current value so there is no change.
4. At the end of the sample-and-hold for SOC2, there are no more pending SOC's. SOC3 has the next highest priority by way of the round-robin pointer, so the ADC pushes the value of ADCSOC3CTL.EXTCHSEL onto ADCxEXTMUX. In this case, the application can set ADCSOC3CTL.EXTCHSEL = ADCSOC1CTL.EXTCHSEL. Although SOC3 is not actually used, this makes sure that the external mux channel is already preselected when the next ePWM1 SOC arrives.
5. The SOC2 conversion ends. There are no pending SOC's or triggers, so ADCxEXTMUX remains unchanged.




**Figure 15-16. ADC External Channel Select Timing Example with Asynchronous Trigger**

In [Figure 15-16](#), the ADC is configured as follows:

- SOC1 and SOC2 are triggered from ePWM1A;
- SOC0 is triggered from CPUTIMER1, and has a high priority.

With this configuration, the ADC performs the SOC operation sequence in the following order:

1. The initial ePWM1A trigger arrives, setting the SOC1 and SOC2 flags to pending. SOC1 gains priority, and the SOC1 sample-and-hold period begins. The ADC pushes the value of ADCSOC1CTL.EXTCHSEL onto the ADCxEXTMUX pins at the same time when the SOC1 sample-and-hold begins.
2. At the end of the sample-and-hold for SOC1, the SOC1 conversion begins. ADCxEXTMUX remains unchanged until the start of the next SOC sample-and-hold period.
3. CPUTIMER1 issues a trigger asynchronously, setting the SOC0 flag to pending.
4. Since SOC0 has high priority, SOC0 converts next instead of SOC2. The ADC pushes ADCSOC0CTL.EXTCHSEL onto ADCxEXTMUX when the sample-and-hold period for SOC0 starts.
5. At the end of the sample-and-hold period for SOC0, the conversion for SOC0 begins. ADCxEXTMUX remains unchanged until the start of the next SOC sample-and-hold period.
6. At the end of the conversion for SOC0, SOC2 is the next pending SOC. SOC2's sample-and-hold period begins, and ADCSOC2CTL.EXTCHSEL is pushed onto the ADCxEXTMUX pins.
7. The SOC2 conversion begins, and there are no pending SOC's left. ADCxEXTMUX remains unchanged until a new SOC trigger arrives.



**Figure 15-17. ADC External Channel Timing Example in Preselect Mode with Asynchronous Trigger**

In [Figure 15-17](#), the ADC is configured as follows:

- SOC1 and SOC2 are triggered from ePWM1A;
- SOC0 is triggered from CPUTIMER1, and has a high priority.

With this configuration, the ADC performs the SOC operation sequence in the following order:

1. The initial ePWM1A trigger arrives, setting the SOC1 and SOC2 flags to pending. SOC1 gains priority, and the SOC1 sample-and-hold period begins. The ADC pushes the value of ADCSOC1CTL.EXTCHSEL onto the ADCxEXTMUX pins at the same time when the SOC1 sample-and-hold begins.
2. At the end of the sample-and-hold for SOC1, the highest priority SOC that is pending is SOC2, so the ADC pushes the value of ADCSOC2CTL.EXTCHSEL onto the ADCxEXTMUX pins.
3. CPUTIMER1 issues a trigger asynchronously, setting the SOC0 flag to pending.
4. Since SOC0 has high priority, SOC0 converts next instead of SOC2. The ADC overwrites the previous speculative external mux selection (ADCSOC2CTL.EXTCHSEL) with ADCSOC0.EXTCHSEL when the sample-and-hold period for SOC0 starts. In situations like this where asynchronous triggers are possible, make sure to set the acquisition window size of the priority SOC large enough to allow for both external mux settling and internal channel settling.
5. At the end of the sample-and-hold period for SOC0, the highest priority SOC that is pending is SOC2, so the ADC pushes EXTCHSEL value for SOC2 onto the ADCxEXTMUX pins. SOC0 begins converting.
6. At the end of the SOC0 conversion, SOC2 is the next highest-priority pending SOC, and so SOC2's sample-and-hold period begins. The ADC again pushes ADCSOC2CTL.EXTCHSEL onto the ADCxEXTMUX pins, but since this is already the current value, the mux pins are unchanged.
7. At the end of the sample-and-hold period for SOC2, there are no SOC's pending. SOC0 has the next highest priority, since the ADC has been configured to give SOC0 high priority. The ADC pushes ADCSOC0CTL.EXTCHSEL onto the ADCxEXTMUX pins.

## 15.4 SOC Configuration Examples

The following sections provide some specific examples of how to configure the SOCs to produce some conversions.

### 15.4.1 Single Conversion from ePWM Trigger

To configure ADCA to perform a single conversion on channel ADCINA1 when the ePWM timer reaches the period match, a few things are necessary. First, ePWM3 must be configured to generate an SOCA or SOCB signal (in this statement, SOC refers to a signal in the ePWM module). See the *Enhanced Pulse Width Modulator Module (ePWM)* chapter on how to do this. Assume that SOCB was chosen.

SOC5 is chosen arbitrarily. Any of the 16 SOCs can be used.

Assuming a 100ns sample window is desired with a SYSCLK frequency of 150MHz, then the acquisition window duration must be  $100\text{ns}/6.667\text{ns} = 15$  cycles. The ACQPS field must be set to  $15 - 1 = 14$ .

```
AdcaRegs.ADCSOC5CTL.bit.CHSEL = 1;      //SOC5 converts ADCINA1
AdcaRegs.ADCSOC5CTL.bit.ACQPS = 14;    //SOC5 uses a sample duration of 15 SYSCLK cycles
AdcaRegs.ADCSOC5CTL.bit.TRIGSEL = 10;  //SOC5 begins conversion on ePWM3 SOCB
```

As configured, when ePWM3 matches the period and generates the SOCB signal, the ADC begins sampling channel ADCINA1 (SOC5) immediately if the ADC is idle. If the ADC is busy, ADCINA1 begins sampling when SOC5 gains priority (see [Section 15.5](#)). The ADC control logic samples ADCINA1 with the specified acquisition window width of 100ns. Immediately after the acquisition is complete, the ADC begins converting the sampled voltage to a digital value. When the ADC conversion is complete, the results are available in the ADCRESULT5 register (see [Section 15.12](#) for exact sample, conversion, and result latch timings).

### 15.4.2 Oversampled Conversion from ePWM Trigger

To configure the ADC to oversample ADCINA1 4 times, we use the same configurations as the previous example, but apply them to SOC5, SOC6, SOC7, and SOC8.

```
AdcaRegs.ADCSOC5CTL.bit.CHSEL = 1;      //SOC5 converts ADCINA1
AdcaRegs.ADCSOC5CTL.bit.ACQPS = 14;    //SOC5 uses a sample duration of 15 SYSCLK cycles
AdcaRegs.ADCSOC5CTL.bit.TRIGSEL = 10;  //SOC5 begins conversion on ePWM3 SOCB
AdcaRegs.ADCSOC6CTL.bit.CHSEL = 1;      //SOC6 converts ADCINA1
AdcaRegs.ADCSOC6CTL.bit.ACQPS = 14;    //SOC6 uses a sample duration of 15 SYSCLK cycles
AdcaRegs.ADCSOC6CTL.bit.TRIGSEL = 10;  //SOC6 begins conversion on ePWM3 SOCB
AdcaRegs.ADCSOC7CTL.bit.CHSEL = 1;      //SOC7 converts ADCINA1
AdcaRegs.ADCSOC7CTL.bit.ACQPS = 14;    //SOC7 uses a sample duration of 15 SYSCLK cycles
AdcaRegs.ADCSOC7CTL.bit.TRIGSEL = 10;  //SOC7 begins conversion on ePWM3 SOCB
AdcaRegs.ADCSOC8CTL.bit.CHSEL = 1;      //SOC8 converts ADCINA1
AdcaRegs.ADCSOC8CTL.bit.ACQPS = 14;    //SOC8 uses a sample duration of 15 SYSCLK cycles
AdcaRegs.ADCSOC8CTL.bit.TRIGSEL = 10;  //SOC8 begins conversion on ePWM3 SOCB
```

As configured, when ePWM3 matches the period and generates the SOCB signal, the ADC begins sampling channel ADCINA1 (SOC5) immediately if the ADC is idle. If the ADC is busy, ADCINA1 begins sampling when SOC5 gains priority (see [Section 15.5](#)). Once the conversion is complete for SOC5, SOC6 begins converting ADCINA1 and the results for SOC5 are placed in the ADCRESULT5 register. All four conversions eventually are completed sequentially, with the results in ADCRESULT5, ADCRESULT6, ADCRESULT7, and ADCRESULT8 for SOC5, SOC6, SOC7, and SOC8, respectively.

#### Note

It is possible, but unlikely, that the ADC can begin converting SOC6, SOC7, or SOC8 before SOC5 depending on the position of the round-robin pointer when the ePWM trigger is received. See [Section 15.5](#) to understand how the next SOC to be converted is chosen.

### 15.4.3 Multiple Conversions from CPU Timer Trigger

This example shows how to sample multiple signals with different acquisition window requirements. CPU1 Timer 2 is used to generate the trigger. To see how to configure the CPU timer, see the *System Control and Interrupts* chapter.

A good first step when designing a sampling scheme with many signals is to list out the signals and the required acquisition window. From this, calculate the necessary number of SYSCLK cycles for each signal, then the ACQPS register setting. This is shown in [Table 15-5](#), where a SYCLK of 150MHz is assumed (6.666ns cycle time).

**Table 15-5. Example Requirements for Multiple Signal Sampling**

Signal Name	Acquisition Window Requirement	Acquisition Window (SYSCLK Cycles)	ACQPS Register Value
Signal 1	>160ns	160ns/6.666ns = 24	24 – 1 = 23
Signal 2	>592ns	592ns/6.666ns = 89 (round up)	89 – 1 = 88
Signal 3	>147ns	147ns/6.666ns = 22	22 – 1 = 21
Signal 4	>392ns	392ns/6.666ns = 59 (round up)	59 – 1 = 58

Next decide which ADC pins to connect to each signal. This is highly dependent on the application board layout. Once the pins are selected, determining the value of CHSEL is straightforward (see [Table 15-6](#)).

**Table 15-6. Example Connections for Multiple Signal Sampling**

Signal Name	ADC Pin	CHSEL Register Value
Signal 1	ADCINA5	5
Signal 2	ADCINA0	0
Signal 3	ADCINA3	3
Signal 4	ADCINA2	2

With the information tabulated, generate the SOC configurations:

```

AdcaRegs.ADCSOC0CTL.bit.CHSEL = 5;           //SOC0 converts ADCINA5
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 23;         //SOC0 uses a sample duration of 24 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 3;        //SOC0 begins conversion on CPU1 Timer 2
AdcaRegs.ADCSOC1CTL.bit.CHSEL = 0;          //SOC1 converts ADCINA0
AdcaRegs.ADCSOC1CTL.bit.ACQPS = 88;         //SOC1 uses a sample duration of 89 SYSCLK cycles
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 3;        //SOC1 begins conversion on CPU1 Timer 2
AdcaRegs.ADCSOC2CTL.bit.CHSEL = 3;          //SOC2 converts ADCINA3
AdcaRegs.ADCSOC2CTL.bit.ACQPS = 21;         //SOC2 uses a sample duration of 22 SYSCLK cycles
AdcaRegs.ADCSOC2CTL.bit.TRIGSEL = 3;        //SOC2 begins conversion on CPU1 Timer 2
AdcaRegs.ADCSOC3CTL.bit.CHSEL = 2;          //SOC3 converts ADCINA2
AdcaRegs.ADCSOC3CTL.bit.ACQPS = 58;         //SOC3 uses a sample duration of 59 SYSCLK cycles
AdcaRegs.ADCSOC3CTL.bit.TRIGSEL = 3;        //SOC3 begins conversion on CPU1 Timer 2
    
```

As configured, when CPU1 Timer 2 generates an event, SOC0, SOC1, SOC2, and SOC3 eventually is sampled and converted, in that order. The conversion results for ACINA5 (Signal 1) are in ADCRESULT0. Similarly, The results for ADCINA0 (Signal 2), ADCINA3 (Signal 3), and ADCINA2 (Signal 4) are in ADCRESULT1, ADCRESULT2, and ADCRESULT3, respectively.

#### Note

There is a possibility, but unlikely, that the ADC can begin converting SOC1, SOC2, or SOC3 before SOC0 depending on the position of the round-robin pointer when the CPU Timer trigger is received. See [Section 15.5](#) to understand how the next SOC to be converted is chosen.



#### 15.4.4 Software Triggering of SOC's

At any point, whether or not the SOC's have been configured to accept a specific trigger, a software trigger can set the SOC's to be converted. This is accomplished by writing bits in the ADCSOCFRC1 register.

Software triggering of the previous example without waiting for the CPU1 Timer 2 to generate the trigger can be accomplished by the statement:

```
AdcaRegs.ADCSOCFRC1.a11 = 0x000F;           //set SOC flags for SOC0 to SOC3
```

#### 15.5 ADC Conversion Priority

When multiple SOC flags are set at the same time, one of two forms of priority determines the converted order. The default priority method is round-robin. In this scheme, no SOC has an inherent higher priority than another. Priority depends on the round-robin pointer (RRPOINTER). The RRPOINTER reflected in the ADCSOCPRIORITYCTL register points to the last SOC converted. The highest priority SOC is given to the next value greater than the RRPOINTER value, wrapping around back to SOC0 after SOC15. At reset the value is 16 since 0 indicates a conversion has already occurred. When RRPOINTER equals 16 the highest priority is given to SOC0. The RRPOINTER is reset when the ADC module is reset or when the reset value is written to the SOCPRIORITY register. The ADC module is reset by writing and clearing the SOFTPRES bit corresponding to the ADC instance.

An example of the round-robin priority method is given in [Figure 15-18](#).

The SOCPRIORITY field in the ADCSOCPRIORITYCTL register can be used to assign high priority from a single to all of the SOC's. When configured as high priority, an SOC interrupts the round-robin wheel after any current conversion completes and inserts in as the next conversion. After the conversion completes, the round-robin wheel continues where the conversion was interrupted. If two high priority SOC's are triggered at the same time, the SOC with the lower number takes precedence.

High priority mode is assigned first to SOC0, then in increasing numerical order. The value written in the SOCPRIORITY field defines the first SOC that is not high priority. In other words, if a value of 4 is written into SOCPRIORITY, then SOC0, SOC1, SOC2, and SOC3 are defined as high priority, with SOC0 the highest.

An example using high priority SOC's is given in [Figure 15-19](#).

- A** After reset, SOC0 is highest priority SOC ; SOC7 receives trigger ; SOC7 configured channel is converted immediately .
- B** RRPOINTER changes to point to SOC 7 ; SOC8 is now highest priority SOC .
- C** SOC2 & SOC12 triggers rcvd . simultaneously ; SOC12 is first on round robin wheel ; SOC12 configured channel is converted while SOC2 stays pending .
- D** RRPOINTER changes to point to SOC 12 ; SOC2 configured channel is now converted .
- E** RRPOINTER changes to point to SOC 2 ; SOC3 is now highest priority SOC .








Figure 15-18. Round Robin Priority Example

Example when SOC PRIORITY = 4

- A** After reset, SOC4 is 1<sup>st</sup> on round robin wheel ;  
SOC7 receives trigger ;  
SOC7 configured channel is converted immediately .
- B** RRPOINTER changes to point to SOC 7 ;  
SOC8 is now 1<sup>st</sup> on round robin wheel .
- C** SOC2 & SOC12 triggers rcvd. simultaneously ;  
SOC2 interrupts round robin wheel and SOC 2 configured channel is converted while SOC 12 stays pending .
- D** RRPOINTER stays pointing to 7 ;  
SOC12 configured channel is now converted .
- E** RRPOINTER changes to point to SOC 12 ;  
SOC13 is now 1<sup>st</sup> on round robin wheel .




Figure 15-19. High Priority Example

## 15.6 Burst Mode

Burst mode allows a single trigger to walk through the round-robin SOC's one or more at a time. Setting the bit BURSTEN in the ADCBURSTCTL register configures the ADC wrapper for burst mode. This causes the TRIGSEL field to be ignored, but only for SOC's that are configured for round-robin operation (not high priority). Instead of the TRIGSEL field, all round-robin SOC's are triggered based on the BURSTTRIG field in the ADCBURSTCTL register. Upon reception of the burst trigger, the ADC wrapper does not set all round-robin SOC's to be converted, but only (ADCBURSTCTL.BURSTSIZE + 1) SOC's. The first SOC to be set is the SOC with the highest priority based on the round-robin pointer, and subsequent SOC's are set until BURSTSIZE SOC's have been set.

### Note

When configuring the ADC for burst mode, the user is responsible for ensuring that each burst of conversions is allowed to complete before the next burst trigger is received. The value of (ADCBURSTCTL.BURSTSIZE + 1) must be less than or equal to the number of SOC's configured for round-robin priority. If the previous burst is not complete at the time when a new burst trigger arrives, for each SOC that was already pending and receives a new trigger, the corresponding overflow flag in ADCSOCOVF1 is set.

For example, if SOC PRIORITY = 12, that is, SOC12, SOC13, SOC14, and SOC15 are in round-robin, ADCBURSTCTL.BURSTSIZE setting must be  $\leq 3$  for burst mode to operate correctly.

### 15.6.1 Burst Mode Example

Burst mode can be used to sample a different set of signals on every other trigger. In the following example, ADCIN7 and ADCIN5 are converted on the first trigger from CPU1 Timer 2 and every other trigger thereafter. ADCIN2 and ACIN3 are converted on the second trigger from CPU1 Timer 2 and every other trigger thereafter. All signals are converted with 20 SYSCLK cycle wide acquisition windows, but different durations can be configured for each SOC as desired.

```

AdcaRegs.BURSTCTL.BURSTEN = 1;           //Enable ADC burst mode
AdcaRegs.BURSTCTL.BURSTTRIG = 3;         //CPU1 Timer 2 triggers burst of conversions
AdcaRegs.BURSTCTL.BURSTSIZE = 1;         //conversion bursts are 1 + 1 = 2 conversions long
AdcaRegs.SOCPRICL.bit.SOC PRIORITY = 12; //SOC0 to SOC11 are high priority
AdcaRegs.ADCSOC12CTL.bit.CHSEL = 7;       //SOC12 converts ADCINA7
AdcaRegs.ADCSOC12CTL.bit.ACQPS = 19;      //SOC12 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC13CTL.bit.CHSEL = 5;       //SOC13 converts ADCINA5
AdcaRegs.ADCSOC13CTL.bit.ACQPS = 19;      //SOC13 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC14CTL.bit.CHSEL = 2;       //SOC14 converts ADCINA2
AdcaRegs.ADCSOC14CTL.bit.ACQPS = 19;      //SOC14 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC15CTL.bit.CHSEL = 3;       //SOC15 converts ADCINA3
AdcaRegs.ADCSOC15CTL.bit.ACQPS = 19;      //SOC15 uses sample duration of 20 SYSCLK cycles
    
```

When the first CPU1 Timer 2 trigger is received, SOC12 and SOC13 are converted immediately if the ADC is idle. If the ADC is busy, SOC12 and SOC13 are converted once the SOC's gain priority. The results for SOC12 and SOC13 are in ADCRESULT12 and ADCRESULT13, respectively. After SOC13 completes, the round-robin pointer gives the highest priority to SOC14. Because of this, when the next CPU1 Timer 2 trigger is received, SOC14 and SOC15 is set as pending and eventually converted. The results for SOC14 and SOC15 are in ADCRESULT14 and ADCRESULT15, respectively. Subsequent triggers continue to toggle between converting SOC12 and SOC13, and converting SOC14 and SOC15.

While the above example toggles between two sets of conversions, three or more different sets of conversions can be achieved using a similar approach.

### 15.6.2 Burst Mode Priority Example

An example of priority resolution using burst mode and high-priority SOC's is presented in Figure 15-20.

Example when SOC PRIORITY = 4, BURSTEN = 1, and BURSTSIZE = 1

- A After reset, SOC4 is 1<sup>st</sup> on round robin wheel; BURSTTRIG trigger is received; SOC4 & SOC5 are set and configured channels converted immediately.
- B RRPOINTER changes to point to SOC5; SOC6 is now 1<sup>st</sup> on round robin wheel.
- C BURSTTRIG & SOC1 triggers rcvd. simultaneously; SOC1, SOC6, and SOC7 are set; SOC1 interrupts round robin wheel and SOC1 configured channel is converted while SOC6 and SOC7 stay pending.
- D RRPOINTER stays pointing to 5; SOC6/SOC7 configured channels are now converted.
- E RRPOINTER changes to point to SOC7; SOC8 is now 1<sup>st</sup> on round robin wheel, waiting for BURSTTRIG.




Figure 15-20. Burst Priority Example

## 15.7 EOC and Interrupt Operation

Each SOC has a corresponding end-of-conversion (EOC) signal. This EOC signal can be used to trigger an ADC interrupt. The ADC can be configured to generate the EOC pulse at either the end of the acquisition window or at the end of the voltage conversion. This is configured using the bit `INTPULSEPOS` in the `ADCCTL1` register. See [Section 15.12](#) for exact EOC pulse location.


Each ADC module has 4 configurable ADC interrupts. These interrupts can be triggered by any of the 16 EOC signals. The flag bit for each `ADCINT` can be read directly to determine if the associated SOC is complete or the interrupt can be passed on to the PIE. Each `ADCINT` flag also has a corresponding `ADCINTxRESULT` flag. The `ADCINTxRESULT` flag is only set when results corresponding to the EOC are latched. This is useful for interrupt service routines or CLA tasks with early interrupt timing configured, allowing the application code to perform some pre-processing or setup work, and then acting on the ADC conversion result as soon as the result is latched.

It is also possible to generate an ADC interrupt based on a PPB oversampling logic event, such as when the sample count matches the configured limit. There are four oversampling interrupt (OSINT) flags available in each module for this purpose. Any of the `ADCINT` flags can be configured for an OSINT by configuring the `INTxSEL` field the corresponding `ADCINTSELxNy` register.

### Note

The `ADCCTL1.ADCBSY` bit being clear does not indicate that all conversions in a set of SOCs have completed, only that the ADC is ready to process the next conversion. To determine if a sequence of SOCs is complete, link an `ADCINT` flag to the last SOC in the sequence and monitor that `ADCINT` flag.

Figure 15-21 shows a block diagram of the ADC interrupt structure.



**Figure 15-21. ADC EOC Interrupts**

### 15.7.1 Interrupt Overflow

If the EOC signal sets a flag in the ADCINTFLG register, but that flag is already set, an interrupt overflow occurs. By default, overflow interrupts are not passed on to the PIE module. When an overflow occurs on a given flag in the ADCINTFLG register, the corresponding flag in the ADCINOVF register is set. This overflow flag is only used to detect that an overflow has occurred; the flag does not block further interrupts from propagating to the PIE module.

When an ADC interrupt overflow occurs, the application must check the appropriate ADCINTOVF flag inside the ISR or in the background loop and take appropriate action when an overflow is detected. The following code snippets demonstrate how to check the ADCINTOVF flag inside the ISR after attempting to clear the ADCINT flag.

```
// Clear the interrupt flag
AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1;    //clear INT1 flag for ADC-A

// check if an overflow has occurred
if(1 == AdcaRegs.ADCINTOVF.bit.ADCINT1)    //ADCINT overflow occurred
{
    AdcaRegs.ADCINTOVFCLR.bit.ADCINT1 = 1    //Clear overflow flag
    AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1    //Re-clear ADCINT flag
}
```

```
//
// Clear the interrupt flag
//
ADC_clearInterruptStatus(ADCA_BASE, ADC_INT_NUMBER1);

//
// check if an overflow has occurred
//
if(true == ADC_getInterruptOverflowStatus(ADCA_BASE, ADC_INT_NUMBER1))
{
    ADC_clearInterruptOverflowStatus(ADCA_BASE, ADC_INT_NUMBER1);
    ADC_clearInterruptStatus(ADCA_BASE, ADC_INT_NUMBER1);
}
```

### 15.7.2 Continue to Interrupt Mode

The INTxCONT bits in the ADCINTSEL1N2 and ADCINTSEL3N4 registers configure how interrupts are handled when an ADCINTFLG has not yet been cleared from a prior interrupt. This mode is disabled by default and additional overlapping interrupts are not issued to the PIE. By activating this mode, ADC interrupts always reach the PIE. If interrupts occur while ADCINTFLG is set, the ADCINTOVF register remains set regardless of the configuration of the INTxCONT bits.

### 15.7.3 Early Interrupt Configuration Mode

Enabling early interrupt mode can allow the application to enter the ADC interrupt service routine before the ADC results are ready. This allows the application to do any necessary pre-work so that the application can act on the ADC results immediately when the ADC results become available. If the timing of the early interrupt is too early, then the application needs to waste time until the updated ADC results become available. To prevent this situation, the time the ADC interrupt is entered in early interrupt mode is configurable by way of the DELAY field in the ADCINTCYCLE register.

- To use the configurable interrupt time, the ADC must be in early interrupt mode. To achieve this, clear the bit INTPULSEPOS to 0 in ADCCTL1.
- The DELAY value in the ADCINTCYCLE register sets the number of additional SYSCLK cycles after the falling edge of the SOC pulse before the ADCINT flag is set.
- If the value of DELAY goes beyond EOC, the ADC interrupt is generated along with EOC.
- Writing values to DELAY when INTPULSEPOS is set to 1 does not have any effect on the interrupt generation.

To determine exactly when the ADC result has been latched into the ADCRESULT register, poll the ADCINTxRESULT flag bit in the ADCINTFLG register.



### 15.8 Post-Processing Blocks

Each ADC module contains four post-processing blocks (PPB). These blocks can be associated with any of the 16 RESULT registers using the ADCPPBxCONFIG.CONFIG bit field. The post-processing blocks have the ability to:

- Remove an offset associated with the ADCIN channel
- Subtract out a reference value
- Compute the delta between the current conversion result and the previous conversion.
- Aggregate successive samples using sum, max, and min calculations
- Automatically calculate average of oversampled conversions without CPU overhead, when sample count is a power of 2
- Transform the conversion result into an absolute value
- Flag a zero-crossing point, with the option to trip a PWM and generate an interrupt
- Flag a high or low compare limit, with the option to trip a PWM and generate an interrupt
- Digitally filter high or low compare results, to help prevent unwanted threshold trips
- Record the delay between the associated SOC trigger and when sampling actually begins

Figure 15-22 presents the structure of each PPB. Subsequent sections explain the use of each submodule.




Figure 15-22. ADC PPB Block Diagram

### 15.8.1 PPB Offset Correction

In many applications, external sensors and signal sources produce an offset. A global trimming of the ADC offset is not enough to compensate for these offsets, which vary from channel to channel. The post-processing block can remove these offsets with zero overhead, saving numerous cycles in tight control loops.

Offset correction is accomplished by first pointing the ADCPPBxCONFIG.CONFIG to the desired SOC, then writing an offset correction value to the ADCPPBxOFFCAL.OFFCAL register. The post-processing block automatically adds or subtracts the value in the OFFCAL register from the raw conversion result and stores the value in the ADCRESULT register. This addition/subtraction saturates at 0 on the low end and 4095 on the high end.

---

#### Note

- Writing a 0 to the OFFCAL register effectively disables the offset correction feature, passing the raw result unchanged to the ADCRESULT register.
  - To point multiple PPBs to the same SOC is possible. In this case, the OFFCAL value that is actually applied comes from the PPB with the lowest number.
- 

### 15.8.2 PPB Error Calculation

In many applications, an error from a set point or expected value must be computed from the digital output of an ADC conversion. In other cases, a bipolar signal is necessary or convenient for control calculations. The PPB can perform these functions automatically, reducing the sample to output latency and reducing software overhead.

Error calculation is accomplished by first pointing the ADCPPBxCONFIG.CONFIG to the desired SOC, then writing a value to the ADCPPBxOFFCAL.OFFREF register. The post-processing block automatically subtracts the value in the OFFREF register from the ADCRESULT value and stores the value in the ADCPPBxRESULT register. This subtraction produces a sign-extended 32-bit result. It is also possible to selectively invert the calculated value before storing in the ADCPPBxRESULT register by setting the TWOSCOMPEN bit in the ADCPPBxCONFIG register.

If desired, the absolute value of the ADC result after the offset reference calculation can be obtained by setting the ADCPPBxCONFIG.ABSEN bit. The absolute value is computed before evaluating the TWOSCOMPEN logic, so setting both TWOSCOMPEN and ABSEN always results in a negative value stored in ADCPPBxRESULT.

---

#### Note

- Do not write a value larger than 12 bits to the ADCPPBxOFFREF register.
  - Since the ADCPPBxRESULT register is unique for each PPB, to point multiple PPBs to the same SOC and get different results for each PPB is possible.
  - Writing a 0 to the ADCPPBxOFFREF register effectively disables the error calculation feature, passing the ADCRESULT value unchanged to the ADCPPBxRESULT register.
- 

### 15.8.3 PPB Result Delta Calculation

The ADC's post-processing block has the capability to calculate the delta from the previous conversion sample. When enabled, the ADCPPBxRESULT register contains the difference between the current conversion result and the previous conversion. This delta is computed on the actual conversion result, not the result of the a prior delta calculation. The delta calculation occurs after OFFREF, TWOSCOMPEN and ABSEN calculations have been applied.

To enable result delta computation, write 1 to the DELTAEN bit in the ADCPPBxCONFIG register.

### 15.8.4 PPB Limit Detection and Zero-Crossing Detection

Many applications perform a limit check against the ADC conversion results. The PPB can automatically perform a check against high and low limits, or whenever ADCPPBxRESULT changes sign. Based on these comparisons, the PPB can generate a trip to the PWM and an interrupt automatically, lowering the sample to ePWM latency and reducing software overhead. This functionality also enables safety-conscious applications to trip the ePWM based on an out-of-range ADC conversion without any CPU intervention.

To enable this functionality, first point the ADCPPBxCONFIG.CONFIG to the desired SOC, then write a value to one or both of the registers ADCPPBxTRIPHI.LIMITHI and ADCPPBxTRIPLO.LIMITLO (zero-crossing detection does not require further configuration). Whenever these limits are exceeded, the PPBxTRIPHI bit or PPBxTRIPLO bit is set in the ADCEVTSTAT register. Note that the PPBxZERO bit in the ADCEVTSTAT register is gated by end-of-conversion (EOC), not by the sign change in the ADCPPBxRESULT register. The ADCEVTCLR register has corresponding bits to clear these event flags. The ADCEVTSEL register has corresponding bits which allow the events to propagate through to the PWM. The ADCEVTINTSEL register has corresponding bits that allow the events to propagate through to the PIE.

One PIE interrupt is shared between all the PPBs for a given ADC module as shown in [Figure 15-23](#).

[Figure 15-24](#) illustrates the ADC limit compare and zero-crossing logic.

---

#### Note

- If different actions need to be taken for different PPB events from the same ADC module, then the ADCEVTINT ISR has to read the PPB event flags in the ADCEVTSTAT register to determine which event caused the interrupt.
  - If different ePWM trips need to be generated separately for high compare, low compare, and zero-crossing, this can be achieved by pointing multiple PPBs to the same SOC.
  - The zero-crossing detect circuit considers a result of zero to be positive.
-




Figure 15-23. ADC PPB Interrupt Event




Figure 15-24. ADC PPB Limit Compare and Zero-Crossing Logic

### 15.8.4.1 PPB Digital Trip Filter

The ADC provides digital filters on the TRIPHI and TRIPLO signals to help prevent unwanted threshold trips. Each digital filter works on a window of FIFO samples (SAMPWIN) taken from the threshold comparator output. The filter output resolves to the majority value of the sample window, where majority is defined by the threshold (THRESH) value. If the majority threshold is not satisfied, the filter output remains unchanged. Figure 15-25 shows a block diagram of the PPB digital trip filter.

For proper operation, the value of THRESH must be greater than  $SAMPWIN / 2$ , and less than or equal to SAMPWIN.

A prescale function (CLKPRESCALE) determines the filter sampling rate. The filter FIFO captures one sample for every CLKPRESCALE cycles of SYSCLK. Old data from the FIFO is discarded.

The digital trip filters are disabled by default. To enable and configure the digital trip filters, write the desired values to the ADCPPBTRIPxFILCTL and ADCPPBTRIPxFILCLKCTL registers. Note that for SAMPWIN, THRESH and PRESCALE, the filter adds 1 to the value in the register field (for example, write 15 to SAMPWIN to enable a filter sample window of 16). To clear the FIFO and re-initialize the filter, write 1 to the FILINIT bit in the ADCPPBTRIPxFILCTL register.




Figure 15-25. ADC PPB Limit Filter Logic

### 15.8.5 PPB Sample Delay Capture

When multiple control loops are running asynchronously on the same ADC, there is a chance that an ADC request from two or more loops collide, causing one of the samples to be delayed. This shows up as a measurement error in the system. By knowing when this delay occurs and the amount of delay that has occurred, software can employ extrapolation techniques to reduce the error.

To this effect, each PPB has the field DLYSTAMP in the ADCPPBxSTAMP register. This field contains the number of SYSCLK cycles between when the associate SOC was triggered and when the SOC began converting.

This is achieved by having a global 12-bit free running counter based off of SYSCLK, which is in the field FREECOUNT in the ADCCOUNTER register. When the trigger for the associated SOC arrives, the value of this counter is loaded into the bit field ADCPPBxTRIPLO.REQSTAMP. When the actual sample window for that SOC begins, the value in REQSTAMP is subtracted from the current FREECOUNT value and stored in DLYSTAMP.

---

#### Note

If more than 4096 SYSCLK cycles elapse between the SOC trigger and the actual start of the SOC acquisition, the FREECOUNT register can overflow more than once, leading to incorrect DLYSTAMP value. Be cautious when using very slow conversions to prevent this from happening.

The sample delay capture does not function, if the associated SOC is triggered using software. The sample delay capture, however, correctly records the delay, if the software triggering of a different SOC causes the SOC associated with the PPB to be delayed

---

### 15.8.6 PPB Oversampling

This ADC has built-in support for oversampling in the post-processing block, including an accumulator, min/max for peak detection, and outlier removal. The oversampling support module exists at the output of the sample correction module, as shown in [Figure 15-22](#). The oversampling module works by accumulating results in partial registers until either the sample count limit defined in the ADCPPBxLIMIT register is reached, an external hardware sync event occurs, or the software forces a sync event by writing to the SWSYNC bit in the ADCPPBxCONFIG2 register.

### 15.8.6.1 Accumulation, Minimum, Maximum, and Average Functions

At the end of each ADC sample conversion, the PPB updates the partial result registers ADCPPBxPSUM, ADCPPBxPMIN, and ADCPPBxPMAx with the newly processed conversion result from the ADCPPBxRESULT register, and the partial conversion count register (ADCPPBxPCOUNT) increments by 1. When the partial conversion count equals the limit defined in ADCPPBxLIMIT, or the PPB receives a hardware or software sync signal, the PPB takes the following actions:

1. The PPB loads the values of the respective partial result registers into the final result registers ADCPPBxPSUM, ADCPPBxPMIN, and ADCPPBxPMAx.
2. The PPB loads the partial count in ADCPPBxPCOUNT into the final conversion count register ADCPPBxCOUNT.
3. The partial count register and partial result registers reset to zero.
4. The ADC generates an oversampling interrupt (OSINTx) event pulse, which triggers a CPU interrupt if so configured in the ADCINTSEL1N2 or ADCINTSEL3N4 registers.

The PPB can also be configured to generate an oversampling interrupt when there is a hardware or software sync event. To trigger an OSINTx pulse when a sync event occurs, write 1 to the OSINTSEL bit in the ADCPPBxCONFIG2 register.

The PPB can automatically compute the average of the accumulated samples if ADCPPBxLIMIT is set to a power of 2 (up to a maximum of 1024 samples). To perform automatic averaging over  $2^n$  samples, set the SHIFT field in the ADCPPBxCONFIG2 register to  $n$ . When this field is set, the PPB divides the value of ADCPPBxPSUM by  $2^n$  before loading into ADCPPBxSUM.

To compute an average from the accumulated sum when the number of samples is not a power of 2, divide the value of ADCPPBxSUM by the value of ADCPPBxCOUNT using the CPU.

---

#### Note

When using a sync signal to the repeater module and post-processing block to reset the ADC, note that the repeater sync signal does not stop or abort any pending SOCs. If both sync signals are issued simultaneously, any additional pending SOCs can propagate through the post-processing block after the sync signal has been issued. To fully clear or reset the ADC when using the repeater and PPB accumulation logic together:

1. Disable the repeater module trigger source.
  2. Reset the trigger repeater by issuing a sync signal to the repeater module.
  3. Wait for any pending SOCs to complete.
  4. Finally, issue a sync signal to the post-processing block to complete the ADC reset.
- 

### 15.8.6.2 Outlier Rejection

The post-processing block enables the application to easily perform outlier rejection, by eliminating the largest and smallest samples during each SOC burst. To eliminate outliers, the following formula can be used in a software routine or ISR:


$$\text{Average} = \frac{(\text{ADCPPBxSUM} - \text{ADCPPBxMAX} - \text{ADCPPBxMIN})}{(\text{ADCPPBxCOUNT} - 2)} \quad (6)$$

## 15.9 Opens/Shorts Detection Circuit (OSDETECT)

The opens/shorts detection circuit (OSDETECT) can be used to detect pin faults in the system. The circuit connects to the ADC input after the channel select multiplexer but before the S+H circuit as shown in Figure 15-26.

### Note

- The divider resistance tolerances can vary widely; hence, this feature must not be used to check for conversion accuracy.
- See the data sheet for implementation and availability of analog input channels.
- Due to high drive impedance, a S+H duration much longer than the ADC minimum is needed.



**Figure 15-26. Opens/Shorts Detection Circuit**

The circuit can be operated by writing a value to the DETECTCFG field in the ADCOSDETECT register. This causes the circuit to source a voltage onto the input during the S+H phase of any conversion. The voltage and drive strength of the OSDETECT circuit for different DETECTCFG settings is given in Table 15-7.


**Table 15-7. DETECTCFG Settings**

ADCOSDETECT. DETECTCFG	Source Voltage	S4	S3	S2	S1	Drive Impedance
0	Off	Open	Open	Open	Open	Open
1	Zero Scale	Closed	Open	Open	Closed	5K    7K
2	Full Scale	Open	Closed	Closed	Open	5K    7K
3	5/12 VDDA	Open	Closed	Open	Closed	5K    7K
4	7/12 VDDA	Closed	Open	Closed	Open	5K    7K
5	Zero Scale	Open	Open	Open	Closed	5K
6	Full Scale	Open	Open	Closed	Open	5K
7	Zero Scale	Closed	Open	Open	Open	7K



### 15.9.1 Implementation

A representative circuit with the OSDETECT implementation consists of the signal source with series resistance  $R_S$ , shunt capacitor  $C_P$ , the equivalent OSDETECT resistance  $R_{OSDETECT}$  and voltage  $V_{OSDETECT}$  is shown in Figure 15-27 and can be used as a basis to calculate the signal level going in to the sampling capacitor.  $R_{OSDETECT}$  and  $V_{OSDETECT}$  are the equivalent input resistance and voltage source contributed by the OSDETECT circuit with values shown in Table 15-7 for the different configuration settings. Refer to Figure 15-27 when deriving the input signal to S/H if signal source  $V_S$  is driving while the OSDETECT feature is enabled.



**Figure 15-27. Input Circuit Equivalent with OSDETECT Enabled**

The input impedance  $R_S$  and  $C_P$  are integral parts of the signal source or can have been implemented in the design to precondition the signal or to control signal settling time to meet S/H requirements. The input path has to be considered when using the OSDETECT feature, as this affects the conversion results. For instance, driving an input signal when this feature is enabled connects signal  $V_S$  to the OSDETECT circuit through  $R_S$  and affects the ADC results. Larger  $C_P$  values (in the order greater than hundreds of pF) require using higher ACQPS to make sure the signal at the input has settled prior to conversion.

To enable the circuit:

1. Configure the ADC for conversion (for example, channel, SOC, ACQPS, prescaler, trigger, and so on).
2. Set up the ADCOSDETECT register for the desired voltage divider connection as shown in Table 15-7.
3. Initiate a conversion and inspect the conversion result.

Interpret the results based on what is driving on the input side and what are the values of  $R_S$  and  $C_P$ . If the  $V_S$  signal can be disconnected from the input pin, the circuit can be used to detect open and shorted input pins as described in the following sections.

#### 15.9.2 Detecting an Open Input Pin

By cycling through the various OSDETECT settings, the input signal is pulled towards the sourced voltages. An input with good drive strength (pin not open) is minimally affected. However, if the pin is open, the sampled voltages is close to the source voltages specified in Table 15-7.

#### 15.9.3 Detecting a Shorted Input Pin

By cycling through the various OSDETECT settings, the input signal is pulled towards the sourced voltages. An input with finite drive strength (pin not shorted) is pulled toward each sourced voltage. However, if the pin is shorted, the signal remains at the same voltage.

## 15.10 Power-Up Sequence

Upon device power-up or system level reset, the ADC is powered down and disabled. When powering up the ADC, use the following sequence:

1. Set the bit to enable the desired ADC clock in the PCLKCR13 register.
2. Set the desired ADC clock divider in the PRESCALE field of ADCCTL2.
3. Power up the ADC by setting the ADCPWDNZ bit in ADCCTL1.
4. Allow a delay before sampling. See the data sheet for the necessary time.

If multiple ADCs are powered up simultaneously, steps 1 and step 3 can each be done for all ADCs in one write instruction. Also, only one delay is necessary as long as the delay occurs after all the ADCs have begun powering up.

## 15.11 ADC Calibration

During the fabrication and test process, Texas Instruments calibrates the gain, offset, and linearity of the ADCs, the gain and offset of the PGAs, and the offset of the buffered DACs. These trim settings are stored in TI reserved OTP memory, and can be loaded using C-callable functions.

- The Device\_cal() function copies the trim values for ADC, DAC offset, and PGA gain and offset from OTP memory to the respective trim registers.
- The trim functions in Device\_cal() can be called individually in C2000Ware as ADC\_setOffsetTrim(), ADC\_setINLTrim() and DAC\_setOffsetTrim(). These functions fetch production test trim values from TI reserved OTP memory locations, and write the values to the corresponding analog module register destinations.

Until the appropriate factory trim is loaded, the ADC and other analog modules are not specified to operate within the data sheet specifications. Similarly, if trim values other than the factory settings are placed into the trim registers, the ADC (and other modules) is not specified to operate within the data sheet specifications.

The boot ROM calls the calibration functions, so trim values are initially populated without user intervention. However, if the trims are cleared due to a module reset or modified for some other reason, then the user must call the calibration functions (defined in the C2000Ware header files).

### 15.11.1 ADC Zero Offset Calibration

ADC offset error is determined and calibrated during factory testing. However, the user still has the option to perform offset calibration if the end application specifically requires this. This section describes how to perform offset calibration using internal VREFLO connection for single-ended operation.

Zero offset error is defined as the difference from 0 that occurs when converting a voltage at VREFLO. The zero offset error can be positive or negative. To correct this error, an adjustment of equal magnitude and opposite polarity is written into the ADCOFFTRIMx register. The value contained in this register is applied before the results are available in the ADC result registers. This operation is fully contained within the ADC core, so the timing of the results is not affected, and the full dynamic range of the ADC is maintained for any trim value.

---

#### Note

Regardless of the converter resolution, the size of each ADCOFFTRIMx step is  $(VREFHI - VREFLO) / 65536$ .

---

Use the following procedure to re-calibrate the ADC offset in 12-bit single-ended mode:

1. Set ADCOFFTRIMx to +112 steps (0x70). This adds an artificial offset to account for negative offset that can reside in the ADC core.
2. Perform some multiple of 16 conversions on VREFLO (internal connection), accumulating the results (for example,  $32 * 16$  conversions = 512 conversions). Use the maximum value of ACQPS to make sure longer settling time to account for parasitic impedance of internal VREFLO connections.
3. Divide the accumulated result by the multiple of 16 (for example, for 512 conversions, divide by 32).
4. Set ADCOFFTRIMx to 112 – result from step 3.

## 15.12 ADC Timings

The process of converting an analog voltage to a digital value is broken down into an S+H phase and a conversion phase. The ADC sample and hold circuits (S+H) are clocked by SYSCLK while the ADC conversion process is clocked by ADCCLK. ADCCLK is generated by dividing down SYSCLK based on the PRESCALE field in the ADCCTL2 register.

The S+H duration is the value of the ACQPS field of the SOC being converted, plus one, times the SYSCLK period. The user must make sure that this duration exceeds both 1 ADCCLK period and the minimum S+H duration specified in the data sheet. The conversion time is approximately 14 ADCCLK cycles (with sample cap reset inactive) or 15 ADCCLK cycles (with sample cap reset active). The exact conversion time is always a whole number of SYSCLK cycles. See the timing diagrams and tables in [Section 15.12.1](#) for exact timings.

### 15.12.1 ADC Timing Diagrams

The following diagrams show the ADC conversion timings for two SOCs given the following assumptions:

- SOC0 and SOC1 are configured to use the same trigger.
- No other SOCs are converting or pending when the trigger occurs.
- The round robin pointer is in a state that causes SOC0 to convert first.
- ADCINTSEL is configured to set an ADCINT flag upon end of conversion for SOC0 (whether this flag propagates through to the CPU to cause an interrupt is determined by the configurations in the PIE module).

[Table 15-8](#) describes the parameters in the following timing diagrams. .

[Table 15-9](#) and [Table 15-10](#) lists the ADC timings.

**Table 15-8. ADC Timing Parameter Descriptions**

Parameter	Description
$t_{SH}$	<p>The duration of the S+H window.</p> <p>At the end of this window, the value on the S+H capacitor becomes the voltage to be converted into a digital value. The duration is given by <math>(ACQPS + 1)</math> SYSCLK cycles. ACQPS can be configured individually for each SOC, so <math>t_{SH}</math> is not necessarily the same for different SOCs.</p> <p><b>Note:</b> The value on the S+H capacitor is captured approximately 5ns before the end of the S+H window regardless of device clock settings.</p>
$t_{LAT}$	<p>The time from the end of the S+H window until the ADC results latch in the ADCRESULTx register.</p> <p>If the ADCRESULTx register is read before this time, the previous conversion results are returned.</p>
$t_{EOC}$	<p>The time from the end of the S+H window until the S+H window for the next ADC conversion can begin. The subsequent sample can start before the conversion results are latched.</p>
$t_{INT}$	<p>The time from the end of the S+H window until an ADCINT flag is set (if configured).</p> <p>If the INTPULSEPOS bit in the ADCCTL1 register is set, <math>t_{INT}</math> coincides with the end of conversion (EOC) signal.</p> <p>If the INTPULSEPOS bit is 0, and the OFFSET field in the ADCINTCYCLE register is not 0, then there is a delay of OFFSET SYSCLK cycles before the ADCINT flag is set. This delay can be used to enter the ISR or trigger the DMA exactly when the sample is ready.</p> <p>If the INTPULSEPOS bit is 0, <math>t_{INT}</math> coincides with the end of the S+H window. If <math>t_{INT}</math> triggers a read of the ADC result register (directly through DMA or indirectly by triggering an ISR that reads the result), care must be taken to make sure the read occurs after the results latch (otherwise, the previous results are read).</p>
$t_{DMA}$	<p>The time from the end of the S+H window until a DMA read of the ADC conversion result is triggered, when ADCCTL1.TDMAEN = 1.</p> <p>If TDMAEN is set to 0, then the DMA trigger occurs at <math>T_{INT}</math>. In certain conditions, the ADCINT flag can be set before the ADCRESULT value is latched. To make sure that the DMA read occurs after the ADCRESULT value has been latched, write 1 to ADCCTL1.TDMAEN to enable DMA timings.</p>




Figure 15-28. ADC Timings for 12-bit Mode in Early Interrupt Mode




Figure 15-29. ADC Timings for 12-bit Mode in Late Interrupt Mode

**Table 15-9. ADC Timings in 12-bit Mode with SAMPCAPRESETSEL = 0**

ADCCLK Prescale		SYSCLK Cycles				
ADCCTL2. PRESCALE	Prescale Ratio	$t_{EOC}$	$t_{LAT}$	$t_{INT}$ (Early) <sup>(1)</sup>	$t_{INT}$ (Late)	$t_{DMA}$
0	1	15	20	1	15	20
2	2	30	35	1	30	35
3	2.5	38	46	1	38	46
4	3	45	50	1	45	50
5	3.5	53	58	1	53	58
6	4	60	65	1	60	65
7	4.5	68	73	1	68	73
8	5	75	80	1	75	80
9	5.5	83	88	1	83	88
10	6	90	95	1	90	95
11	6.5	98	103	1	98	103
12	7	105	110	1	105	110
13	7.5	113	118	1	113	118
14	8	120	125	1	120	125
15	8.5	128	133	1	128	133

- (1) By default,  $t_{INT}$  occurs one SYSCLK cycle after the S+H window, if INTPULSEPOS is 0. This can be changed by writing to the OFFSET field in the ADCINTCYCLE register.

**Table 15-10. ADC Timings in 12-bit Mode with SAMPCAPRESETSEL = 1**

ADCCLK Prescale		SYSCLK Cycles				
ADCCTL2. PRESCALE	Prescale Ratio	$t_{EOC}$	$t_{LAT}$	$t_{INT}$ (Early) <sup>(1)</sup>	$t_{INT}$ (Late)	$t_{DMA}$
0	1	14	19	1	14	19
2	2	28	33	1	28	33
3	2.5	35	40	1	35	40
4	3	42	47	1	42	47
5	3.5	49	54	1	49	54
6	4	56	61	1	56	61
7	4.5	63	68	1	63	68
8	5	70	75	1	70	75
9	5.5	77	82	1	77	82
10	6	84	89	1	84	89
11	6.5	91	96	1	91	96
12	7	98	103	1	98	103
13	7.5	105	110	1	105	110
14	8	112	117	1	112	117
15	8.5	119	124	1	119	124

- (1) By default,  $t_{INT}$  occurs one SYSCLK cycle after the S+H window, if INTPULSEPOS is 0. This can be changed by writing to the OFFSET field in the ADCINTCYCLE register.

### 15.12.2 Post-Processing Block Timings

The value of ADCRESULT is always available at time  $t_{LAT}$ , as specified in [Section 15.12.1](#). The value of ADCPPBxRESULT, and the limit and zero-crossing comparisons are available 1 SYSCLK cycle later, as long as multiple PPB instances do not point to the same SOC. [Table 15-11](#) shows PPB result availability timings when there are no SOCs shared between multiple PPBs. In cases where multiple PPBs point to the same SOC, PPB results become available sequentially, starting with the lowest numbered PPB. The first ADCPPBxRESULT becomes available 1 SYSCLK cycle after  $t_{LAT}$ , and each subsequent ADCPPBxRESULT becomes available 1 SYSCLK cycle after the previous PPB has completed the limit and zero-crossing comparison. The serialized PPB results are therefore spaced 2 or 3 SYSCLK cycles apart, depending on whether the comparison uses ADCPPBxRESULT or PSUM/SUM respectively. This timing is as shown in [Table 15-12](#). PPB aggregation values (PSUM, SUM, PCOUNT, COUNT, PMAX, MAX, PMIN, MIN, PMINI, MINI, PMAXI, MAXI) are available 1 cycle after the associated ADCPPBxRESULT becomes available.

Furthermore, the LIMIT and zero-crossing compares occur 1 cycle after the compared results become available. In the case that the comparison is done against ADCPPBxRESULT, the comparison occurs 1 SYSCLK cycle after ADCPPBxRESULT becomes available. In the case that the comparison is done against PSUM or SUM, the comparison occurs 2 SYSCLK cycles after ADCPPBxRESULT is available.

**Table 15-11. PPB Result Timings (One PPB per SOC)**

Register	Description	Results Available
ADCRESULTy	ADC result	$t_{LAT}$
ADCPPBxRESULT	PPB result	$t_{LAT} + 1 \text{ SYSCLK}$
ADCPPBxPSUM	Oversampling partial sum	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxSUM	Oversampling sum	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxPCOUNT	Oversampling partial sample count	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxCOUNT	Oversampling sample count	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxPMAx	Partial max	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxMAX	Final max	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxPMAxI	Partial index of max	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxMAXI	Final index of max	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxPMin	Partial min	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxMIN	Final min	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxPMini	Partial index of max	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxMINI	Final index of max	$t_{LAT} + 2 \text{ SYSCLK}$
Comparison	Limit and zero-crossing comparison (if using PPBxRESULT)	$t_{LAT} + 2 \text{ SYSCLK}$
Comparison	Limit and zero-crossing comparison (if using PSUM or SUM)	$t_{LAT} + 3 \text{ SYSCLK}$

**Table 15-12. PPB Result Timings (Multiple PPBs Configured to Same SOC)**

Register	Description	Results Available
ADCRESULTy	ADC result	$t_{LAT}$
ADCPPBxRESULT	PPB result	Varies (PPBs process serially)
ADCPPBxPSUM	Oversampling partial sum	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxSUM	Oversampling sum	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxPSUM	Oversampling partial sum	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxSUM	Oversampling sum	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxPMAx	Partial max	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxMAX	Final max	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxPMAxI	Partial index of max	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxMAXI	Final index of max	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxPMin	Partial min	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxMIN	Final min	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxPMini	Partial index of max	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxMINI	Final index of max	ADCPPBxRESULT+ 1 SYSCLK
Comparison	Limit and zero-crossing comparison (if using PPBxRESULT)	$t_{LAT} + 2 \text{ SYSCLK}$
Comparison	Limit and zero-crossing comparison (if using PSUM or SUM)	$t_{LAT} + 3 \text{ SYSCLK}$



### 15.13 Additional Information

The following sections contain additional practical information.

#### 15.13.1 Ensuring Synchronous Operation

For best performance, all ADCs on the device must be operated synchronously. The device data sheet specifies the performance in both synchronous and asynchronous mode for those parameters which differ between the modes of operation.

To make sure synchronous operation, all ADCs on the device must operate in lockstep. This is accomplished by writing configurations to all ADCs that cause the sampling and conversion phases of all ADCs to be exactly aligned. The easiest way to accomplish this is to write identical values to the SOC configurations for each ADC for trigger select and ACQPS (S+H duration). In addition, synchronous ADCs must also configure identical values for the SOC priority control, burst mode, burst trigger, and burst size.

##### 15.13.1.1 Basic Synchronous Operation

The following example configures two SOC's each on ADCA and ADCC with identical trigger select and ACQPS values. This results in synchronous operation between ADCA and ADCC. For devices with more than two ADCs, the same principles can be used to synchronize all the ADCs.

```

Example: Basic Synchronous Operation
AdcaRegs.ADCSOC0CTL.bit.CHSEL = 4; //SOC0 converts ADCINA4
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 0; //SOC0 converts ADCINC0
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC1CTL.bit.CHSEL = 4; //SOC1 converts ADCINA4
AdcaRegs.ADCSOC1CTL.bit.ACQPS = 30; //SOC1 uses sample duration of 31 SYSCLK cycles
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 10; //SOC1 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC1CTL.bit.CHSEL = 1; //SOC1 converts ADCINC1
AdccRegs.ADCSOC1CTL.bit.ACQPS = 30; //SOC1 uses sample duration of 31 SYSCLK cycles
AdccRegs.ADCSOC1CTL.bit.TRIGSEL = 10; //SOC1 begins conversion on ePWM3 SOCB
    
```




Figure 15-30. Example: Basic Synchronous Operation

Several things can be noted from Figure 15-30. First, while the ACQPS values must be the same for SOC's with the same number, different ACQPS values can be used for SOC's with different numbers. Because of this, synchronous operation does not require a single global S+H time, but instead only channels sampled simultaneously require identical S+H durations. Another important point from this example is that any channel select value can be used for any SOC. Finally, this example assumes round-robin operation. If high-priority SOC's are to be used, the priority must be configured the same on all ADCs.

### 15.13.1.2 Synchronous Operation with Multiple Trigger Sources

As long as each set of SOCs has identical trigger select and ACQPS settings, multiple trigger sources can be used while still achieving synchronous operation.

The following example demonstrates synchronous operation between ADCA and ADCC while using three SOCs and two trigger sources. [Figure 15-31](#) demonstrates that any combination of relative trigger timings still results in synchronous operation.


#### Example: Synchronous Operation with Multiple Trigger Sources

```

AdcaRegs.ADCSOC0CTL.bit.CHSEL = 4; //SOC0 converts ADCINA4
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 0; //SOC0 converts ADCINC0
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC1CTL.bit.CHSEL = 4; //SOC1 converts ADCINA4
AdcaRegs.ADCSOC1CTL.bit.ACQPS = 30; //SOC1 uses sample duration of 31 SYSCLK cycles
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 10; //SOC1 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC1CTL.bit.CHSEL = 1; //SOC1 converts ADCINC1
AdccRegs.ADCSOC1CTL.bit.ACQPS = 30; //SOC1 uses sample duration of 31 SYSCLK cycles
AdccRegs.ADCSOC1CTL.bit.TRIGSEL = 10; //SOC1 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC2CTL.bit.CHSEL = 0; //SOC2 converts ADCINA0
AdcaRegs.ADCSOC2CTL.bit.ACQPS = 19; //SOC2 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC2CTL.bit.TRIGSEL = 2; //SOC2 begins conversion on CPU Timer1
AdccRegs.ADCSOC2CTL.bit.CHSEL = 2; //SOC2 converts ADCINC2
AdccRegs.ADCSOC2CTL.bit.ACQPS = 19; //SOC2 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC2CTL.bit.TRIGSEL = 2; //SOC2 begins conversion on CPU Timer1
    
```



**Figure 15-31. Example: Synchronous Operation with Multiple Trigger Sources**

Note that any trigger source that can be selected in the TRIGSEL field can be used except for software triggering. There is no way to issue the software triggers for all ADCs simultaneously, so likely results in asynchronous operation. ADCINT1 or ADCINT2 can also be used as a trigger as long as the ADCINTSOCSEL1 and ADCINTSOCSEL2 registers are configured identically for all ADCs and software triggering is not used to start the chain of conversions.

### 15.13.1.3 Synchronous Operation with Uneven SOC Numbers

If only one trigger source is used, one ADC can use more SOC's than the other ADCs while still operating synchronously.

**Example: Synchronous Operation with Uneven SOC Numbers**

```

AdcaRegs.ADCSOC0CTL.bit.CHSEL = 4; //SOC0 converts ADCINA4
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 0; //SOC0 converts ADCINC0
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC1CTL.bit.CHSEL = 4; //SOC1 converts ADCINA4
AdcaRegs.ADCSOC1CTL.bit.ACQPS = 30; //SOC1 uses sample duration of 31 SYSCLK cycles
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 10; //SOC1 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC1CTL.bit.CHSEL = 1; //SOC1 converts ADCINC1
AdccRegs.ADCSOC1CTL.bit.ACQPS = 30; //SOC1 uses sample duration of 31 SYSCLK cycles
AdccRegs.ADCSOC1CTL.bit.TRIGSEL = 10; //SOC1 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC2CTL.bit.CHSEL = 0; //SOC2 converts ADCINA0
AdcaRegs.ADCSOC2CTL.bit.ACQPS = 30; //SOC2 uses sample duration of 31 SYSCLK cycles
AdcaRegs.ADCSOC2CTL.bit.TRIGSEL = 10; //SOC2 begins conversion on ePWM3 SOCB
    
```




Figure 15-32. Example: Synchronous Operation with Uneven SOC Numbers

Note that if the trigger comes again before all SOC's have completed the conversions, ADCC begins converting immediately on SOC0 while ADCA does not start converting SOC0 again until SOC2 is complete. This results in asynchronous operation, so care must be taken to not overflow the trigger.





Figure 15-33. Example: Asynchronous Operation with Uneven SOC Numbers – Trigger Overflow

### 15.13.1.4 Non-overlapping Conversions

If conversion timings can be made sure to not overlap by the user, then it is not necessary to configure all SOC0s identically on all ADCs to achieve performance equivalent to synchronous operation. For example, if the two ADC triggers in a system come from two ePWM sources that are always 180-degrees out-of-phase, then SOC0 can be used for both ADCA and ADCC with different trigger sources and different ACQPS values.

**Example: Operation with Non-overlapping Conversions**

```
//ePWM3 SOCA and SOCB are 180 degrees out of phase
AdcaRegs.ADCSOC0CTL.bit.CHSEL = 4; //SOC0 converts ADCINA4
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 0; //SOC0 converts ADCINC0
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 9; //SOC0 begins conversion on ePWM3 SOCA
```



**Figure 15-34. Example: Synchronous Equivalent Operation with Non-Overlapping Conversions**

### 15.13.2 Choosing an Acquisition Window Duration

For correct operation, the input signal to the ADC must be allowed adequate time to charge the sample and hold capacitor, Ch. Typically, the S+H duration is chosen such that the sampling capacitor is charged to within ½ LSB or ¼ LSB of the final value, depending on the tolerable settling error.

The best methodology to determine the required settling time is to simulate the ADC and ADC driving circuits to make sure adequate settling performance. See [ADC Input Circuit Evaluation for C2000 MCUs](#) and [Charge-Sharing Driving Circuits for C2000 ADCs](#) for additional guidance on ADC signal conditioning circuit design and evaluation.

An approximation of the required settling time can also be determined using an RC settling model. The time constant for the model is given by the equation:

$$\tau = (R_S + R_{on}) \times C_h + R_S \times (C_S + C_p) \quad (7)$$

And the number of time constants needed is given by the equation:

$$k = \ln\left(\frac{2^n}{\text{settling error}}\right) - \ln\left(\frac{C_S + C_P}{CH}\right) \quad (8)$$

So the total S+H time must be set to at least:

$$t = k \cdot \tau \quad (9)$$

Where the following parameters are provided by the ADC input model in the device data sheet:

- $n$  = ADC resolution (in bits)
- $R_{ON}$  = ADC sampling switch resistance (provided in  $\Omega$ )
- $C_H$  = ADC sampling capacitor (provided in pF)
- $C_p$  = ADC channel parasitic input capacitance (provided in pF)

And the following parameters are dependent on the application design:

- settling error = tolerable settling error (in LSBs)
- $R_s$  = ADC driving circuit source impedance (typically in  $\Omega$  or  $k\Omega$ )
- $C_s$  = capacitance on ADC input pin (typically in pF or nF)

For example, assuming the following parameters:

- $n$  = 12-bits
- $R_{ON}$  =  $500\Omega$
- $C_H$  =  $12.5\text{pF}$
- $C_p$  =  $12.7\text{pF}$
- settling error =  $\frac{1}{4}$  LSB
- $R_s$  =  $180\Omega$
- $C_s$  =  $150\text{pF}$

The time constant is calculated as:

$$\tau = (180\Omega + 500\Omega) \times 12.5\text{pF} + 180\Omega \times (150\text{pF} + 12.7\text{pF}) = 37.8\text{ns} \quad (10)$$

And the number of required time constants is:

$$k = \ln\left(\frac{2^{12}}{0.25}\right) - \ln\left(\frac{150\text{pF} + 12.7\text{pF}}{12.5\text{pF}}\right) = 9.70 - 2.57 = 7.13 \quad (11)$$

So the S+H time must be set to at least:  $37.8\text{ns} \times 7.13 = 270\text{ns}$

If  $\text{SYSCLK} = 150\text{MHz}$ , then each  $\text{SYSCLK}$  cycle is  $6.667\text{ns}$ . S+H duration is  $270\text{ns}/6.667\text{ns} = 40.5$   $\text{SYSCLK}$  cycles, so ACQPS for this input is set to at least  $\text{CEILING}(40.5) - 1 = 39$ .

While this gives a rough estimate of the required acquisition window, a better method is to setup a circuit with the ADC input model, a model of the source impedance/capacitance, and any board parasitics in SPICE (or similar software) and simulate to verify that the sampling capacitor settles to the desired accuracy.

---

#### Note

The device data sheet specifies a minimum ADC S+H window duration. Do not use an ACQPS value that gives a duration less than this specification.

---

### 15.13.3 Achieving Simultaneous Sampling

While each ADC does not have dual S+H circuits, achieving simultaneous sampling is accomplished by setting the SOC triggers on two or more ADC modules to use the same trigger source. The following example demonstrates simultaneous sampling on 3 ADCs based on an ePWM3 event. ADCINA3, ADCINB2, and ADCINC5 are sampled. An acquisition window of 20 SYSCLK cycles is used, but different durations are possible.

```

AdcaRegs.ADCSOC0CTL.bit.CHSEL = 3;           //SOC0 converts ADCINA3
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19;          //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10;        //SOC0 begins conversion on ePWM3 SOCB
AdcbRegs.ADCSOC0CTL.bit.CHSEL = 2;           //SOC0 converts ADCINB2
AdcbRegs.ADCSOC0CTL.bit.ACQPS = 19;          //SOC0 uses sample duration of 20 SYSCLK cycles
AdcbRegs.ADCSOC0CTL.bit.TRIGSEL = 10;        //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 5;           //SOC0 converts ADCINC5
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19;          //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 10;        //SOC0 begins conversion on ePWM3 SOCB
    
```

When the ePWM3 trigger is received, all 3 ADCs begin converting in parallel immediately. All results are stored in the ADCRESULT0 register for each ADC. Note that this assumes that all ADCs are idle when the trigger is received. If one or more ADCs is busy, the samples do not happen at exactly the same time.

### 15.13.4 Result Register Mapping

The ADC results and the ADC PPB results are duplicated for each memory bus controller in the system. Bus controllers include all CPUs, DMAs, and CLAs present on the specific part family and part number. For each bus controller, no access configuration is needed to allow read access to the result registers, and no contention occurs in cases where multiple bus controllers try to read the ADC results simultaneously.


### 15.13.5 Internal Temperature Sensor

The internal temperature sensor measures the junction temperature of the device. The output of the sensor can be sampled with the ADC through an internal connection. This can be enabled on channel ADCIN13 on ADCA, ADCIN12 on ADCC, ADCIN18 on ADCB, and on the CMPSS3\_HP4 and CMPSS5\_HP4 inputs and on the CMPSS2\_HP5 input by setting the ENABLE bit in the TSNSCTL register.

To convert the temperature sensor reading into a temperature, pass the temperature sensor reading to the `ADC_getTemperatureC()` function in the ADC driverlib.

### 15.13.6 Designing an External Reference Circuit


Figure 15-35 shows the basic organization of the external voltage reference generation circuitry. For best performance, the externally generated reference voltage must be buffered by a precision op-amp with good bandwidth and low output impedance before being driven into the ADC reference pin. A capacitor between the high and low reference pins must be placed on the PCB as close to the pins as practical to help absorb high-frequency currents. A series resistor (typically  $<1\Omega$ ) in series with this capacitor is sometimes necessary to maintain op-amp stability.



**Figure 15-35. ADC Reference System**

### 15.13.7 ADC-DAC Loopback Testing

For system diagnostic or functional safety purposes, the user application can perform a loopback test of the ADC module to verify that the ADC is converting correctly. Using the output of the DAC in the first CMPSS module, the device can be configured to supply a series of known voltages to the input of the converter, and the conversion result verified against expected results. Loopback test mode is enabled by setting the bit corresponding to the ADC module under test in the ADCLOOPBACK register in the analog subsystem module to 1. Figure 15-36 shows the connection between the CMPSS DAC output and the ADC.



**Figure 15-36. CMPSS to ADC Loopback Connection**

In ADC loopback test mode, the following special considerations apply:

- The ADC module always samples the CMPSS1 DACL output, regardless of what channel is selected in the ADCSOCxCTL.CHSEL field.
- The minimum sampling window size (ACQPS) when converting the DAC output is  $3.41\mu\text{s}$  (512 SYSCLK cycles at 150MHz SYSCLK) .
- The output resolution of the CMPSS DAC is 6 bits. The lower 6 bits of the input DACVAL are discarded.
- ADC loopback test mode affects CMPSS trip voltages. Avoid enabling ADC loopback mode during regular CMPSS operation.

For more information on the CMPSS module and how to configure the CMPSS DAC, see the *Comparator Subsystem (CMPSS)* chapter.



### 15.13.8 Internal Test Mode

For diagnostic purposes, the ADC can sample various internal node voltages using a special input selection mux called INTERNALTEST. When internal test mode is enabled, the INTERNALTEST mux selection overrides the ADC-A input channel mux: ADC-A samples the INTERNALTEST selection instead of the channel selected by ADCSOCxCTL.CHSEL. Internal test mode can be used to sample the VDDCORE voltage, VREFLO, VDDA, VSSA, and the CMPSS DAC outputs.

To enable internal test mode, write the desired node selection to the TESTSEL field of the INTERNALTESTCTL analog subsystem register. For safety, INTERNALTESTCTL includes a write key field that must be simultaneously written with the value 0xA5A5 for writes to take effect; otherwise, writes to this register are ignored. For details of internal test mux connections to various internal device voltage nodes, refer to the INTERNALTESTCTL register description.

To disable internal test mode, write 0 to the TESTSEL field of the INTERNALTESTCTL register.

When using internal test mode, the following special considerations apply:

- INTERNALTESTCTL.TESTSEL overrides the value of ADCSOCxCTL.CHSEL on ADCA when a non-zero value is configured.
- The minimum sampling window size (ACQPS) when converting INTERNALTEST is 3.41 $\mu$ s (512 SYSCLK cycles at 150MHz SYSCLK).
- The effective resolution of the CMPSS DAC outputs to INTERNALTEST is 6 bits.

For more information on the CMPSS module and how to configure the CMPSS DAC, see the *Comparator Subsystem (CMPSS)* chapter.

### 15.13.9 ADC Gain and Offset Calibration

Using the INTERNALTEST mux, gain balancing between multiple ADCs can be performed. By calculating the relative gain error between the ADCs, conversion results can be post-processed in software such that each ADC has the same output for each equivalent input.

To activate gain calibration mode, configure the TESTSEL field of the INTERNALTESTCTL analog subsystem register to select ENZ\_CALIB\_GAIN\_3P3V. In this mode, the voltage sampled by all ADCs when triggered is (VREFHI \* 0.9), overriding the channel selection in ADCSOCxCTL.CHSEL. To turn off gain calibration mode and return to normal operation, configure the TESTSEL field of INTERNALTESTCTL to 0.

## 15.14 Software

### 15.14.1 ADC Registers to Driverlib Functions

**Table 15-13. ADC Registers to Driverlib Functions**

File	Driverlib Function
<b>ADCCTL1</b>	
adc.h	ADC_setInterruptPulseMode
adc.h	ADC_enableAltDMATiming
adc.h	ADC_disableAltDMATiming
adc.h	ADC_enableExtMuxPreselect
adc.h	ADC_disableExtMuxPreselect
adc.h	ADC_enableConverter
adc.h	ADC_disableConverter
adc.h	ADC_isBusy
<b>ADCCTL2</b>	
adc.h	ADC_setPrescaler
<b>ADCBURSTCTL</b>	
adc.h	ADC_setBurstModeConfig
adc.h	ADC_enableBurstMode
adc.h	ADC_disableBurstMode
<b>ADCINTFLG</b>	
adc.h	ADC_getIntResultStatus
adc.h	ADC_getInterruptStatus
adc.h	ADC_clearInterruptStatus
<b>ADCINTFLGCLR</b>	
adc.h	ADC_clearInterruptStatus
<b>ADCINTOVF</b>	
adc.h	ADC_getInterruptOverflowStatus
adc.h	ADC_clearInterruptOverflowStatus
<b>ADCINTOVFCLR</b>	
adc.h	ADC_clearInterruptOverflowStatus
<b>ADCINTSEL1N2</b>	
adc.h	ADC_enableInterrupt
adc.h	ADC_disableInterrupt
adc.h	ADC_setInterruptSource
adc.h	ADC_enableContinuousMode
adc.h	ADC_disableContinuousMode
<b>ADCINTSEL3N4</b>	
-	See INTSEL1N2
<b>ADCSOCPRCTL</b>	
adc.h	ADC_setSOCPriority
<b>ADCINTSOCSEL1</b>	
adc.h	ADC_setInterruptSOCTrigger
<b>ADCSOCFLG1</b>	
-	
<b>ADCSOCFRC1</b>	
adc.h	ADC_forceSOC

**Table 15-13. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
adc.h	ADC_forceMultipleSOC
<b>ADCSOCOVF1</b>	
-	
<b>ADCSOCOVFCLR1</b>	
-	
<b>ADCSOC0CTL</b>	
adc.h	ADC_setupSOC
adc.h	ADC_selectSOExtChannel
adc.h	ADC_enableSampleCAPReset
adc.h	ADC_disableSampleCAPReset
<b>ADCSOC1CTL</b>	
-	See SOC0CTL
<b>ADCSOC2CTL</b>	
-	See SOC0CTL
<b>ADCSOC3CTL</b>	
-	See SOC0CTL
<b>ADCSOC4CTL</b>	
-	See SOC0CTL
<b>ADCSOC5CTL</b>	
-	See SOC0CTL
<b>ADCSOC6CTL</b>	
-	See SOC0CTL
<b>ADCSOC7CTL</b>	
-	See SOC0CTL
<b>ADCSOC8CTL</b>	
-	See SOC0CTL
<b>ADCSOC9CTL</b>	
-	See SOC0CTL
<b>ADCSOC10CTL</b>	
-	See SOC0CTL
<b>ADCSOC11CTL</b>	
-	See SOC0CTL
<b>ADCSOC12CTL</b>	
-	See SOC0CTL
<b>ADCSOC13CTL</b>	
-	See SOC0CTL
<b>ADCSOC14CTL</b>	
-	See SOC0CTL
<b>ADCSOC15CTL</b>	
-	See SOC0CTL
<b>ADCEVTSTAT</b>	
adc.h	ADC_getPPBEventStatus
<b>ADCEVTCLR</b>	
adc.h	ADC_clearPPBEventStatus
<b>ADCEVTSEL</b>	

**Table 15-13. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
adc.h	ADC_enablePPBEvent
adc.h	ADC_disablePPBEvent
<b>ADCEVTINTSEL</b>	
adc.h	ADC_enablePPBEventInterrupt
adc.h	ADC_disablePPBEventInterrupt
<b>ADCCOUNTER</b>	
-	
<b>ADCREV</b>	
-	
<b>ADCOFFTRIM</b>	
adc.c	ADC_setOffsetTrim
<b>ADCCONFIG2</b>	
-	
<b>ADCPPB1CONFIG</b>	
adc.h	ADC_setupPPB
adc.h	ADC_enablePPBEventCBCClear
adc.h	ADC_disablePPBEventCBCClear
adc.h	ADC_enablePPBAbsoluteValue
adc.h	ADC_disablePPBAbsoluteValue
adc.h	ADC_setPPBShiftValue
adc.h	ADC_selectPPBSyncInput
adc.h	ADC_forcePPBSync
adc.h	ADC_selectPPBOSINTSource
adc.h	ADC_selectPPBCompareSource
adc.h	ADC_enablePPBDeltaCalculation
adc.h	ADC_disablePPBDeltaCalculation
adc.h	ADC_enablePPBTwosComplement
adc.h	ADC_disablePPBTwosComplement
adc.h	ADC_disablePPBExtendedLowLimit
<b>ADCPPB1STAMP</b>	
adc.h	ADC_getPPBDelayTimeStamp
<b>ADCPPB1OFFCAL</b>	
adc.h	ADC_setPPBCalibrationOffset
<b>ADCPPB1OFFREF</b>	
adc.h	ADC_setPPBReferenceOffset
<b>ADCPPB1TRIPHI</b>	
adc.c	ADC_setPPBTripLimits
<b>ADCPPB1TRIPL0</b>	
adc.c	ADC_setPPBTripLimits
adc.h	ADC_enablePPBExtendedLowLimit
<b>ADCPPBTRIP1FILCTL</b>	
adc.c	ADC_configPPBFilter
adc.h	ADC_initPPBFilter
adc.h	ADC_enablePPBTripHIFilter
adc.h	ADC_enablePPBTripLOFilter

**Table 15-13. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>ADCPPBTRIP1FILCLKCTL</b>	
adc.c	ADC_configPPBFilter
<b>ADCPPB2CONFIG</b>	
-	See PPB1CONFIG
<b>ADCPPB2STAMP</b>	
-	See PPB1STAMP
<b>ADCPPB2OFFCAL</b>	
-	See PPB1OFFCAL
<b>ADCPPB2OFFREF</b>	
-	See PPB1OFFREF
<b>ADCPPB2TRIPHI</b>	
-	See PPB1TRIPHI
<b>ADCPPB2TRIPO</b>	
-	See PPB1TRIPO
<b>ADCPPBTRIP2FILCTL</b>	
-	
<b>ADCPPBTRIP2FILCLKCTL</b>	
-	
<b>ADCPPB3CONFIG</b>	
-	See PPB1CONFIG
<b>ADCPPB3STAMP</b>	
-	See PPB1STAMP
<b>ADCPPB3OFFCAL</b>	
-	See PPB1OFFCAL
<b>ADCPPB3OFFREF</b>	
-	See PPB1OFFREF
<b>ADCPPB3TRIPHI</b>	
-	See PPB1TRIPHI
<b>ADCPPB3TRIPO</b>	
-	See PPB1TRIPO
<b>ADCPPBTRIP3FILCTL</b>	
-	
<b>ADCPPBTRIP3FILCLKCTL</b>	
-	
<b>ADCPPB4CONFIG</b>	
-	See PPB1CONFIG
<b>ADCPPB4STAMP</b>	
-	See PPB1STAMP
<b>ADCPPB4OFFCAL</b>	
-	See PPB1OFFCAL
<b>ADCPPB4OFFREF</b>	
-	See PPB1OFFREF
<b>ADCPPB4TRIPHI</b>	
-	See PPB1TRIPHI
<b>ADCPPB4TRIPO</b>	

**Table 15-13. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See PPB1TRIPLO
<b>ADCPPBTRIP4FILCTL</b>	
-	
<b>ADCPPBTRIP4FILCLKCTL</b>	
-	
<b>ADCINTCYCLE</b>	
adc.h	ADC_setInterruptCycleOffset
<b>ADCINLTRIM1</b>	
adc.c	ADC_setINLTrim
<b>ADCINLTRIM2</b>	
adc.c	ADC_setINLTrim
<b>ADCINLTRIM3</b>	
-	
<b>ADCINLTRIM4</b>	
-	
<b>ADCINLTRIM5</b>	
-	
<b>ADCINLTRIM6</b>	
-	
<b>ADCREV2</b>	
-	
<b>ADCREP1CTL</b>	
adc.c	ADC_configureRepeater
adc.h	ADC_getRepeaterStatus
adc.h	ADC_triggerRepeaterMode
adc.h	ADC_triggerRepeaterActiveMode
adc.h	ADC_triggerRepeaterModuleBusy
adc.h	ADC_triggerRepeaterSelect
adc.h	ADC_triggerRepeaterSyncln
adc.h	ADC_forceRepeaterTriggerSync
<b>ADCREP1N</b>	
adc.c	ADC_configureRepeater
adc.h	ADC_triggerRepeaterCount
<b>ADCREP1PHASE</b>	
adc.c	ADC_configureRepeater
adc.h	ADC_triggerRepeaterPhase
<b>ADCREP1SPREAD</b>	
adc.c	ADC_configureRepeater
adc.h	ADC_triggerRepeaterSpread
<b>ADCREP1FRC</b>	
adc.h	ADC_forceRepeaterTrigger
<b>ADCREP2CTL</b>	
-	
<b>ADCREP2N</b>	
-	

**Table 15-13. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>ADCREP2PHASE</b>	
-	
<b>ADCREP2SPREAD</b>	
-	
<b>ADCREP2FRC</b>	
-	
<b>ADCPPB1LIMIT</b>	
adc.h	ADC_setPPBCountLimit
adc.h	ADC_getPPBCountLimit
<b>ADCPPB1PCOUNT</b>	
-	
<b>ADCPPB1CONFIG2</b>	
adc.h	ADC_setPPBShiftValue
adc.h	ADC_selectPPBSyncInput
adc.h	ADC_forcePPBSync
adc.h	ADC_selectPPBOSINTSource
adc.h	ADC_selectPPBCompareSource
<b>ADCPPB1PSUM</b>	
-	
<b>ADCPPB1PMAX</b>	
-	
<b>ADCPPB1PMAXI</b>	
-	
<b>ADCPPB1PMIN</b>	
-	
<b>ADCPPB1PMINI</b>	
-	
<b>ADCPPB1TRIPLO2</b>	
adc.c	ADC_setPPBTripLimits
<b>ADCPPB2LIMIT</b>	
-	
<b>ADCPPB2PCOUNT</b>	
-	
<b>ADCPPB2CONFIG2</b>	
-	
<b>ADCPPB2PSUM</b>	
-	
<b>ADCPPB2PMAX</b>	
-	
<b>ADCPPB2PMAXI</b>	
-	
<b>ADCPPB2PMIN</b>	
-	
<b>ADCPPB2PMINI</b>	
-	

**Table 15-13. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>ADCPPB2TRIPLO2</b>	
-	
<b>ADCPPB3LIMIT</b>	
-	
<b>ADCPPBP3PCOUNT</b>	
-	
<b>ADCPPB3CONFIG2</b>	
-	
<b>ADCPPB3PSUM</b>	
-	
<b>ADCPPB3PMAX</b>	
-	
<b>ADCPPB3PMAXI</b>	
-	
<b>ADCPPB3PMIN</b>	
-	
<b>ADCPPB3PMINI</b>	
-	
<b>ADCPPB3TRIPLO2</b>	
-	
<b>ADCPPB4LIMIT</b>	
-	
<b>ADCPPBP4PCOUNT</b>	
-	
<b>ADCPPB4CONFIG2</b>	
-	
<b>ADCPPB4PSUM</b>	
-	
<b>ADCPPB4PMAX</b>	
-	
<b>ADCPPB4PMAXI</b>	
-	
<b>ADCPPB4PMIN</b>	
-	
<b>ADCPPB4PMINI</b>	
-	
<b>ADCPPB4TRIPLO2</b>	
-	
<b>ADCRESULT0</b>	
adc.h	ADC_readResult
<b>ADCRESULT1</b>	
-	See RESULT0
<b>ADCRESULT2</b>	
-	See RESULT0
<b>ADCRESULT3</b>	



**Table 15-13. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See RESULT0
<b>ADCRESULT4</b>	
-	See RESULT0
<b>ADCRESULT5</b>	
-	See RESULT0
<b>ADCRESULT6</b>	
-	See RESULT0
<b>ADCRESULT7</b>	
-	See RESULT0
<b>ADCRESULT8</b>	
-	See RESULT0
<b>ADCRESULT9</b>	
-	See RESULT0
<b>ADCRESULT10</b>	
-	See RESULT0
<b>ADCRESULT11</b>	
-	See RESULT0
<b>ADCRESULT12</b>	
-	See RESULT0
<b>ADCRESULT13</b>	
-	See RESULT0
<b>ADCRESULT14</b>	
-	See RESULT0
<b>ADCRESULT15</b>	
-	See RESULT0
<b>ADCPPB1RESULT</b>	
adc.h	ADC_readPPBResult
<b>ADCPPB2RESULT</b>	
-	See PPB1RESULT
<b>ADCPPB3RESULT</b>	
-	See PPB1RESULT
<b>ADCPPB4RESULT</b>	
-	See PPB1RESULT
<b>ADCPPB1SUM</b>	
-	
<b>ADCPPB1COUNT</b>	
-	
<b>ADCPPB2SUM</b>	
-	
<b>ADCPPB2COUNT</b>	
-	
<b>ADCPPB3SUM</b>	
-	
<b>ADCPPB3COUNT</b>	
-	

**Table 15-13. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
ADCPPB4SUM	
-	
ADCPPB4COUNT	
-	
ADCPPB1MAX	
-	
ADCPPB1MAXI	
-	
ADCPPB1MIN	
-	
ADCPPB1MINI	
-	
ADCPPB2MAX	
-	
ADCPPB2MAXI	
-	
ADCPPB2MIN	
-	
ADCPPB2MINI	
-	
ADCPPB3MAX	
-	
ADCPPB3MAXI	
-	
ADCPPB3MIN	
-	
ADCPPB3MINI	
-	
ADCPPB4MAX	
-	
ADCPPB4MAXI	
-	
ADCPPB4MIN	
-	
ADCPPB4MINI	
-	

### 15.14.2 ADC Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
 C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/adc

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

#### 15.14.2.1 ADC Software Triggering

FILE: adc\_ex1\_soc\_software.c

This example converts some voltages on ADCA and ADCC based on a software trigger.

The ADCC will not convert until ADCA is complete, so the ADCs will not run asynchronously. However, this is much less efficient than allowing the ADCs to convert synchronously in parallel (for example, by using an ePWM trigger).

#### External Connections

- A0, A1, C1, and C3 should be connected to signals to convert

#### Watch Variables

- *myADC0Result0* - Digital representation of the voltage on pin A0
- *myADC0Result1* - Digital representation of the voltage on pin A1
- *myADC1Result0* - Digital representation of the voltage on pin C1
- *myADC1Result1* - Digital representation of the voltage on pin C3

#### 15.14.2.2 ADC ePWM Triggering

FILE: `adc_ex2_soc_epwm.c`

This example sets up ePWM1 to periodically trigger a conversion on ADCA.

#### External Connections

- A0 should be connected to a signal to convert

#### Watch Variables

- *myADC0Results* - A sequence of analog-to-digital conversion samples from pin A0. The time between samples is determined based on the period of the ePWM timer.

#### 15.14.2.3 ADC Temperature Sensor Conversion

FILE: `adc_ex3_temp_sensor.c`

This example sets up the ePWM to periodically trigger the ADC. The ADC converts the internal connection to the temperature sensor, which is then interpreted as a temperature by calling the `ADC_getTemperatureC()` function.

#### Watch Variables

- *sensorSample* - The raw reading from the temperature sensor
- *sensorTemp* - The interpretation of the sensor sample as a temperature in degrees Celsius.

#### 15.14.2.4 ADC Synchronous SOC Software Force (`adc_soc_software_sync`)

FILE: `adc_ex4_soc_software_sync.c`

This example converts some voltages on ADCA and ADCC using input 5 of the input X-BAR as a software force. Input 5 is triggered by toggling GPIO0, but any spare GPIO could be used. This method will ensure that both ADCs start converting at exactly the same time.

#### External Connections

- A2, A3, C1, C3 pins should be connected to signals to convert

#### Watch Variables

- *myADC0Result0* : a digital representation of the voltage on pin A2
- *myADC0Result1* : a digital representation of the voltage on pin A3
- *myADC1Result0* : a digital representation of the voltage on pin C1
- *myADC1Result1* : a digital representation of the voltage on pin C3

#### 15.14.2.5 ADC Continuous Triggering (`adc_soc_continuous`)

FILE: `adc_ex5_soc_continuous.c`

This example sets up the ADC to convert continuously, achieving maximum sampling rate.

#### External Connections

- A0 pin should be connected to signal to convert

#### Watch Variables

- *adcAResults* - A sequence of analog-to-digital conversion samples from pin A0. The time between samples is the minimum possible based on the ADC speed.

#### 15.14.2.6 ADC Continuous Conversions Read by DMA (*adc\_soc\_continuous\_dma*)

FILE: *adc\_ex6\_soc\_continuous\_dma.c*

This example sets up two ADC channels to convert simultaneously. The results will be transferred by the DMA into a buffer in RAM.

##### *External Connections*

- A3 & C3 pins should be connected to signals to convert

##### *Watch Variables*

- *myADC0DataBuffer* : a digital representation of the voltage on pin A3
- *myADC1DataBuffer* : a digital representation of the voltage on pin C3

#### 15.14.2.7 ADC PPB Offset (*adc\_ppb\_offset*)

FILE: *adc\_ex7\_ppb\_offset.c*

This example software triggers the ADC. Some SOCs have automatic offset adjustment applied by the post-processing block. After the program runs, the memory will contain ADC & post-processing block(PPB) results.

##### *External Connections*

- A2, C1 pins should be connected to signals to convert

##### *Watch Variables*

- *myADC0Result* : a digital representation of the voltage on pin A2
- *myADC0PPBResult* : a digital representation of the voltage on pin A2, minus 100 LSBs of automatically added offset
- *myADC1Result* : a digital representation of the voltage on pin C1
- *myADC1PPBResult* : a digital representation of the voltage on pin C1 plus 100 LSBs of automatically added offset

#### 15.14.2.8 ADC PPB Limits (*adc\_ppb\_limits*)

FILE: *adc\_ex8\_ppb\_limits.c*

This example sets up the ePWM to periodically trigger the ADC. If the results are outside of the defined range, the post-processing block will generate an interrupt.

The default limits are 1000LSBs and 3000LSBs. With VREFHI set to 3.3V, the PPB will generate an interrupt if the input voltage goes above about 2.4V or below about 0.8V.

##### *External Connections*

- A0 should be connected to a signal to convert

##### *Watch Variables*

- None

#### 15.14.2.9 ADC PPB Delay Capture (*adc\_ppb\_delay*)

FILE: *adc\_ex9\_ppb\_delay.c*

This example demonstrates delay capture using the post-processing block.

Two asynchronous ADC triggers are setup:

- ePWM1, with period 2048, triggering SOC0 to convert on pin A0
  - ePWM2, with period 9999, triggering SOC1 to convert on pin A2
- Each conversion generates an ISR at the end of the conversion. In the ISR for SOC0, a conversion counter is incremented and the PPB is checked to determine if the sample was delayed.
- After the program runs, the memory will contain:

*conversion* : the sequence of conversions using SOC0 that were delayed

- *delay* : the corresponding delay of each of the delayed conversions

#### 15.14.2.10 ADC ePWM Triggering Multiple SOC

FILE: adc\_ex10\_multiple\_soc\_epwm.c

This example sets up ePWM1 to periodically trigger a set of conversions on ADCA and ADCC. This example demonstrates multiple ADCs working together to process a batch of conversions using the available parallelism across multiple ADCs.

ADCA Interrupt ISRs are used to read results of both ADCA and ADCC.

##### *External Connections*

- A0, A1, A2 and C1, C3, C4 pins should be connected to signals to be converted.

##### *Watch Variables*

- *adcAResult0* - Digital representation of the voltage on pin A0
- *adcAResult1* - Digital representation of the voltage on pin A1
- *adcAResult2* - Digital representation of the voltage on pin A2
- *adcCResult0* - Digital representation of the voltage on pin C1
- *adcCResult1* - Digital representation of the voltage on pin C3
- *adcCResult2* - Digital representation of the voltage on pin C4

#### 15.14.2.11 ADC Burst Mode

FILE: adc\_ex11\_burst\_mode\_epwm.c

This example sets up ePWM1 to periodically trigger ADCA using burst mode. This allows for different channels to be sampled with each burst.

Each burst triggers 3 conversions. A0 and A1 are part of every burst while the third conversion rotates between A2, A3, and A4. This allows high importance signals to be sampled at high speed while lower priority signals can be sampled at a lower rate.

ADCA Interrupt ISRs are used to read results for ADCA.

##### *External Connections*

- A0, A1, A2, A3, A4

##### *Watch Variables*

- *adcAResult0* - Digital representation of the voltage on pin A0
- *adcAResult1* - Digital representation of the voltage on pin A1
- *adcAResult2* - Digital representation of the voltage on pin A2
- *adcAResult3* - Digital representation of the voltage on pin A3
- *adcAResult4* - Digital representation of the voltage on pin A4

#### 15.14.2.12 ADC Burst Mode Oversampling

FILE: adc\_ex12\_burst\_mode\_oversampling.c

This example is an ADC oversampling example implemented with software. The ADC SOCs are configured in burst mode, triggered by the ePWM SOC A event trigger.

##### *External Connection*

- A2

##### *Watch Variables*

- *Iv\_results* - Array of digital values measured on pin A2 (oversampling is configured by *Oversampling\_Amount*)

### 15.14.2.13 ADC SOC Oversampling

FILE: adc\_ex13\_soc\_oversampling.c

This example sets up ePWM1 to periodically trigger a set of conversions on ADCA including multiple SOCs that all convert A2 to achieve oversampling on A2.

ADCA Interrupt ISRs are used to read results of ADCA.

#### External Connections

- A0, A1, A2 should be connected to signals to be converted.

#### Watch Variables

- *adcAResult0* - Digital representation of the voltage on pin A0
- *adcAResult1* - Digital representation of the voltage on pin A1
- *adcAResult2* - Digital representation of the voltage on pin A2

### 15.14.2.14 ADC PPB PWM trip (adc\_ppb\_pwm\_trip)

FILE: adc\_ex14\_ppb\_pwm\_trip.c

This example demonstrates EPWM tripping through ADC limit detection PPB block. ADCAINT1 is configured to periodically trigger the ADCA channel 2 post initial software forced trigger. The limit detection post-processing block (PPB) is configured and if the ADC results are outside of the defined range, the post-processing block will generate an ADCxEVTy event. This event is configured as EPWM trip source through configuring EPWM XBAR and corresponding EPWM's trip zone and digital compare sub-modules. The example showcases

- one-shot
- cycle-by-cycle
- and direct tripping of PWMs through ADCAEVT1 source via Digital compare submodule.

The default limits are 0LSBs and 3600LSBs. With VREFHI set to 3.3V, the PPB will generate a trip event if the input voltage goes above about 2.9V.

#### External Connections

- A2 should be connected to a signal to convert
- Observe the following signals on an oscilloscope
  - ePWM1(GPIO0 - GPIO1)
  - ePWM2(GPIO2 - GPIO3)
  - ePWM3(GPIO4 - GPIO5)
- 

#### Watch Variables

- *adcA2Results* - digital representation of the voltage on pin A2

### 15.14.2.15 ADC Trigger Repeater Oversampling

FILE: adc\_ex15\_trigger\_repeater\_oversampling.c

This example configures ADC for oversampling using trigger repeater block. The ePWM1 is configured to periodically trigger the ADC SOC and the trigger repeater module is configured to generate 4 repeated pulses. Post-processing block will take the repeated pulses, accumulates them and stores the results in ppb sum register.

#### External Connections

- A0 should be connected to signals to convert.

#### Watch Variables

- *myADC0Result* - Digital representation of the voltage on pin A0
- *myPPB0Result* - Digital representation of the voltage of the 4 repeated pulses on pin A0

### 15.14.2.16 ADC Trigger Repeater Undersampling

FILE: adc\_ex16\_trigger\_repeater\_undersampling.c

This example configures ADC for undersampling using trigger repeater block. The ePWM1 is configured to periodically trigger the ADC SOC and the trigger repeater module is configured to generate 1 pulse out of three pulses. Post-processing block will take the undersampled pulse, accumulates them and stores the results in ppb sum register.

#### External Connections

- A0 should be connected to signals to convert.

#### Watch Variables

- *myADC0Result* - Digital representation of the voltage on pin A0
- *myPPB0Result* - Digital representation of the voltage of the undersample pulse on pin A0

## 15.15 ADC Registers

This section describes the ADC Registers.

### 15.15.1 ADC Base Address Table

**Table 15-14. ADC Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
AdcaResultRegs	<a href="#">ADC_RESULT_REGS</a>	ADCARESULT_BASE	0x0000_1800	YES	YES	YES	-
AdcbResultRegs	<a href="#">ADC_RESULT_REGS</a>	ADCBRESULT_BASE	0x0000_1880	YES	YES	YES	-
AdccResultRegs	<a href="#">ADC_RESULT_REGS</a>	ADCCRESULT_BASE	0x0000_1900	YES	YES	YES	-
AdcdResultRegs	<a href="#">ADC_RESULT_REGS</a>	ADCDRESULT_BASE	0x0000_1980	YES	YES	YES	-
AdceResultRegs	<a href="#">ADC_RESULT_REGS</a>	ADCERESULT_BASE	0x0000_1A00	YES	YES	YES	-
AdccRegs	<a href="#">ADC_REGS</a>	ADCC_BASE	0x0000_6A00	YES	-	YES	YES
AdcdRegs	<a href="#">ADC_REGS</a>	ADCD_BASE	0x0000_6C00	YES	-	YES	YES
AdceRegs	<a href="#">ADC_REGS</a>	ADCE_BASE	0x0000_6E00	YES	-	YES	YES
AdcaRegs	<a href="#">ADC_REGS</a>	ADCA_BASE	0x0000_7400	YES	-	YES	YES
AdcbRegs	<a href="#">ADC_REGS</a>	ADCB_BASE	0x0000_7600	YES	-	YES	YES

### 15.15.2 ADC\_RESULT\_REGS Registers

Table 15-15 lists the memory-mapped registers for the ADC\_RESULT\_REGS registers. All register offset addresses not listed in Table 15-15 should be considered as reserved locations and the register contents should not be modified.

**Table 15-15. ADC\_RESULT\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	ADCRESULT0	ADC Result 0 Register		<a href="#">Go</a>
1h	ADCRESULT1	ADC Result 1 Register		<a href="#">Go</a>
2h	ADCRESULT2	ADC Result 2 Register		<a href="#">Go</a>
3h	ADCRESULT3	ADC Result 3 Register		<a href="#">Go</a>
4h	ADCRESULT4	ADC Result 4 Register		<a href="#">Go</a>
5h	ADCRESULT5	ADC Result 5 Register		<a href="#">Go</a>
6h	ADCRESULT6	ADC Result 6 Register		<a href="#">Go</a>
7h	ADCRESULT7	ADC Result 7 Register		<a href="#">Go</a>
8h	ADCRESULT8	ADC Result 8 Register		<a href="#">Go</a>
9h	ADCRESULT9	ADC Result 9 Register		<a href="#">Go</a>
Ah	ADCRESULT10	ADC Result 10 Register		<a href="#">Go</a>
Bh	ADCRESULT11	ADC Result 11 Register		<a href="#">Go</a>
Ch	ADCRESULT12	ADC Result 12 Register		<a href="#">Go</a>
Dh	ADCRESULT13	ADC Result 13 Register		<a href="#">Go</a>
Eh	ADCRESULT14	ADC Result 14 Register		<a href="#">Go</a>
Fh	ADCRESULT15	ADC Result 15 Register		<a href="#">Go</a>
20h	ADCPPB1RESULT	ADC Post Processing Block 1 Result Register		<a href="#">Go</a>
22h	ADCPPB2RESULT	ADC Post Processing Block 2 Result Register		<a href="#">Go</a>
24h	ADCPPB3RESULT	ADC Post Processing Block 3 Result Register		<a href="#">Go</a>
26h	ADCPPB4RESULT	ADC Post Processing Block 4 Result Register		<a href="#">Go</a>
28h	ADCPPB1SUM	ADC PPB 1 Final Sum Result Register		<a href="#">Go</a>
2Ah	ADCPPB1COUNT	ADC PPB1 Final Conversion Count Register		<a href="#">Go</a>
2Ch	ADCPPB2SUM	ADC PPB 2 Final Sum Result Register		<a href="#">Go</a>
2Eh	ADCPPB2COUNT	ADC PPB2 Final Conversion Count Register		<a href="#">Go</a>
30h	ADCPPB3SUM	ADC PPB 3 Final Sum Result Register		<a href="#">Go</a>
32h	ADCPPB3COUNT	ADC PPB3 Final Conversion Count Register		<a href="#">Go</a>
34h	ADCPPB4SUM	ADC PPB 4 Final Sum Result Register		<a href="#">Go</a>
36h	ADCPPB4COUNT	ADC PPB4 Final Conversion Count Register		<a href="#">Go</a>
38h	ADCPPB1MAX	ADC PPB 1 Final Max Result Register		<a href="#">Go</a>
3Ah	ADCPPB1MAXI	ADC PPB 1 Final Max Index Result Register		<a href="#">Go</a>
3Ch	ADCPPB1MIN	ADC PPB 1 Final Min Result Register		<a href="#">Go</a>
3Eh	ADCPPB1MINI	ADC PPB 1 Final Min Index Result Register		<a href="#">Go</a>
40h	ADCPPB2MAX	ADC PPB 2 Final Max Result Register		<a href="#">Go</a>
42h	ADCPPB2MAXI	ADC PPB 2 Final Max Index Result Register		<a href="#">Go</a>
44h	ADCPPB2MIN	ADC PPB 2 Final Min Result Register		<a href="#">Go</a>
46h	ADCPPB2MINI	ADC PPB 2 Final Min Index Result Register		<a href="#">Go</a>
48h	ADCPPB3MAX	ADC PPB 3 Final Max Result Register		<a href="#">Go</a>
4Ah	ADCPPB3MAXI	ADC PPB 3 Final Max Index Result Register		<a href="#">Go</a>
4Ch	ADCPPB3MIN	ADC PPB 3 Final Min Result Register		<a href="#">Go</a>
4Eh	ADCPPB3MINI	ADC PPB 3 Final Min Index Result Register		<a href="#">Go</a>



**Table 15-15. ADC\_RESULT\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
50h	ADCPPB4MAX	ADC PPB 4 Final Max Result Register		<a href="#">Go</a>
52h	ADCPPB4MAXI	ADC PPB 4 Final Max Index Result Register		<a href="#">Go</a>
54h	ADCPPB4MIN	ADC PPB 4 Final Min Result Register		<a href="#">Go</a>
56h	ADCPPB4MINI	ADC PPB 4 Final Min Index Result Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 15-16](#) shows the codes that are used for access types in this section.

**Table 15-16. ADC\_RESULT\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 15.15.2.1 ADCRESULT0 Register (Offset = 0h) [Reset = 0000h]

ADCRESULT0 is shown in [Figure 15-37](#) and described in [Table 15-17](#).

Return to the [Summary Table](#).

ADC Result 0 Register

**Figure 15-37. ADCRESULT0 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-17. ADCRESULT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 0 16-bit ADC result. After the ADC completes a conversion of SOC0, the digital result is placed in this bit field. Reset type: SYSRSn

### 15.15.2.2 ADCRESULT1 Register (Offset = 1h) [Reset = 0000h]

ADCRESULT1 is shown in [Figure 15-38](#) and described in [Table 15-18](#).

Return to the [Summary Table](#).

ADC Result 1 Register

**Figure 15-38. ADCRESULT1 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-18. ADCRESULT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 1 16-bit ADC result. After the ADC completes a conversion of SOC1, the digital result is placed in this bit field. Reset type: SYSRSn

### 15.15.2.3 ADCRESULT2 Register (Offset = 2h) [Reset = 0000h]

ADCRESULT2 is shown in [Figure 15-39](#) and described in [Table 15-19](#).

Return to the [Summary Table](#).

ADC Result 2 Register

**Figure 15-39. ADCRESULT2 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-19. ADCRESULT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 2 16-bit ADC result. After the ADC completes a conversion of SOC2, the digital result is placed in this bit field. Reset type: SYSRSn

### 15.15.2.4 ADCRESULT3 Register (Offset = 3h) [Reset = 0000h]

ADCRESULT3 is shown in [Figure 15-40](#) and described in [Table 15-20](#).

Return to the [Summary Table](#).

ADC Result 3 Register

**Figure 15-40. ADCRESULT3 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-20. ADCRESULT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 3 16-bit ADC result. After the ADC completes a conversion of SOC3, the digital result is placed in this bit field. Reset type: SYSRSn

### 15.15.2.5 ADCRESULT4 Register (Offset = 4h) [Reset = 0000h]

ADCRESULT4 is shown in [Figure 15-41](#) and described in [Table 15-21](#).

Return to the [Summary Table](#).

ADC Result 4 Register

**Figure 15-41. ADCRESULT4 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-21. ADCRESULT4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 4 16-bit ADC result. After the ADC completes a conversion of SOC4, the digital result is placed in this bit field. Reset type: SYSRSn

### 15.15.2.6 ADCRESULT5 Register (Offset = 5h) [Reset = 0000h]

ADCRESULT5 is shown in [Figure 15-42](#) and described in [Table 15-22](#).

Return to the [Summary Table](#).

ADC Result 5 Register

**Figure 15-42. ADCRESULT5 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-22. ADCRESULT5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 5 16-bit ADC result. After the ADC completes a conversion of SOC5, the digital result is placed in this bit field. Reset type: SYSRSn

### 15.15.2.7 ADCRESULT6 Register (Offset = 6h) [Reset = 0000h]

ADCRESULT6 is shown in [Figure 15-43](#) and described in [Table 15-23](#).

Return to the [Summary Table](#).

ADC Result 6 Register

**Figure 15-43. ADCRESULT6 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-23. ADCRESULT6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 6 16-bit ADC result. After the ADC completes a conversion of SOC6, the digital result is placed in this bit field. Reset type: SYSRSn



### 15.15.2.8 ADCRESULT7 Register (Offset = 7h) [Reset = 0000h]

ADCRESULT7 is shown in [Figure 15-44](#) and described in [Table 15-24](#).

Return to the [Summary Table](#).

ADC Result 7 Register

**Figure 15-44. ADCRESULT7 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-24. ADCRESULT7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 7 16-bit ADC result. After the ADC completes a conversion of SOC7, the digital result is placed in this bit field. Reset type: SYSRSn

### 15.15.2.9 ADCRESULT8 Register (Offset = 8h) [Reset = 0000h]

ADCRESULT8 is shown in [Figure 15-45](#) and described in [Table 15-25](#).

Return to the [Summary Table](#).

ADC Result 8 Register

**Figure 15-45. ADCRESULT8 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-25. ADCRESULT8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 8 16-bit ADC result. After the ADC completes a conversion of SOC8, the digital result is placed in this bit field. Reset type: SYSRSn

**15.15.2.10 ADCRESULT9 Register (Offset = 9h) [Reset = 0000h]**

ADCRESULT9 is shown in [Figure 15-46](#) and described in [Table 15-26](#).

Return to the [Summary Table](#).

ADC Result 9 Register

**Figure 15-46. ADCRESULT9 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-26. ADCRESULT9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 9 16-bit ADC result. After the ADC completes a conversion of SOC9, the digital result is placed in this bit field. Reset type: SYSRSn

### 15.15.2.11 ADCRESULT10 Register (Offset = Ah) [Reset = 0000h]

ADCRESULT10 is shown in [Figure 15-47](#) and described in [Table 15-27](#).

Return to the [Summary Table](#).

ADC Result 10 Register

**Figure 15-47. ADCRESULT10 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-27. ADCRESULT10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 10 16-bit ADC result. After the ADC completes a conversion of SOC10, the digital result is placed in this bit field. Reset type: SYSRSn

### 15.15.2.12 ADCRESULT11 Register (Offset = Bh) [Reset = 0000h]

ADCRESULT11 is shown in [Figure 15-48](#) and described in [Table 15-28](#).

Return to the [Summary Table](#).

ADC Result 11 Register

**Figure 15-48. ADCRESULT11 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-28. ADCRESULT11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 11 16-bit ADC result. After the ADC completes a conversion of SOC11, the digital result is placed in this bit field. Reset type: SYSRSn

### 15.15.2.13 ADCRESULT12 Register (Offset = Ch) [Reset = 0000h]

ADCRESULT12 is shown in [Figure 15-49](#) and described in [Table 15-29](#).

Return to the [Summary Table](#).

ADC Result 12 Register

**Figure 15-49. ADCRESULT12 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-29. ADCRESULT12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 12 16-bit ADC result. After the ADC completes a conversion of SOC12, the digital result is placed in this bit field. Reset type: SYSRSn

### 15.15.2.14 ADCRESULT13 Register (Offset = Dh) [Reset = 0000h]

ADCRESULT13 is shown in [Figure 15-50](#) and described in [Table 15-30](#).

Return to the [Summary Table](#).

ADC Result 13 Register

**Figure 15-50. ADCRESULT13 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-30. ADCRESULT13 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 13 16-bit ADC result. After the ADC completes a conversion of SOC13, the digital result is placed in this bit field. Reset type: SYSRSn

### 15.15.2.15 ADCRESULT14 Register (Offset = Eh) [Reset = 0000h]

ADCRESULT14 is shown in [Figure 15-51](#) and described in [Table 15-31](#).

Return to the [Summary Table](#).

ADC Result 14 Register

**Figure 15-51. ADCRESULT14 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-31. ADCRESULT14 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 14 16-bit ADC result. After the ADC completes a conversion of SOC14, the digital result is placed in this bit field. Reset type: SYSRSn



### 15.15.2.16 ADCRESULT15 Register (Offset = Fh) [Reset = 0000h]

ADCRESULT15 is shown in [Figure 15-52](#) and described in [Table 15-32](#).

Return to the [Summary Table](#).

ADC Result 15 Register

**Figure 15-52. ADCRESULT15 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 15-32. ADCRESULT15 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 15 16-bit ADC result. After the ADC completes a conversion of SOC15, the digital result is placed in this bit field. Reset type: SYSRSn

### 15.15.2.17 ADCPPB1RESULT Register (Offset = 20h) [Reset = 0000000h]

ADCPPB1RESULT is shown in [Figure 15-53](#) and described in [Table 15-33](#).

Return to the [Summary Table](#).

ADC Post Processing Block 1 Result Register

**Figure 15-53. ADCPPB1RESULT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PPBRESULT															
R-0h																R-0h															

**Table 15-33. ADCPPB1RESULT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12. Reset type: SYSRSn
15-0	PPBRESULT	R	0h	ADC Post Processing Block Result 1 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 1 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for more detailed timing information). If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add one or more NOP instructions to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0. Reset type: SYSRSn

### 15.15.2.18 ADCPPB2RESULT Register (Offset = 22h) [Reset = 0000000h]

ADCPPB2RESULT is shown in [Figure 15-54](#) and described in [Table 15-34](#).

Return to the [Summary Table](#).

ADC Post Processing Block 2 Result Register

**Figure 15-54. ADCPPB2RESULT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PPBRESULT															
R-0h																R-0h															

**Table 15-34. ADCPPB2RESULT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12. Reset type: SYSRSn
15-0	PPBRESULT	R	0h	ADC Post Processing Block Result 2 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 1 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for more detailed timing information). If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add one or more NOP instructions to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0. Reset type: SYSRSn

### 15.15.2.19 ADCPPB3RESULT Register (Offset = 24h) [Reset = 0000000h]

ADCPPB3RESULT is shown in [Figure 15-55](#) and described in [Table 15-35](#).

Return to the [Summary Table](#).

ADC Post Processing Block 3 Result Register

**Figure 15-55. ADCPPB3RESULT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PPBRESULT															
R-0h																R-0h															

**Table 15-35. ADCPPB3RESULT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12. Reset type: SYSRSn
15-0	PPBRESULT	R	0h	ADC Post Processing Block Result 3 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 1 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for more detailed timing information). If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add one or more NOP instructions to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0. Reset type: SYSRSn

### 15.15.2.20 ADCPPB4RESULT Register (Offset = 26h) [Reset = 0000000h]

ADCPPB4RESULT is shown in [Figure 15-56](#) and described in [Table 15-36](#).

Return to the [Summary Table](#).

ADC Post Processing Block 4 Result Register

**Figure 15-56. ADCPPB4RESULT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PPBRESULT															
R-0h																R-0h															

**Table 15-36. ADCPPB4RESULT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12. Reset type: SYSRSn
15-0	PPBRESULT	R	0h	ADC Post Processing Block Result 4 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 1 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for more detailed timing information). If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add one or more NOP instructions to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0. Reset type: SYSRSn

### 15.15.2.21 ADCPPB1SUM Register (Offset = 28h) [Reset = 0000000h]

ADCPPB1SUM is shown in [Figure 15-57](#) and described in [Table 15-37](#).

Return to the [Summary Table](#).

ADC PPB 1 Final Sum Result Register

**Figure 15-57. ADCPPB1SUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN								SUM																							
R-0h								R-0h																							

**Table 15-37. ADCPPB1SUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	SUM	R	0h	Post Processing Block 1 Oversampling Final Sum. When either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event, the value of PSUM is loaded into this register. In the case of a count-match event, the sum loaded into this register includes the value from the most recent conversion. The value from PSUM will be right shifted by the amount specified in the SHIFT register before being loaded into the final SUM result register. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 15.15.2.22 ADCPPB1COUNT Register (Offset = 2Ah) [Reset = 0000h]

ADCPPB1COUNT is shown in [Figure 15-58](#) and described in [Table 15-38](#).

Return to the [Summary Table](#).

ADC PPB1 Final Conversion Count Register

**Figure 15-58. ADCPPB1COUNT Register**

15	14	13	12	11	10	9	8
RESERVED						COUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 15-38. ADCPPB1COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	COUNT	R	0h	Post Processing Block 1 Oversampling Final Count. When either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event, the value of PCOUNT is loaded into this register. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 15.15.2.23 ADCPPB2SUM Register (Offset = 2Ch) [Reset = 0000000h]

ADCPPB2SUM is shown in [Figure 15-59](#) and described in [Table 15-39](#).

Return to the [Summary Table](#).

ADC PPB 2 Final Sum Result Register

**Figure 15-59. ADCPPB2SUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									SUM																						
R-0h									R-0h																						

**Table 15-39. ADCPPB2SUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	SUM	R	0h	Post Processing Block 2 Oversampling Final Sum. When either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event, the value of PSUM is loaded into this register. In the case of a count-match event, the sum loaded into this register includes the value from the most recent conversion. The value from PSUM will be right shifted by the amount specified in the SHIFT register before being loaded into the final SUM result register. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn



### 15.15.2.24 ADCPPB2COUNT Register (Offset = 2Eh) [Reset = 0000h]

ADCPPB2COUNT is shown in [Figure 15-60](#) and described in [Table 15-40](#).

Return to the [Summary Table](#).

ADC PPB2 Final Conversion Count Register

**Figure 15-60. ADCPPB2COUNT Register**

15	14	13	12	11	10	9	8
RESERVED						COUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 15-40. ADCPPB2COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	COUNT	R	0h	Post Processing Block 2 Oversampling Final Count. When either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event, the value of PCOUNT is loaded into this register. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 15.15.2.25 ADCPPB3SUM Register (Offset = 30h) [Reset = 0000000h]

ADCPPB3SUM is shown in [Figure 15-61](#) and described in [Table 15-41](#).

Return to the [Summary Table](#).

ADC PPB 3 Final Sum Result Register

**Figure 15-61. ADCPPB3SUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									SUM																						
R-0h									R-0h																						

**Table 15-41. ADCPPB3SUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	SUM	R	0h	Post Processing Block 3 Oversampling Final Sum. When either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event, the value of PSUM is loaded into this register. In the case of a count-match event, the sum loaded into this register includes the value from the most recent conversion. The value from PSUM will be right shifted by the amount specified in the SHIFT register before being loaded into the final SUM result register. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

### 15.15.2.26 ADCPPB3COUNT Register (Offset = 32h) [Reset = 0000h]

ADCPPB3COUNT is shown in [Figure 15-62](#) and described in [Table 15-42](#).

Return to the [Summary Table](#).

ADC PPB3 Final Conversion Count Register

**Figure 15-62. ADCPPB3COUNT Register**

15	14	13	12	11	10	9	8
RESERVED						COUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 15-42. ADCPPB3COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	COUNT	R	0h	Post Processing Block 3 Oversampling Final Count. When either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event, the value of PCOUNT is loaded into this register. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

### 15.15.2.27 ADCPPB4SUM Register (Offset = 34h) [Reset = 0000000h]

ADCPPB4SUM is shown in [Figure 15-63](#) and described in [Table 15-43](#).

Return to the [Summary Table](#).

ADC PPB 4 Final Sum Result Register

**Figure 15-63. ADCPPB4SUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									SUM																						
R-0h									R-0h																						

**Table 15-43. ADCPPB4SUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	SUM	R	0h	Post Processing Block 4 Oversampling Final Sum. When either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event, the value of PSUM is loaded into this register. In the case of a count-match event, the sum loaded into this register includes the value from the most recent conversion. The value from PSUM will be right shifted by the amount specified in the SHIFT register before being loaded into the final SUM result register. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

**15.15.2.28 ADCPPB4COUNT Register (Offset = 36h) [Reset = 0000h]**

 ADCPPB4COUNT is shown in [Figure 15-64](#) and described in [Table 15-44](#).

 Return to the [Summary Table](#).

ADC PPB4 Final Conversion Count Register

**Figure 15-64. ADCPPB4COUNT Register**

15	14	13	12	11	10	9	8
RESERVED						COUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 15-44. ADCPPB4COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	COUNT	R	0h	Post Processing Block 4 Oversampling Final Count. When either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event, the value of PCOUNT is loaded into this register. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

### 15.15.2.29 ADCPPB1MAX Register (Offset = 38h) [Reset = 0000000h]

ADCPPB1MAX is shown in [Figure 15-65](#) and described in [Table 15-45](#).

Return to the [Summary Table](#).

ADC PPB 1 Final Max Result Register

**Figure 15-65. ADCPPB1MAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MAX															
R-0h																R-0h															

**Table 15-45. ADCPPB1MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MAX	R	0h	Post Processing Block 1 Oversampling Final Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event, the value of PMAX is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available (only when a count-match event occurs). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 15.15.2.30 ADCPPB1MAXI Register (Offset = 3Ah) [Reset = 0000h]

ADCPPB1MAXI is shown in [Figure 15-66](#) and described in [Table 15-46](#).

Return to the [Summary Table](#).

ADC PPB 1 Final Max Index Result Register

**Figure 15-66. ADCPPB1MAXI Register**

15	14	13	12	11	10	9	8
RESERVED						MAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MAXI							
R-0h							

**Table 15-46. ADCPPB1MAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MAXI	R	0h	Post Processing Block 1 Oversampling Final Index of the Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event, the value of PMAXI is loaded into this register. In the case of a count-match event, the max index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 15.15.2.31 ADCPPB1MIN Register (Offset = 3Ch) [Reset = 0000000h]

ADCPPB1MIN is shown in [Figure 15-67](#) and described in [Table 15-47](#).

Return to the [Summary Table](#).

ADC PPB 1 Final Min Result Register

**Figure 15-67. ADCPPB1MIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MIN															
R-0h																R-0h															

**Table 15-47. ADCPPB1MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MIN	R	0h	Post Processing Block 1 Oversampling Final Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event, the value of PMIN is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn



### 15.15.2.32 ADCPPB1MINI Register (Offset = 3Eh) [Reset = 0000h]

ADCPPB1MINI is shown in [Figure 15-68](#) and described in [Table 15-48](#).

Return to the [Summary Table](#).

ADC PPB 1 Final Min Index Result Register

**Figure 15-68. ADCPPB1MINI Register**

15	14	13	12	11	10	9	8
RESERVED						MINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MINI							
R-0h							

**Table 15-48. ADCPPB1MINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MINI	R	0h	Post Processing Block 1 Oversampling Final Index of the Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event, the value of PMINI is loaded into this register. In the case of a count-match event, the min index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 15.15.2.33 ADCPPB2MAX Register (Offset = 40h) [Reset = 0000000h]

ADCPPB2MAX is shown in [Figure 15-69](#) and described in [Table 15-49](#).

Return to the [Summary Table](#).

ADC PPB 2 Final Max Result Register

**Figure 15-69. ADCPPB2MAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MAX															
R-0h																R-0h															

**Table 15-49. ADCPPB2MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MAX	R	0h	Post Processing Block 2 Oversampling Final Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event, the value of PMAX is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available (only when a count-match event occurs). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 15.15.2.34 ADCPPB2MAXI Register (Offset = 42h) [Reset = 0000h]

ADCPPB2MAXI is shown in [Figure 15-70](#) and described in [Table 15-50](#).

Return to the [Summary Table](#).

ADC PPB 2 Final Max Index Result Register

**Figure 15-70. ADCPPB2MAXI Register**

15	14	13	12	11	10	9	8
RESERVED						MAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MAXI							
R-0h							

**Table 15-50. ADCPPB2MAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MAXI	R	0h	Post Processing Block 2 Oversampling Final Index of the Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event, the value of PMAXI is loaded into this register. In the case of a count-match event, the max index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 15.15.2.35 ADCPPB2MIN Register (Offset = 44h) [Reset = 0000000h]

ADCPPB2MIN is shown in [Figure 15-71](#) and described in [Table 15-51](#).

Return to the [Summary Table](#).

ADC PPB 2 Final Min Result Register

**Figure 15-71. ADCPPB2MIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MIN															
R-0h																R-0h															

**Table 15-51. ADCPPB2MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MIN	R	0h	Post Processing Block 2 Oversampling Final Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event, the value of PMIN is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 15.15.2.36 ADCPPB2MINI Register (Offset = 46h) [Reset = 0000h]

ADCPPB2MINI is shown in [Figure 15-72](#) and described in [Table 15-52](#).

Return to the [Summary Table](#).

ADC PPB 2 Final Min Index Result Register

**Figure 15-72. ADCPPB2MINI Register**

15	14	13	12	11	10	9	8
RESERVED						MINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MINI							
R-0h							

**Table 15-52. ADCPPB2MINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MINI	R	0h	Post Processing Block 2 Oversampling Final Index of the Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event, the value of PMINI is loaded into this register. In the case of a count-match event, the min index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 15.15.2.37 ADCPPB3MAX Register (Offset = 48h) [Reset = 0000000h]

ADCPPB3MAX is shown in [Figure 15-73](#) and described in [Table 15-53](#).

Return to the [Summary Table](#).

ADC PPB 3 Final Max Result Register

**Figure 15-73. ADCPPB3MAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MAX															
R-0h																R-0h															

**Table 15-53. ADCPPB3MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MAX	R	0h	Post Processing Block 3 Oversampling Final Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event, the value of PMAX is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available (only when a count-match event occurs). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

### 15.15.2.38 ADCPPB3MAXI Register (Offset = 4Ah) [Reset = 0000h]

ADCPPB3MAXI is shown in [Figure 15-74](#) and described in [Table 15-54](#).

Return to the [Summary Table](#).

ADC PPB 3 Final Max Index Result Register

**Figure 15-74. ADCPPB3MAXI Register**

15	14	13	12	11	10	9	8
RESERVED						MAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MAXI							
R-0h							

**Table 15-54. ADCPPB3MAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MAXI	R	0h	Post Processing Block 3 Oversampling Final Index of the Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event, the value of PMAXI is loaded into this register. In the case of a count-match event, the max index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

### 15.15.2.39 ADCPPB3MIN Register (Offset = 4Ch) [Reset = 0000000h]

ADCPPB3MIN is shown in [Figure 15-75](#) and described in [Table 15-55](#).

Return to the [Summary Table](#).

ADC PPB 3 Final Min Result Register

**Figure 15-75. ADCPPB3MIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MIN															
R-0h																R-0h															

**Table 15-55. ADCPPB3MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MIN	R	0h	Post Processing Block 3 Oversampling Final Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event, the value of PMIN is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn



### 15.15.2.40 ADCPPB3MINI Register (Offset = 4Eh) [Reset = 0000h]

ADCPPB3MINI is shown in [Figure 15-76](#) and described in [Table 15-56](#).

Return to the [Summary Table](#).

ADC PPB 3 Final Min Index Result Register

**Figure 15-76. ADCPPB3MINI Register**

15	14	13	12	11	10	9	8
RESERVED						MINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MINI							
R-0h							

**Table 15-56. ADCPPB3MINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MINI	R	0h	Post Processing Block 3 Oversampling Final Index of the Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event, the value of PMINI is loaded into this register. In the case of a count-match event, the min index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

### 15.15.2.41 ADCPPB4MAX Register (Offset = 50h) [Reset = 0000000h]

ADCPPB4MAX is shown in [Figure 15-77](#) and described in [Table 15-57](#).

Return to the [Summary Table](#).

ADC PPB 4 Final Max Result Register

**Figure 15-77. ADCPPB4MAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MAX															
R-0h																R-0h															

**Table 15-57. ADCPPB4MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MAX	R	0h	Post Processing Block 4 Oversampling Final Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event, the value of PMAX is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available (only when a count-match event occurs). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

### 15.15.2.42 ADCPPB4MAXI Register (Offset = 52h) [Reset = 0000h]

ADCPPB4MAXI is shown in [Figure 15-78](#) and described in [Table 15-58](#).

Return to the [Summary Table](#).

ADC PPB 4 Final Max Index Result Register

**Figure 15-78. ADCPPB4MAXI Register**

15	14	13	12	11	10	9	8
RESERVED						MAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MAXI							
R-0h							

**Table 15-58. ADCPPB4MAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MAXI	R	0h	Post Processing Block 4 Oversampling Final Index of the Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event, the value of PMAXI is loaded into this register. In the case of a count-match event, the max index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

### 15.15.2.43 ADCPPB4MIN Register (Offset = 54h) [Reset = 0000000h]

ADCPPB4MIN is shown in [Figure 15-79](#) and described in [Table 15-59](#).

Return to the [Summary Table](#).

ADC PPB 4 Final Min Result Register

**Figure 15-79. ADCPPB4MIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MIN															
R-0h																R-0h															

**Table 15-59. ADCPPB4MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MIN	R	0h	Post Processing Block 4 Oversampling Final Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event, the value of PMIN is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

### 15.15.2.44 ADCPPB4MINI Register (Offset = 56h) [Reset = 0000h]

ADCPPB4MINI is shown in [Figure 15-80](#) and described in [Table 15-60](#).

Return to the [Summary Table](#).

ADC PPB 4 Final Min Index Result Register

**Figure 15-80. ADCPPB4MINI Register**

15	14	13	12	11	10	9	8
RESERVED						MINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MINI							
R-0h							

**Table 15-60. ADCPPB4MINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MINI	R	0h	Post Processing Block 4 Oversampling Final Index of the Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event, the value of PMINI is loaded into this register. In the case of a count-match event, the min index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

### 15.15.3 ADC\_REGS Registers

Table 15-61 lists the memory-mapped registers for the ADC\_REGS registers. All register offset addresses not listed in Table 15-61 should be considered as reserved locations and the register contents should not be modified.

**Table 15-61. ADC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	ADCCTL1	ADC Control 1 Register	EALLOW	<a href="#">Go</a>
1h	ADCCTL2	ADC Control 2 Register	EALLOW	<a href="#">Go</a>
6h	ADCBURSTCTL	ADC Burst Control Register	EALLOW	<a href="#">Go</a>
7h	ADCINTFLG	ADC Interrupt Flag Register		<a href="#">Go</a>
8h	ADCINTFLGCLR	ADC Interrupt Flag Clear Register		<a href="#">Go</a>
9h	ADCINTOVF	ADC Interrupt Overflow Register		<a href="#">Go</a>
Ah	ADCINTOVFCLR	ADC Interrupt Overflow Clear Register		<a href="#">Go</a>
Bh	ADCINTSEL1N2	ADC Interrupt 1 and 2 Selection Register	EALLOW	<a href="#">Go</a>
Ch	ADCINTSEL3N4	ADC Interrupt 3 and 4 Selection Register	EALLOW	<a href="#">Go</a>
Dh	ADCSOCPRICTL	ADC SOC Priority Control Register	EALLOW	<a href="#">Go</a>
Eh	ADCINTSOCSEL1	ADC Interrupt SOC Selection 1 Register	EALLOW	<a href="#">Go</a>
12h	ADCSOCFLG1	ADC SOC Flag 1 Register		<a href="#">Go</a>
14h	ADCSOCFRC1	ADC SOC Force 1 Register		<a href="#">Go</a>
16h	ADCSOCOVF1	ADC SOC Overflow 1 Register		<a href="#">Go</a>
18h	ADCSOCOVFCLR1	ADC SOC Overflow Clear 1 Register		<a href="#">Go</a>
1Ah	ADCSOC0CTL	ADC SOC0 Control Register	EALLOW	<a href="#">Go</a>
1Ch	ADCSOC1CTL	ADC SOC1 Control Register	EALLOW	<a href="#">Go</a>
1Eh	ADCSOC2CTL	ADC SOC2 Control Register	EALLOW	<a href="#">Go</a>
20h	ADCSOC3CTL	ADC SOC3 Control Register	EALLOW	<a href="#">Go</a>
22h	ADCSOC4CTL	ADC SOC4 Control Register	EALLOW	<a href="#">Go</a>
24h	ADCSOC5CTL	ADC SOC5 Control Register	EALLOW	<a href="#">Go</a>
26h	ADCSOC6CTL	ADC SOC6 Control Register	EALLOW	<a href="#">Go</a>
28h	ADCSOC7CTL	ADC SOC7 Control Register	EALLOW	<a href="#">Go</a>
2Ah	ADCSOC8CTL	ADC SOC8 Control Register	EALLOW	<a href="#">Go</a>
2Ch	ADCSOC9CTL	ADC SOC9 Control Register	EALLOW	<a href="#">Go</a>
2Eh	ADCSOC10CTL	ADC SOC10 Control Register	EALLOW	<a href="#">Go</a>
30h	ADCSOC11CTL	ADC SOC11 Control Register	EALLOW	<a href="#">Go</a>
32h	ADCSOC12CTL	ADC SOC12 Control Register	EALLOW	<a href="#">Go</a>
34h	ADCSOC13CTL	ADC SOC13 Control Register	EALLOW	<a href="#">Go</a>
36h	ADCSOC14CTL	ADC SOC14 Control Register	EALLOW	<a href="#">Go</a>
38h	ADCSOC15CTL	ADC SOC15 Control Register	EALLOW	<a href="#">Go</a>
5Ah	ADCEVTSTAT	ADC Event Status Register		<a href="#">Go</a>
5Ch	ADCEVTCLR	ADC Event Clear Register		<a href="#">Go</a>
5Eh	ADCEVTSEL	ADC Event Selection Register	EALLOW	<a href="#">Go</a>
60h	ADCEVTINTSEL	ADC Event Interrupt Selection Register	EALLOW	<a href="#">Go</a>
63h	ADCCOUNTER	ADC Counter Register		<a href="#">Go</a>
64h	ADCREV	ADC Revision Register		<a href="#">Go</a>
65h	ADCOFFTRIM	ADC Offset Trim Register	EALLOW	<a href="#">Go</a>
66h	ADCCONFIG2	ADC Config Register Upper 32 bits	EALLOW	<a href="#">Go</a>
6Ah	ADCPPB1CONFIG	ADC PPB{#} Config Register	EALLOW	<a href="#">Go</a>

**Table 15-61. ADC\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
6Bh	ADCPPB1STAMP	ADC PPB1 Sample Delay Time Stamp Register		<a href="#">Go</a>
6Ch	ADCPPB1OFFCAL	ADC PPB1 Offset Calibration Register	EALLOW	<a href="#">Go</a>
6Dh	ADCPPB1OFFREF	ADC PPB1 Offset Reference Register		<a href="#">Go</a>
6Eh	ADCPPB1TRIPHI	ADC PPB1 Trip High Register	EALLOW	<a href="#">Go</a>
70h	ADCPPB1TRIPLO	ADC PPB1 Trip Low/Trigger Time Stamp Register	EALLOW	<a href="#">Go</a>
72h	ADCPPBTRIP1FILCTL	ADCEVT1 Trip High Filter Control Register	EALLOW	<a href="#">Go</a>
74h	ADCPPBTRIP1FILCLKCTL	ADCEVT1 Trip High Filter Prescale Control Register	EALLOW	<a href="#">Go</a>
7Ah	ADCPPB2CONFIG	ADC PPB{#} Config Register	EALLOW	<a href="#">Go</a>
7Bh	ADCPPB2STAMP	ADC PPB2 Sample Delay Time Stamp Register		<a href="#">Go</a>
7Ch	ADCPPB2OFFCAL	ADC PPB2 Offset Calibration Register	EALLOW	<a href="#">Go</a>
7Dh	ADCPPB2OFFREF	ADC PPB2 Offset Reference Register		<a href="#">Go</a>
7Eh	ADCPPB2TRIPHI	ADC PPB2 Trip High Register	EALLOW	<a href="#">Go</a>
80h	ADCPPB2TRIPLO	ADC PPB2 Trip Low/Trigger Time Stamp Register	EALLOW	<a href="#">Go</a>
82h	ADCPPBTRIP2FILCTL	ADCEVT2 Trip High Filter Control Register	EALLOW	<a href="#">Go</a>
84h	ADCPPBTRIP2FILCLKCTL	ADCEVT2 Trip High Filter Prescale Control Register	EALLOW	<a href="#">Go</a>
8Ah	ADCPPB3CONFIG	ADC PPB{#} Config Register	EALLOW	<a href="#">Go</a>
8Bh	ADCPPB3STAMP	ADC PPB3 Sample Delay Time Stamp Register		<a href="#">Go</a>
8Ch	ADCPPB3OFFCAL	ADC PPB3 Offset Calibration Register	EALLOW	<a href="#">Go</a>
8Dh	ADCPPB3OFFREF	ADC PPB3 Offset Reference Register		<a href="#">Go</a>
8Eh	ADCPPB3TRIPHI	ADC PPB3 Trip High Register	EALLOW	<a href="#">Go</a>
90h	ADCPPB3TRIPLO	ADC PPB3 Trip Low/Trigger Time Stamp Register	EALLOW	<a href="#">Go</a>
92h	ADCPPBTRIP3FILCTL	ADCEVT3 Trip High Filter Control Register	EALLOW	<a href="#">Go</a>
94h	ADCPPBTRIP3FILCLKCTL	ADCEVT3 Trip High Filter Prescale Control Register	EALLOW	<a href="#">Go</a>
9Ah	ADCPPB4CONFIG	ADC PPB{#} Config Register	EALLOW	<a href="#">Go</a>
9Bh	ADCPPB4STAMP	ADC PPB4 Sample Delay Time Stamp Register		<a href="#">Go</a>
9Ch	ADCPPB4OFFCAL	ADC PPB4 Offset Calibration Register	EALLOW	<a href="#">Go</a>
9Dh	ADCPPB4OFFREF	ADC PPB4 Offset Reference Register		<a href="#">Go</a>
9Eh	ADCPPB4TRIPHI	ADC PPB4 Trip High Register	EALLOW	<a href="#">Go</a>
A0h	ADCPPB4TRIPLO	ADC PPB4 Trip Low/Trigger Time Stamp Register	EALLOW	<a href="#">Go</a>
A2h	ADCPPBTRIP4FILCTL	ADCEVT4 Trip High Filter Control Register	EALLOW	<a href="#">Go</a>
A4h	ADCPPBTRIP4FILCLKCTL	ADCEVT4 Trip High Filter Prescale Control Register	EALLOW	<a href="#">Go</a>
B9h	ADCINTCYCLE	ADC Early Interrupt Generation Cycle	EALLOW	<a href="#">Go</a>
BAh	ADCINLTRIM1	ADC Linearity Trim 1 Register	EALLOW	<a href="#">Go</a>
BCh	ADCINLTRIM2	ADC Linearity Trim 2 Register	EALLOW	<a href="#">Go</a>
BEh	ADCINLTRIM3	ADC Linearity Trim 3 Register	EALLOW	<a href="#">Go</a>
C0h	ADCINLTRIM4	ADC Linearity Trim 4 Register	EALLOW	<a href="#">Go</a>
C2h	ADCINLTRIM5	ADC Linearity Trim 5 Register	EALLOW	<a href="#">Go</a>
C4h	ADCINLTRIM6	ADC Linearity Trim 6 Register	EALLOW	<a href="#">Go</a>
C7h	ADCREV2	ADC Wrapper Revision Register		<a href="#">Go</a>
CAh	REP1CTL	ADC Trigger Repeater 1 Control Register	EALLOW	<a href="#">Go</a>
CCh	REP1N	ADC Trigger Repeater 1 N Select Register	EALLOW	<a href="#">Go</a>
CEh	REP1PHASE	ADC Trigger Repeater 1 Phase Select Register	EALLOW	<a href="#">Go</a>

**Table 15-61. ADC\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
D0h	REP1SPREAD	ADC Trigger Repeater 1 Spread Select Register	EALLOW	<a href="#">Go</a>
D2h	REP1FRC	ADC Trigger Repeater 1 Software Force Register	EALLOW	<a href="#">Go</a>
DAh	REP2CTL	ADC Trigger Repeater 2 Control Register	EALLOW	<a href="#">Go</a>
DCh	REP2N	ADC Trigger Repeater 2 N Select Register	EALLOW	<a href="#">Go</a>
DEh	REP2PHASE	ADC Trigger Repeater 2 Phase Select Register	EALLOW	<a href="#">Go</a>
E0h	REP2SPREAD	ADC Trigger Repeater 2 Spread Select Register	EALLOW	<a href="#">Go</a>
E2h	REP2FRC	ADC Trigger Repeater 2 Software Force Register	EALLOW	<a href="#">Go</a>
EAh	ADCPPB1LIMIT	ADC PPB1 Conversion Count Limit Register	EALLOW	<a href="#">Go</a>
ECh	ADCPPBP1PCOUNT	ADC PPB1 Partial Conversion Count Register		<a href="#">Go</a>
EEh	ADCPPB1CONFIG2	ADC PPB1 Sum Shift Register		<a href="#">Go</a>
F0h	ADCPPB1PSUM	ADC PPB1 Partial Sum Register		<a href="#">Go</a>
F2h	ADCPPB1PMAX	ADC PPB1 Partial Max Register		<a href="#">Go</a>
F4h	ADCPPB1PMAXI	ADC PPB1 Partial Max Index Register		<a href="#">Go</a>
F6h	ADCPPB1PMIN	ADC PPB1 Partial MIN Register		<a href="#">Go</a>
F8h	ADCPPB1PMINI	ADC PPB1 Partial Min Index Register		<a href="#">Go</a>
FAh	ADCPPB1TRIPLO2	ADC PPB1 Extended Trip Low Register		<a href="#">Go</a>
104h	ADCPPB2LIMIT	ADC PPB2 Conversion Count Limit Register	EALLOW	<a href="#">Go</a>
106h	ADCPPBP2PCOUNT	ADC PPB2 Partial Conversion Count Register		<a href="#">Go</a>
108h	ADCPPB2CONFIG2	ADC PPB2 Sum Shift Register		<a href="#">Go</a>
10Ah	ADCPPB2PSUM	ADC PPB2 Partial Sum Register		<a href="#">Go</a>
10Ch	ADCPPB2PMAX	ADC PPB2 Partial Max Register		<a href="#">Go</a>
10Eh	ADCPPB2PMAXI	ADC PPB2 Partial Max Index Register		<a href="#">Go</a>
110h	ADCPPB2PMIN	ADC PPB2 Partial MIN Register		<a href="#">Go</a>
112h	ADCPPB2PMINI	ADC PPB2 Partial Min Index Register		<a href="#">Go</a>
114h	ADCPPB2TRIPLO2	ADC PPB2 Extended Trip Low Register		<a href="#">Go</a>
11Eh	ADCPPB3LIMIT	ADC PPB3 Conversion Count Limit Register	EALLOW	<a href="#">Go</a>
120h	ADCPPBP3PCOUNT	ADC PPB3 Partial Conversion Count Register		<a href="#">Go</a>
122h	ADCPPB3CONFIG2	ADC PPB3 Sum Shift Register		<a href="#">Go</a>
124h	ADCPPB3PSUM	ADC PPB3 Partial Sum Register		<a href="#">Go</a>
126h	ADCPPB3PMAX	ADC PPB3 Partial Max Register		<a href="#">Go</a>
128h	ADCPPB3PMAXI	ADC PPB3 Partial Max Index Register		<a href="#">Go</a>
12Ah	ADCPPB3PMIN	ADC PPB3 Partial MIN Register		<a href="#">Go</a>
12Ch	ADCPPB3PMINI	ADC PPB3 Partial Min Index Register		<a href="#">Go</a>
12Eh	ADCPPB3TRIPLO2	ADC PPB3 Extended Trip Low Register		<a href="#">Go</a>
138h	ADCPPB4LIMIT	ADC PPB4 Conversion Count Limit Register	EALLOW	<a href="#">Go</a>
13Ah	ADCPPBP4PCOUNT	ADC PPB4 Partial Conversion Count Register		<a href="#">Go</a>
13Ch	ADCPPB4CONFIG2	ADC PPB4 Sum Shift Register		<a href="#">Go</a>
13Eh	ADCPPB4PSUM	ADC PPB4 Partial Sum Register		<a href="#">Go</a>
140h	ADCPPB4PMAX	ADC PPB4 Partial Max Register		<a href="#">Go</a>
142h	ADCPPB4PMAXI	ADC PPB4 Partial Max Index Register		<a href="#">Go</a>
144h	ADCPPB4PMIN	ADC PPB4 Partial MIN Register		<a href="#">Go</a>
146h	ADCPPB4PMINI	ADC PPB4 Partial Min Index Register		<a href="#">Go</a>
148h	ADCPPB4TRIPLO2	ADC PPB4 Extended Trip Low Register		<a href="#">Go</a>



Complex bit access types are encoded to fit into small table cells. [Table 15-62](#) shows the codes that are used for access types in this section.

**Table 15-62. ADC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 15.15.3.1 ADCCTL1 Register (Offset = 0h) [Reset = 0000h]

ADCCTL1 is shown in [Figure 15-81](#) and described in [Table 15-63](#).

Return to the [Summary Table](#).

ADC Control 1 Register

**Figure 15-81. ADCCTL1 Register**

15		14		13		12		11		10		9		8	
TDMAEN		EXTMUXPRES ELECTEN		ADCBSY		RESERVED		ADCBSYCHN							
R/W-0h		R/W-0h		R-0h		R-0h		R-0h							
7		6		5		4		3		2		1		0	
ADCPWDNZ		RESERVED								INTPULSEPOS		RESERVED			
R/W-0h		R-0h								R/W-0h		R-0h			

**Table 15-63. ADCCTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	TDMAEN	R/W	0h	Enable Alternate DMA Timings. This bit controls when the DMA is triggered. 0 DMA is triggered at the same time as the CPU interrupt 1 DMA is always triggered at tDMA regardless of whether the ADC is in early interrupt mode or late interrupt mode Reset type: SYSRSn
14	EXTMUXPRESELECTEN	R/W	0h	If th the ADC SOC sequence is deterministic, the ADCEXTMUX pins can be set earlier: at the end of the S+H window of the previous conversion instead of the beginning of the S+H window of the current conversion. This allows some of the external mux settling time to be pipelined with the previous conversion's conversion time. However, this will not work in the case where high-priority SOCs can arrive asynchronously. 0 ADCEXTMUX pins only change at beginning of S+H window 1 ADCEXTMUX pins are set after the end of S+H window based on pending SOCs Reset type: SYSRSn
13	ADCBSY	R	0h	ADC Busy. Set when ADC SOC is generated, cleared by hardware four ADC clocks after negative edge of S/H pulse. Used by the ADC state machine to determine if ADC is available to sample. 0 ADC is available to sample next channel 1 ADC is busy and cannot sample another channel Reset type: SYSRSn
12	RESERVED	R	0h	Reserved

**Table 15-63. ADCCTL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11-8	ADCBSYCHN	R	0h	<p>ADC Busy Channel. Set when an ADC Start of Conversion (SOC) is generated.</p> <p>When ADCBSY=0: holds the value of the last converted SOC            When ADCBSY=1: reflects the SOC currently being processed</p> <p>0h SOC0 is currently processing or was last SOC converted            1h SOC1 is currently processing or was last SOC converted            2h SOC2 is currently processing or was last SOC converted            3h SOC3 is currently processing or was last SOC converted            4h SOC4 is currently processing or was last SOC converted            5h SOC5 is currently processing or was last SOC converted            6h SOC6 is currently processing or was last SOC converted            7h SOC7 is currently processing or was last SOC converted            8h SOC8 is currently processing or was last SOC converted            9h SOC9 is currently processing or was last SOC converted            Ah SOC10 is currently processing or was last SOC converted            Bh SOC11 is currently processing or was last SOC converted            Ch SOC12 is currently processing or was last SOC converted            Dh SOC13 is currently processing or was last SOC converted            Eh SOC14 is currently processing or was last SOC converted            Fh SOC15 is currently processing or was last SOC converted</p> <p>Reset type: SYSRSn</p>
7	ADCPWDNZ	R/W	0h	<p>ADC Power Down (active low). This bit controls the power up and power down of all the analog circuitry inside the analog core.</p> <p>0 All analog circuitry inside the core is powered down            1 All analog circuitry inside the core is powered up</p> <p>Reset type: SYSRSn</p>
6-3	RESERVED	R	0h	Reserved
2	INTPULSEPOS	R/W	0h	<p>ADC Interrupt Pulse Position.</p> <p>0 Interrupt pulse generation occurs when ADC begins conversion (at the end of the acquisition window) plus a number of SYSCLK cycles as specified in the ADCINTCYCLE.OFFSET register.            1 Interrupt pulse generation occurs at the end of the conversion, 1 cycle prior to the ADC result latching into its result register</p> <p>Reset type: SYSRSn</p>
1-0	RESERVED	R	0h	Reserved

### 15.15.3.2 ADCCTL2 Register (Offset = 1h) [Reset = 0000h]

ADCCTL2 is shown in [Figure 15-82](#) and described in [Table 15-64](#).

Return to the [Summary Table](#).

ADC Control 2 Register

**Figure 15-82. ADCCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED			RESERVED			RESERVED	
R-0h			R/W-0h			R-0h	
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED		PRESCALE			
R/W-0h	R/W-0h	R-0h		R/W-0h			

**Table 15-64. ADCCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-9	RESERVED	R/W	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5-4	RESERVED	R	0h	Reserved
3-0	PRESCALE	R/W	0h	ADC Clock Prescaler. 0000 ADCCLK = Input Clock / 1.0 0001 ADCCLK = Input Clock / 1.5 0010 ADCCLK = Input Clock / 2.0 0011 ADCCLK = Input Clock / 2.5 0100 ADCCLK = Input Clock / 3.0 0101 ADCCLK = Input Clock / 3.5 0110 ADCCLK = Input Clock / 4.0 0111 ADCCLK = Input Clock / 4.5 1000 ADCCLK = Input Clock / 5.0 1001 ADCCLK = Input Clock / 5.5 1010 ADCCLK = Input Clock / 6.0 1011 ADCCLK = Input Clock / 6.5 1100 ADCCLK = Input Clock / 7.0 1101 ADCCLK = Input Clock / 7.5 1110 ADCCLK = Input Clock / 8.0 1111 ADCCLK = Input Clock / 8.5 Reset type: SYSRStn

### 15.15.3.3 ADCBURSTCTL Register (Offset = 6h) [Reset = 0000h]

ADCBURSTCTL is shown in [Figure 15-83](#) and described in [Table 15-65](#).

Return to the [Summary Table](#).

ADC Burst Control Register

**Figure 15-83. ADCBURSTCTL Register**

15	14	13	12	11	10	9	8
BURSTEN	RESERVED			BURSTSIZE			
R/W-0h	R-0h			R/W-0h			
7	6	5	4	3	2	1	0
RESERVED	BURSTTRIGSEL						
R-0h	R/W-0h						

**Table 15-65. ADCBURSTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	BURSTEN	R/W	0h	SOC Burst Mode Enable. This bit enables the SOC Burst Mode of operation. 0 Burst mode is disabled. 1 Burst mode is enabled. Reset type: SYSRSn
14-12	RESERVED	R	0h	Reserved
11-8	BURSTSIZE	R/W	0h	SOC Burst Size Select. This bit field determines how many SOCs are converted when a burst conversion sequence is started. The first SOC converted is defined by the round robin pointer, which is advanced as each SOC is converted. 0h 1 SOC converted 1h 2 SOCs converted 2h 3 SOCs converted 3h 4 SOCs converted 4h 5 SOCs converted 5h 6 SOCs converted 6h 7 SOCs converted 7h 8 SOCs converted 8h 9 SOCs converted 9h 10 SOCs converted Ah 11 SOCs converted Bh 12 SOCs converted Ch 13 SOCs converted Dh 14 SOCs converted Eh 15 SOCs converted Fh 16 SOCs converted Note: If the burst causes SOCs to be set for conversion that were already pending, the corresponding bits in the ADCSOCOVF register will be set. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved

**Table 15-65. ADCBURSTCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6-0	BURSTTRIGSEL	R/W	0h	SOC Burst Trigger Source Select. Configures which trigger will start a burst conversion sequence. Note: SOCFRC1 register can always be used to software trigger SOC's in addition to any hardware trigger configuration. 00h BURSTTRIG0 - Software only 01h BURSTTRIG1 - CPU1 Timer 0, TINT0n 02h BURSTTRIG2 - CPU1 Timer 1, TINT1n 03h BURSTTRIG3 - CPU1 Timer 2, TINT2n 04h BURSTTRIG4 - GPIO, Input X-Bar INPUT5 05h BURSTTRIG5 - ePWM1, ADCSOCA 06h BURSTTRIG6 - ePWM1, ADCSOCA 07h BURSTTRIG7 - ePWM2, ADCSOCA 08h BURSTTRIG8 - ePWM2, ADCSOCA 09h BURSTTRIG9 - ePWM3, ADCSOCA 0Ah BURSTTRIG10 - ePWM3, ADCSOCA 0Bh BURSTTRIG11 - ePWM4, ADCSOCA 0Ch BURSTTRIG12 - ePWM4, ADCSOCA 0Dh BURSTTRIG13 - ePWM5, ADCSOCA 0Eh BURSTTRIG14 - ePWM5, ADCSOCA 0Fh BURSTTRIG15 - ePWM6, ADCSOCA 10h BURSTTRIG16 - ePWM6, ADCSOCA 11h BURSTTRIG17 - ePWM7, ADCSOCA 12h BURSTTRIG18 - ePWM7, ADCSOCA 13h BURSTTRIG19 - ePWM8, ADCSOCA 14h BURSTTRIG20 - ePWM8, ADCSOCA 15h BURSTTRIG21 - ePWM9, ADCSOCA 16h BURSTTRIG22 - ePWM9, ADCSOCA 17h BURSTTRIG23 - ePWM10, ADCSOCA 18h BURSTTRIG24 - ePWM10, ADCSOCA 19h BURSTTRIG25 - ePWM11, ADCSOCA 1Ah BURSTTRIG26 - ePWM11, ADCSOCA 1Bh BURSTTRIG27 - ADC_REP1TRIG 1Ch BURSTTRIG28 - ADC_REP2TRIG 1Dh - 1Eh -- Reserved 1Fh BURSTTRIG30 - ePWM12, ADCSOCA 20h BURSTTRIG31 - ePWM12, ADCSOCA 21h - 3Fh - Reserved Reset type: SYSRSn

### 15.15.3.4 ADCINTFLG Register (Offset = 7h) [Reset = 0000h]

ADCINTFLG is shown in [Figure 15-84](#) and described in [Table 15-66](#).

Return to the [Summary Table](#).

ADC Interrupt Flag Register

**Figure 15-84. ADCINTFLG Register**

15		14		13		12		11		10		9		8	
RESERVED															
R-0h															
7		6		5		4		3		2		1		0	
ADCINT4RESU LT	ADCINT3RESU LT	ADCINT2RESU LT	ADCINT1RESU LT	ADCINT4	ADCINT3	ADCINT2	ADCINT1								
R-0h		R-0h		R-0h		R-0h		R-0h		R-0h		R-0h		R-0h	

**Table 15-66. ADCINTFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	ADCINT4RESULT	R	0h	<p>ADC Interrupt 4 Results Ready Flag. This flag is set when the conversions results associated with ADCINT4 latch into the corresponding results register.</p> <p>0 Conversion results have not latched 1 Conversion results have latched</p> <p>This flag can be used in an ISR that is entered in early interrupt mode to ensure that the corresponding results are ready before proceeding to read the result register.</p> <p>This flag can be cleared via the ACK bit in the ADCINTFLGCLR that also clears the ADCINT4 flag.</p> <p>In case results latch and this flag is already set, the corresponding flag in ADCINTOVF is NOT set. This flag does NOT have to be cleared in order for ADCINT ISRs to propagate to the PIE.</p> <p>In case the associated SOC is associated with a PPB or PPBs, the flag will not be set until all associated PPB results latch.</p> <p>Reset type: SYSRSn</p>
6	ADCINT3RESULT	R	0h	<p>ADC Interrupt 3 Results Ready Flag. This flag is set when the conversions results associated with ADCINT3 latch into the corresponding results register.</p> <p>0 Conversion results have not latched 1 Conversion results have latched</p> <p>This flag can be used in an ISR that is entered in early interrupt mode to ensure that the corresponding results are ready before proceeding to read the result register.</p> <p>This flag can be cleared via the ACK bit in the ADCINTFLGCLR that also clears the ADCINT3 flag.</p> <p>In case results latch and this flag is already set, the corresponding flag in ADCINTOVF is NOT set. This flag does NOT have to be cleared in order for ADCINT ISRs to propagate to the PIE.</p> <p>In case the associated SOC is associated with a PPB or PPBs, the flag will not be set until all associated PPB results latch.</p> <p>Reset type: SYSRSn</p>

**Table 15-66. ADCINTFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	ADCINT2RESULT	R	0h	<p>ADC Interrupt 2 Results Ready Flag. This flag is set when the conversions results associated with ADCINT2 latch into the corresponding results register.</p> <p>0 Conversion results have not latched 1 Conversion results have latched</p> <p>This flag can be used in an ISR that is entered in early interrupt mode to ensure that the corresponding results are ready before proceeding to read the result register.</p> <p>This flag can be cleared via the ACK bit in the ADCINTFLGCLR that also clears the ADCINT2 flag.</p> <p>In case results latch and this flag is already set, the corresponding flag in ADCINTOVF is NOT set. This flag does NOT have to be cleared in order for ADCINT ISRs to propagate to the PIE.</p> <p>In case the associated SOC is associated with a PPB or PPBs, the flag will not be set until all associated PPB results latch.</p> <p>Reset type: SYSRSn</p>
4	ADCINT1RESULT	R	0h	<p>ADC Interrupt 1 Results Ready Flag. This flag is set when the conversions results associated with ADCINT1 latch into the corresponding results register.</p> <p>0 Conversion results have not latched 1 Conversion results have latched</p> <p>This flag can be used in an ISR that is entered in early interrupt mode to ensure that the corresponding results are ready before proceeding to read the result register.</p> <p>This flag can be cleared via the ACK bit in the ADCINTFLGCLR that also clears the ADCINT1 flag.</p> <p>In case results latch and this flag is already set, the corresponding flag in ADCINTOVF is NOT set. This flag does NOT have to be cleared in order for ADCINT ISRs to propagate to the PIE.</p> <p>In case the associated SOC is associated with a PPB or PPBs, the flag will not be set until all associated PPB results latch.</p> <p>Reset type: SYSRSn</p>
3	ADCINT4	R	0h	<p>ADC Interrupt 4 Flag. Reading these flags indicates if the associated ADCINT pulse was generated since the last clear.</p> <p>0 No ADC interrupt pulse generated 1 ADC interrupt pulse generated</p> <p>If the ADC interrupt is placed in continue to interrupt mode (INTSELxNy register) then further interrupt pulses are generated whenever a selected EOC event occurs even if the flag bit is set.</p> <p>If the continuous mode is not enabled, then no further interrupt pulses are generated until the user clears this flag bit using the ADCINFLGCLR register. Rather, an ADC interrupt overflow event occurs in the ADCINTOVF register.</p> <p>Reset type: SYSRSn</p>
2	ADCINT3	R	0h	<p>ADC Interrupt 3 Flag. Reading these flags indicates if the associated ADCINT pulse was generated since the last clear.</p> <p>0 No ADC interrupt pulse generated 1 ADC interrupt pulse generated</p> <p>If the ADC interrupt is placed in continue to interrupt mode (INTSELxNy register) then further interrupt pulses are generated whenever a selected EOC event occurs even if the flag bit is set.</p> <p>If the continuous mode is not enabled, then no further interrupt pulses are generated until the user clears this flag bit using the ADCINTFLGCLR register. Rather, an ADC interrupt overflow event occurs in the ADCINTOVF register.</p> <p>Reset type: SYSRSn</p>



**Table 15-66. ADCINTFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	ADCINT2	R	0h	<p>ADC Interrupt 2 Flag. Reading these flags indicates if the associated ADCINT pulse was generated since the last clear.</p> <p>0 No ADC interrupt pulse generated 1 ADC interrupt pulse generated</p> <p>If the ADC interrupt is placed in continue to interrupt mode (INTSELxNy register) then further interrupt pulses are generated whenever a selected EOC event occurs even if the flag bit is set. If the continuous mode is not enabled, then no further interrupt pulses are generated until the user clears this flag bit using the ADCINTFLGCLR register. Rather, an ADC interrupt overflow event occurs in the ADCINTOVF register.</p> <p>Reset type: SYSRSn</p>
0	ADCINT1	R	0h	<p>ADC Interrupt 1 Flag. Reading these flags indicates if the associated ADCINT pulse was generated since the last clear.</p> <p>0 No ADC interrupt pulse generated 1 ADC interrupt pulse generated</p> <p>If the ADC interrupt is placed in continue to interrupt mode (INTSELxNy register) then further interrupt pulses are generated whenever a selected EOC event occurs even if the flag bit is set. If the continuous mode is not enabled, then no further interrupt pulses are generated until the user clears this flag bit using the ADCINTFLGCLR register. Rather, an ADC interrupt overflow event occurs in the ADCINTOVF register.</p> <p>Reset type: SYSRSn</p>

### 15.15.3.5 ADCINTFLGCLR Register (Offset = 8h) [Reset = 0000h]

ADCINTFLGCLR is shown in [Figure 15-85](#) and described in [Table 15-67](#).

Return to the [Summary Table](#).

ADC Interrupt Flag Clear Register

**Figure 15-85. ADCINTFLGCLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				ADCINT4	ADCINT3	ADCINT2	ADCINT1
R-0h				R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h

**Table 15-67. ADCINTFLGCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	ADCINT4	R-0/W1C	0h	ADC Interrupt 4 Flag Clear. Reads return 0. 0 No action 1 Clears ADCINT4 and ADCINT4RESULT flags in the ADCINTFLG register. If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn
2	ADCINT3	R-0/W1C	0h	ADC Interrupt 3 Flag Clear. Reads return 0. 0 No action 1 Clears ADCINT3 and ADCINT3RESULT flags in the ADCINTFLG register. If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn
1	ADCINT2	R-0/W1C	0h	ADC Interrupt 2 Flag Clear. Reads return 0. 0 No action 1 Clears ADCINT2 and ADCINT2RESULT flags in the ADCINTFLG register. . If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn
0	ADCINT1	R-0/W1C	0h	ADC Interrupt 1 Flag Clear. Reads return 0. 0 No action 1 Clears ADCINT1 and ADCINT1RESULT flags in the ADCINTFLG register. If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn

### 15.15.3.6 ADCINTOVF Register (Offset = 9h) [Reset = 0000h]

ADCINTOVF is shown in [Figure 15-86](#) and described in [Table 15-68](#).

Return to the [Summary Table](#).

ADC Interrupt Overflow Register

**Figure 15-86. ADCINTOVF Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				ADCINT4	ADCINT3	ADCINT2	ADCINT1
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 15-68. ADCINTOVF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	ADCINT4	R	0h	<p>ADC Interrupt 4 Overflow Flags</p> <p>Indicates if an overflow occurred when generating ADCINT pulses. If the respective ADCINTFLG bit is set and a selected additional EOC trigger is generated, then an overflow condition occurs.</p> <p>0 No ADC interrupt overflow event detected.</p> <p>1 ADC Interrupt overflow event detected.</p> <p>The overflow bit does not care about the continuous mode bit state. An overflow condition is generated irrespective of this mode selection.</p> <p>Reset type: SYSRSn</p>
2	ADCINT3	R	0h	<p>ADC Interrupt 3 Overflow Flags</p> <p>Indicates if an overflow occurred when generating ADCINT pulses. If the respective ADCINTFLG bit is set and a selected additional EOC trigger is generated, then an overflow condition occurs.</p> <p>0 No ADC interrupt overflow event detected.</p> <p>1 ADC Interrupt overflow event detected.</p> <p>The overflow bit does not care about the continuous mode bit state. An overflow condition is generated irrespective of this mode selection.</p> <p>Reset type: SYSRSn</p>
1	ADCINT2	R	0h	<p>ADC Interrupt 2 Overflow Flags</p> <p>Indicates if an overflow occurred when generating ADCINT pulses. If the respective ADCINTFLG bit is set and a selected additional EOC trigger is generated, then an overflow condition occurs.</p> <p>0 No ADC interrupt overflow event detected.</p> <p>1 ADC Interrupt overflow event detected.</p> <p>The overflow bit does not care about the continuous mode bit state. An overflow condition is generated irrespective of this mode selection.</p> <p>Reset type: SYSRSn</p>
0	ADCINT1	R	0h	<p>ADC Interrupt 1 Overflow Flags</p> <p>Indicates if an overflow occurred when generating ADCINT pulses. If the respective ADCINTFLG bit is set and a selected additional EOC trigger is generated, then an overflow condition occurs.</p> <p>0 No ADC interrupt overflow event detected.</p> <p>1 ADC Interrupt overflow event detected.</p> <p>The overflow bit does not care about the continuous mode bit state. An overflow condition is generated irrespective of this mode selection.</p> <p>Reset type: SYSRSn</p>

### 15.15.3.7 ADCINTOVFCLR Register (Offset = Ah) [Reset = 0000h]

ADCINTOVFCLR is shown in [Figure 15-87](#) and described in [Table 15-69](#).

Return to the [Summary Table](#).

ADC Interrupt Overflow Clear Register

**Figure 15-87. ADCINTOVFCLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				ADCINT4	ADCINT3	ADCINT2	ADCINT1
R-0h				R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h

**Table 15-69. ADCINTOVFCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	ADCINT4	R-0/W1C	0h	ADC Interrupt 4 Overflow Clear Bits 0 No action. 1 Clears the respective overflow bit in the ADCINTOVF register. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCINTOVF register, then hardware has priority and the ADCINTOVF bit will be set. Reset type: SYSRSn
2	ADCINT3	R-0/W1C	0h	ADC Interrupt 3 Overflow Clear Bits 0 No action. 1 Clears the respective overflow bit in the ADCINTOVF register. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCINTOVF register, then hardware has priority and the ADCINTOVF bit will be set. Reset type: SYSRSn
1	ADCINT2	R-0/W1C	0h	ADC Interrupt 2 Overflow Clear Bits 0 No action. 1 Clears the respective overflow bit in the ADCINTOVF register. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCINTOVF register, then hardware has priority and the ADCINTOVF bit will be set. Reset type: SYSRSn
0	ADCINT1	R-0/W1C	0h	ADC Interrupt 1 Overflow Clear Bits 0 No action. 1 Clears the respective overflow bit in the ADCINTOVF register. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCINTOVF register, then hardware has priority and the ADCINTOVF bit will be set. Reset type: SYSRSn

### 15.15.3.8 ADCINTSEL1N2 Register (Offset = Bh) [Reset = 0000h]

ADCINTSEL1N2 is shown in [Figure 15-88](#) and described in [Table 15-70](#).

Return to the [Summary Table](#).

ADC Interrupt 1 and 2 Selection Register

**Figure 15-88. ADCINTSEL1N2 Register**

15	14	13	12	11	10	9	8	
INT2E	INT2CONT							INT2SEL
R/W-0h	R/W-0h							R/W-0h
7	6	5	4	3	2	1	0	
INT1E	INT1CONT							INT1SEL
R/W-0h	R/W-0h							R/W-0h

**Table 15-70. ADCINTSEL1N2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INT2E	R/W	0h	ADCINT2 Interrupt Enable 0 ADCINT2 is disabled 1 ADCINT2 is enabled Reset type: SYSRSn
14	INT2CONT	R/W	0h	ADCINT2 Continue to Interrupt Mode 0 No further ADCINT2 pulses are generated until ADCINT2 flag (in ADCINTFLG register) is cleared by user. 1 ADCINT2 pulses are generated whenever an EOC pulse is generated irrespective of whether the flag bit is cleared or not. Reset type: SYSRSn
13-8	INT2SEL	R/W	0h	ADCINT2 EOC Source Select 00h EOC0 is trigger for ADCINT2 01h EOC1 is trigger for ADCINT2 02h EOC2 is trigger for ADCINT2 03h EOC3 is trigger for ADCINT2 04h EOC4 is trigger for ADCINT2 05h EOC5 is trigger for ADCINT2 06h EOC6 is trigger for ADCINT2 07h EOC7 is trigger for ADCINT2 08h EOC8 is trigger for ADCINT2 09h EOC9 is trigger for ADCINT2 0Ah EOC10 is trigger for ADCINT2 0Bh EOC11 is trigger for ADCINT2 0Ch EOC12 is trigger for ADCINT2 0Dh EOC13 is trigger for ADCINT2 0Eh EOC14 is trigger for ADCINT2 0Fh EOC15 is trigger for ADCINT2 10h - 1Fh Reserved 20h OSINT1 is trigger for ADCINT2 21h OSINT2 is trigger for ADCINT2 22h OSINT3 is trigger for ADCINT2 23h OSINT4 is trigger for ADCINT2 Reset type: SYSRSn
7	INT1E	R/W	0h	ADCINT1 Interrupt Enable 0 ADCINT1 is disabled 1 ADCINT1 is enabled Reset type: SYSRSn
6	INT1CONT	R/W	0h	ADCINT1 Continue to Interrupt Mode 0 No further ADCINT1 pulses are generated until ADCINT1 flag (in ADCINTFLG register) is cleared by user. 1 ADCINT1 pulses are generated whenever an EOC pulse is generated irrespective of whether the flag bit is cleared or not. Reset type: SYSRSn

**Table 15-70. ADCINTSEL1N2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-0	INT1SEL	R/W	0h	ADCINT1 EOC Source Select 00h EOC0 is trigger for ADCINT1 01h EOC1 is trigger for ADCINT1 02h EOC2 is trigger for ADCINT1 03h EOC3 is trigger for ADCINT1 04h EOC4 is trigger for ADCINT1 05h EOC5 is trigger for ADCINT1 06h EOC6 is trigger for ADCINT1 07h EOC7 is trigger for ADCINT1 08h EOC8 is trigger for ADCINT1 09h EOC9 is trigger for ADCINT1 0Ah EOC10 is trigger for ADCINT1 0Bh EOC11 is trigger for ADCINT1 0Ch EOC12 is trigger for ADCINT1 0Dh EOC13 is trigger for ADCINT1 0Eh EOC14 is trigger for ADCINT1 0Fh EOC15 is trigger for ADCINT1 10h - 1Fh Reserved 20h OSINT1 is trigger for ADCINT1 21h OSINT2 is trigger for ADCINT1 22h OSINT3 is trigger for ADCINT1 23h OSINT4 is trigger for ADCINT1 Reset type: SYSRSn

### 15.15.3.9 ADCINTSEL3N4 Register (Offset = Ch) [Reset = 0000h]

ADCINTSEL3N4 is shown in [Figure 15-89](#) and described in [Table 15-71](#).

Return to the [Summary Table](#).

ADC Interrupt 3 and 4 Selection Register

**Figure 15-89. ADCINTSEL3N4 Register**

15	14	13	12	11	10	9	8	
INT4E	INT4CONT							INT4SEL
R/W-0h	R/W-0h							R/W-0h
7	6	5	4	3	2	1	0	
INT3E	INT3CONT							INT3SEL
R/W-0h	R/W-0h							R/W-0h

**Table 15-71. ADCINTSEL3N4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INT4E	R/W	0h	ADCINT4 Interrupt Enable 0 ADCINT4 is disabled 1 ADCINT4 is enabled Reset type: SYSRSn
14	INT4CONT	R/W	0h	ADCINT4 Continue to Interrupt Mode 0 No further ADCINT4 pulses are generated until ADCINT4 flag (in ADCINTFLG register) is cleared by user. 1 ADCINT4 pulses are generated whenever an EOC pulse is generated irrespective of whether the flag bit is cleared or not. Reset type: SYSRSn
13-8	INT4SEL	R/W	0h	ADCINT4 EOC Source Select 00h EOC0 is trigger for ADCINT4 01h EOC1 is trigger for ADCINT4 02h EOC2 is trigger for ADCINT4 03h EOC3 is trigger for ADCINT4 04h EOC4 is trigger for ADCINT4 05h EOC5 is trigger for ADCINT4 06h EOC6 is trigger for ADCINT4 07h EOC7 is trigger for ADCINT4 08h EOC8 is trigger for ADCINT4 09h EOC9 is trigger for ADCINT4 0Ah EOC10 is trigger for ADCINT4 0Bh EOC11 is trigger for ADCINT4 0Ch EOC12 is trigger for ADCINT4 0Dh EOC13 is trigger for ADCINT4 0Eh EOC14 is trigger for ADCINT4 0Fh EOC15 is trigger for ADCINT4 10h - 1Fh Reserved 20h OSINT1 is trigger for ADCINT4 21h OSINT2 is trigger for ADCINT4 22h OSINT3 is trigger for ADCINT4 23h OSINT4 is trigger for ADCINT4 Reset type: SYSRSn
7	INT3E	R/W	0h	ADCINT3 Interrupt Enable 0 ADCINT3 is disabled 1 ADCINT3 is enabled Reset type: SYSRSn
6	INT3CONT	R/W	0h	ADCINT3 Continue to Interrupt Mode 0 No further ADCINT3 pulses are generated until ADCINT3 flag (in ADCINTFLG register) is cleared by user. 1 ADCINT3 pulses are generated whenever an EOC pulse is generated irrespective of whether the flag bit is cleared or not. Reset type: SYSRSn

**Table 15-71. ADCINTSEL3N4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-0	INT3SEL	R/W	0h	ADCINT3 EOC Source Select 00h EOC0 is trigger for ADCINT3 01h EOC1 is trigger for ADCINT3 02h EOC2 is trigger for ADCINT3 03h EOC3 is trigger for ADCINT3 04h EOC4 is trigger for ADCINT3 05h EOC5 is trigger for ADCINT3 06h EOC6 is trigger for ADCINT3 07h EOC7 is trigger for ADCINT3 08h EOC8 is trigger for ADCINT3 09h EOC9 is trigger for ADCINT3 0Ah EOC10 is trigger for ADCINT3 0Bh EOC11 is trigger for ADCINT3 0Ch EOC12 is trigger for ADCINT3 0Dh EOC13 is trigger for ADCINT3 0Eh EOC14 is trigger for ADCINT3 0Fh EOC15 is trigger for ADCINT3 10h -1Fh Reserved 20h OSINT1 is trigger for ADCINT3 21h OSINT2 is trigger for ADCINT3 22h OSINT3 is trigger for ADCINT3 23h OSINT4 is trigger for ADCINT3 Reset type: SYSRSn



### 15.15.3.10 ADCSOCPRICTL Register (Offset = Dh) [Reset = 0400h]

ADCSOCPRICTL is shown in [Figure 15-90](#) and described in [Table 15-72](#).

Return to the [Summary Table](#).

ADC SOC Priority Control Register

**Figure 15-90. ADCSOCPRICTL Register**

15	14	13	12	11	10	9	8
RESERVED					RRPOINTER		
R-0h					R-10h		
7	6	5	4	3	2	1	0
RRPOINTER		RESERVED	SOCPRIORITY				
R-10h		R-0h	R/W-0h				

**Table 15-72. ADCSOCPRICTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-6	RRPOINTER	R	10h	Round Robin Pointer. Holds the value of the last converted round robin SOCx to be used by the round robin scheme to determine order of conversions. 00h SOC0 was last round robin SOC to convert, SOC1 is highest round robin priority. 01h SOC1 was last round robin SOC to convert, SOC2 is highest round robin priority. 02h SOC2 was last round robin SOC to convert, SOC3 is highest round robin priority. 03h SOC3 was last round robin SOC to convert, SOC4 is highest round robin priority. 04h SOC4 was last round robin SOC to convert, SOC5 is highest round robin priority. 05h SOC5 was last round robin SOC to convert, SOC6 is highest round robin priority. 06h SOC6 was last round robin SOC to convert, SOC7 is highest round robin priority. 07h SOC7 was last round robin SOC to convert, SOC8 is highest round robin priority. 08h SOC8 was last round robin SOC to convert, SOC9 is highest round robin priority. 09h SOC9 was last round robin SOC to convert, SOC10 is highest round robin priority. 0Ah SOC10 was last round robin SOC to convert, SOC11 is highest round robin priority. 0Bh SOC11 was last round robin SOC to convert, SOC12 is highest round robin priority. 0Ch SOC12 was last round robin SOC to convert, SOC13 is highest round robin priority. 0Dh SOC13 was last round robin SOC to convert, SOC14 is highest round robin priority. 0Eh SOC14 was last round robin SOC to convert, SOC15 is highest round robin priority. 0Fh SOC15 was last round robin SOC to convert, SOC0 is highest round robin priority. 10h Reset value to indicate no SOC has been converted. SOC0 is highest round robin priority. Set to this value when the ADC module is reset by SOFTPRES or when the ADCSOCPRICTL register is written. In the latter case, if a conversion is currently in progress, it will complete and then the new priority will take effect. Others Invalid value. Reset type: SYSRSn
5	RESERVED	R	0h	Reserved

**Table 15-72. ADCSOCPRCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-0	SOC PRIORITY	R/W	0h	<p>SOC Priority</p> <p>Determines the cutoff point for priority mode and round robin arbitration for SOCx</p> <p>00h SOC priority is handled in round robin mode for all channels.</p> <p>01h SOC0 is high priority, rest of channels are in round robin mode.</p> <p>02h SOC0-SOC1 are high priority, SOC2-SOC15 are in round robin mode.</p> <p>03h SOC0-SOC2 are high priority, SOC3-SOC15 are in round robin mode.</p> <p>04h SOC0-SOC3 are high priority, SOC4-SOC15 are in round robin mode.</p> <p>05h SOC0-SOC4 are high priority, SOC5-SOC15 are in round robin mode.</p> <p>06h SOC0-SOC5 are high priority, SOC6-SOC15 are in round robin mode.</p> <p>07h SOC0-SOC6 are high priority, SOC7-SOC15 are in round robin mode.</p> <p>08h SOC0-SOC7 are high priority, SOC8-SOC15 are in round robin mode.</p> <p>09h SOC0-SOC8 are high priority, SOC9-SOC15 are in round robin mode.</p> <p>0Ah SOC0-SOC9 are high priority, SOC10-SOC15 are in round robin mode.</p> <p>0Bh SOC0-SOC10 are high priority, SOC11-SOC15 are in round robin mode.</p> <p>0Ch SOC0-SOC11 are high priority, SOC12-SOC15 are in round robin mode.</p> <p>0Dh SOC0-SOC12 are high priority, SOC13-SOC15 are in round robin mode.</p> <p>0Eh SOC0-SOC13 are high priority, SOC14-SOC15 are in round robin mode.</p> <p>0Fh SOC0-SOC14 are high priority, SOC15 is in round robin mode.</p> <p>10h All SOCx are in high priority mode, arbitrated by SOC number.</p> <p>Others Invalid selection.</p> <p>Reset type: SYSRStn</p>

### 15.15.3.11 ADCINTSOCSEL1 Register (Offset = Eh) [Reset = 0000000h]

ADCINTSOCSEL1 is shown in [Figure 15-91](#) and described in [Table 15-73](#).

Return to the [Summary Table](#).

ADC Interrupt SOC Selection 1 Register

**Figure 15-91. ADCINTSOCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SOC15		SOC14		SOC13		SOC12		SOC11		SOC10		SOC9		SOC8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOC7		SOC6		SOC5		SOC4		SOC3		SOC2		SOC1		SOC0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 15-73. ADCINTSOCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	SOC15	R/W	0h	SOC15 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC15. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC15. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC15. 10 ADCINT2 will trigger SOC15. 11 Invalid selection. Reset type: SYSRSn
29-28	SOC14	R/W	0h	SOC14 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC14. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC14. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC14. 10 ADCINT2 will trigger SOC14. 11 Invalid selection. Reset type: SYSRSn
27-26	SOC13	R/W	0h	SOC13 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC13. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC13. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC13. 10 ADCINT2 will trigger SOC13. 11 Invalid selection. Reset type: SYSRSn
25-24	SOC12	R/W	0h	SOC12 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC12. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC12. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC12. 10 ADCINT2 will trigger SOC12. 11 Invalid selection. Reset type: SYSRSn

**Table 15-73. ADCINTSOCSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23-22	SOC11	R/W	0h	SOC11 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC11. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC11. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC11. 10 ADCINT2 will trigger SOC11. 11 Invalid selection. Reset type: SYSRSn
21-20	SOC10	R/W	0h	SOC10 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC10. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC10. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC10. 10 ADCINT2 will trigger SOC10. 11 Invalid selection. Reset type: SYSRSn
19-18	SOC9	R/W	0h	SOC9 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC9. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC9. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC9. 10 ADCINT2 will trigger SOC9. 11 Invalid selection. Reset type: SYSRSn
17-16	SOC8	R/W	0h	SOC8 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC8. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC8. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC8. 10 ADCINT2 will trigger SOC8. 11 Invalid selection. Reset type: SYSRSn
15-14	SOC7	R/W	0h	SOC7 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC7. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC7. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC7. 10 ADCINT2 will trigger SOC7. 11 Invalid selection. Reset type: SYSRSn
13-12	SOC6	R/W	0h	SOC6 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC6. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC6. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC6. 10 ADCINT2 will trigger SOC6. 11 Invalid selection. Reset type: SYSRSn

**Table 15-73. ADCINTSOCSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11-10	SOC5	R/W	0h	SOC5 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC5. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC5. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC5. 10 ADCINT2 will trigger SOC5. 11 Invalid selection. Reset type: SYSRSn
9-8	SOC4	R/W	0h	SOC4 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC4. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC4. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC4. 10 ADCINT2 will trigger SOC4. 11 Invalid selection. Reset type: SYSRSn
7-6	SOC3	R/W	0h	SOC3 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC3. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC3. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC3. 10 ADCINT2 will trigger SOC3. 11 Invalid selection. Reset type: SYSRSn
5-4	SOC2	R/W	0h	SOC2 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC2. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC2. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC2. 10 ADCINT2 will trigger SOC2. 11 Invalid selection. Reset type: SYSRSn
3-2	SOC1	R/W	0h	SOC1 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC1. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC1. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC1. 10 ADCINT2 will trigger SOC1. 11 Invalid selection. Reset type: SYSRSn
1-0	SOC0	R/W	0h	SOC0 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC0. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC0. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC0. 10 ADCINT2 will trigger SOC0. 11 Invalid selection. Reset type: SYSRSn

### 15.15.3.12 ADCSOCFLG1 Register (Offset = 12h) [Reset = 0000h]

ADCSOCFLG1 is shown in [Figure 15-92](#) and described in [Table 15-74](#).

Return to the [Summary Table](#).

ADC SOC Flag 1 Register

**Figure 15-92. ADCSOCFLG1 Register**

15	14	13	12	11	10	9	8
SOC15	SOC14	SOC13	SOC12	SOC11	SOC10	SOC9	SOC8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
SOC7	SOC6	SOC5	SOC4	SOC3	SOC2	SOC1	SOC0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 15-74. ADCSOCFLG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SOC15	R	0h	<p>SOC15 Start of Conversion Flag. Indicates the state of SOC15 conversions.</p> <p>0 No sample pending for SOC15.</p> <p>1 Trigger has been received and sample is pending for SOC15.</p> <p>This bit will be automatically cleared when the SOC15 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
14	SOC14	R	0h	<p>SOC14 Start of Conversion Flag. Indicates the state of SOC14 conversions.</p> <p>0 No sample pending for SOC14.</p> <p>1 Trigger has been received and sample is pending for SOC14.</p> <p>This bit will be automatically cleared when the SOC14 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
13	SOC13	R	0h	<p>SOC13 Start of Conversion Flag. Indicates the state of SOC13 conversions.</p> <p>0 No sample pending for SOC13.</p> <p>1 Trigger has been received and sample is pending for SOC13.</p> <p>This bit will be automatically cleared when the SOC13 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

**Table 15-74. ADCSOCFLG1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12	SOC12	R	0h	<p>SOC12 Start of Conversion Flag. Indicates the state of SOC12 conversions.</p> <p>0 No sample pending for SOC12. 1 Trigger has been received and sample is pending for SOC12.</p> <p>This bit will be automatically cleared when the SOC12 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
11	SOC11	R	0h	<p>SOC11 Start of Conversion Flag. Indicates the state of SOC11 conversions.</p> <p>0 No sample pending for SOC11. 1 Trigger has been received and sample is pending for SOC11.</p> <p>This bit will be automatically cleared when the SOC11 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
10	SOC10	R	0h	<p>SOC10 Start of Conversion Flag. Indicates the state of SOC10 conversions.</p> <p>0 No sample pending for SOC10. 1 Trigger has been received and sample is pending for SOC10.</p> <p>This bit will be automatically cleared when the SOC10 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
9	SOC9	R	0h	<p>SOC9 Start of Conversion Flag. Indicates the state of SOC9 conversions.</p> <p>0 No sample pending for SOC9. 1 Trigger has been received and sample is pending for SOC9.</p> <p>This bit will be automatically cleared when the SOC9 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
8	SOC8	R	0h	<p>SOC8 Start of Conversion Flag. Indicates the state of SOC8 conversions.</p> <p>0 No sample pending for SOC8. 1 Trigger has been received and sample is pending for SOC8.</p> <p>This bit will be automatically cleared when the SOC8 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

**Table 15-74. ADCSOCFLG1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	SOC7	R	0h	<p>SOC7 Start of Conversion Flag. Indicates the state of SOC7 conversions.</p> <p>0 No sample pending for SOC7. 1 Trigger has been received and sample is pending for SOC7.</p> <p>This bit will be automatically cleared when the SOC7 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
6	SOC6	R	0h	<p>SOC6 Start of Conversion Flag. Indicates the state of SOC6 conversions.</p> <p>0 No sample pending for SOC6. 1 Trigger has been received and sample is pending for SOC6.</p> <p>This bit will be automatically cleared when the SOC6 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
5	SOC5	R	0h	<p>SOC5 Start of Conversion Flag. Indicates the state of SOC5 conversions.</p> <p>0 No sample pending for SOC5. 1 Trigger has been received and sample is pending for SOC5.</p> <p>This bit will be automatically cleared when the SOC5 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
4	SOC4	R	0h	<p>SOC4 Start of Conversion Flag. Indicates the state of SOC4 conversions.</p> <p>0 No sample pending for SOC4. 1 Trigger has been received and sample is pending for SOC4.</p> <p>This bit will be automatically cleared when the SOC4 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
3	SOC3	R	0h	<p>SOC3 Start of Conversion Flag. Indicates the state of SOC3 conversions.</p> <p>0 No sample pending for SOC3. 1 Trigger has been received and sample is pending for SOC3.</p> <p>This bit will be automatically cleared when the SOC3 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>



**Table 15-74. ADCSOCFLG1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	SOC2	R	0h	<p>SOC2 Start of Conversion Flag. Indicates the state of SOC2 conversions.</p> <p>0 No sample pending for SOC2. 1 Trigger has been received and sample is pending for SOC2.</p> <p>This bit will be automatically cleared when the SOC2 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
1	SOC1	R	0h	<p>SOC1 Start of Conversion Flag. Indicates the state of SOC1 conversions.</p> <p>0 No sample pending for SOC1. 1 Trigger has been received and sample is pending for SOC1.</p> <p>This bit will be automatically cleared when the SOC1 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
0	SOC0	R	0h	<p>SOC0 Start of Conversion Flag. Indicates the state of SOC0 conversions.</p> <p>0 No sample pending for SOC0. 1 Trigger has been received and sample is pending for SOC0.</p> <p>This bit will be automatically cleared when the SOC0 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

### 15.15.3.13 ADCSOCFRC1 Register (Offset = 14h) [Reset = 0000h]

ADCSOCFRC1 is shown in [Figure 15-93](#) and described in [Table 15-75](#).

Return to the [Summary Table](#).

ADC SOC Force 1 Register

**Figure 15-93. ADCSOCFRC1 Register**

15	14	13	12	11	10	9	8
SOC15	SOC14	SOC13	SOC12	SOC11	SOC10	SOC9	SOC8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
SOC7	SOC6	SOC5	SOC4	SOC3	SOC2	SOC1	SOC0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 15-75. ADCSOCFRC1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SOC15	R-0/W1S	0h	<p>SOC15 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC15 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC15 flag bit to 1. This will cause a conversion to start once priority is given to SOC15.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC15 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
14	SOC14	R-0/W1S	0h	<p>SOC14 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC14 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC14 flag bit to 1. This will cause a conversion to start once priority is given to SOC14.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC14 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
13	SOC13	R-0/W1S	0h	<p>SOC13 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC13 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC13 flag bit to 1. This will cause a conversion to start once priority is given to SOC13.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC13 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

**Table 15-75. ADCSOCFRC1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12	SOC12	R-0/W1S	0h	<p>SOC12 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC12 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC12 flag bit to 1. This will cause a conversion to start once priority is given to SOC12.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC12 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
11	SOC11	R-0/W1S	0h	<p>SOC11 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC11 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC11 flag bit to 1. This will cause a conversion to start once priority is given to SOC11.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC11 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
10	SOC10	R-0/W1S	0h	<p>SOC10 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC10 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC10 flag bit to 1. This will cause a conversion to start once priority is given to SOC10.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC10 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
9	SOC9	R-0/W1S	0h	<p>SOC9 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC9 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC9 flag bit to 1. This will cause a conversion to start once priority is given to SOC9.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC9 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

**Table 15-75. ADCSOCFRC1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	SOC8	R-0/W1S	0h	<p>SOC8 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC8 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC8 flag bit to 1. This will cause a conversion to start once priority is given to SOC8.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC8 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
7	SOC7	R-0/W1S	0h	<p>SOC7 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC7 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC7 flag bit to 1. This will cause a conversion to start once priority is given to SOC7.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC7 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
6	SOC6	R-0/W1S	0h	<p>SOC6 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC6 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC6 flag bit to 1. This will cause a conversion to start once priority is given to SOC6.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC6 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
5	SOC5	R-0/W1S	0h	<p>SOC5 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC5 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC5 flag bit to 1. This will cause a conversion to start once priority is given to SOC5.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC5 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

**Table 15-75. ADCSOCFRC1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	SOC4	R-0/W1S	0h	<p>SOC4 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC4 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC4 flag bit to 1. This will cause a conversion to start once priority is given to SOC4.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC4 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
3	SOC3	R-0/W1S	0h	<p>SOC3 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC3 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC3 flag bit to 1. This will cause a conversion to start once priority is given to SOC3.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC3 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
2	SOC2	R-0/W1S	0h	<p>SOC2 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC2 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC2 flag bit to 1. This will cause a conversion to start once priority is given to SOC2.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC2 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
1	SOC1	R-0/W1S	0h	<p>SOC1 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC1 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC1 flag bit to 1. This will cause a conversion to start once priority is given to SOC1.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC1 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

**Table 15-75. ADCSOCFRC1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	SOC0	R-0/W1S	0h	<p>SOC0 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC0 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC0 flag bit to 1. This will cause a conversion to start once priority is given to SOC0.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC0 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

### 15.15.3.14 ADCSOCOVF1 Register (Offset = 16h) [Reset = 0000h]

ADCSOCOVF1 is shown in [Figure 15-94](#) and described in [Table 15-76](#).

Return to the [Summary Table](#).

ADC SOC Overflow 1 Register

**Figure 15-94. ADCSOCOVF1 Register**

15	14	13	12	11	10	9	8
SOC15	SOC14	SOC13	SOC12	SOC11	SOC10	SOC9	SOC8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
SOC7	SOC6	SOC5	SOC4	SOC3	SOC2	SOC1	SOC0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 15-76. ADCSOCOVF1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SOC15	R	0h	SOC15 Start of Conversion Overflow Flag. Indicates an SOC15 event was generated in hardware while an existing SOC15 event was already pending. 0 No SOC15 event overflow. 1 SOC15 event overflow. An overflow condition does not stop SOC15 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn
14	SOC14	R	0h	SOC14 Start of Conversion Overflow Flag. Indicates an SOC14 event was generated in hardware while an existing SOC14 event was already pending. 0 No SOC14 event overflow. 1 SOC14 event overflow. An overflow condition does not stop SOC14 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn
13	SOC13	R	0h	SOC13 Start of Conversion Overflow Flag. Indicates an SOC13 event was generated in hardware while an existing SOC13 event was already pending. 0 No SOC13 event overflow. 1 SOC13 event overflow. An overflow condition does not stop SOC13 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn
12	SOC12	R	0h	SOC12 Start of Conversion Overflow Flag. Indicates an SOC12 event was generated in hardware while an existing SOC12 event was already pending. 0 No SOC12 event overflow. 1 SOC12 event overflow. An overflow condition does not stop SOC12 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn

**Table 15-76. ADCSOCOVF1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	SOC11	R	0h	<p>SOC11 Start of Conversion Overflow Flag. Indicates an SOC11 event was generated in hardware while an existing SOC11 event was already pending.</p> <p>0 No SOC11 event overflow. 1 SOC11 event overflow.</p> <p>An overflow condition does not stop SOC11 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
10	SOC10	R	0h	<p>SOC10 Start of Conversion Overflow Flag. Indicates an SOC10 event was generated in hardware while an existing SOC10 event was already pending.</p> <p>0 No SOC10 event overflow. 1 SOC10 event overflow.</p> <p>An overflow condition does not stop SOC10 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
9	SOC9	R	0h	<p>SOC9 Start of Conversion Overflow Flag. Indicates an SOC9 event was generated in hardware while an existing SOC9 event was already pending.</p> <p>0 No SOC9 event overflow. 1 SOC9 event overflow.</p> <p>An overflow condition does not stop SOC9 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
8	SOC8	R	0h	<p>SOC8 Start of Conversion Overflow Flag. Indicates an SOC8 event was generated in hardware while an existing SOC8 event was already pending.</p> <p>0 No SOC8 event overflow. 1 SOC8 event overflow.</p> <p>An overflow condition does not stop SOC8 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
7	SOC7	R	0h	<p>SOC7 Start of Conversion Overflow Flag. Indicates an SOC7 event was generated in hardware while an existing SOC7 event was already pending.</p> <p>0 No SOC7 event overflow. 1 SOC7 event overflow.</p> <p>An overflow condition does not stop SOC7 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
6	SOC6	R	0h	<p>SOC6 Start of Conversion Overflow Flag. Indicates an SOC6 event was generated in hardware while an existing SOC6 event was already pending.</p> <p>0 No SOC6 event overflow. 1 SOC6 event overflow.</p> <p>An overflow condition does not stop SOC6 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>



**Table 15-76. ADCSOCOVF1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	SOC5	R	0h	<p>SOC5 Start of Conversion Overflow Flag. Indicates an SOC5 event was generated in hardware while an existing SOC5 event was already pending.</p> <p>0 No SOC5 event overflow. 1 SOC5 event overflow.</p> <p>An overflow condition does not stop SOC5 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
4	SOC4	R	0h	<p>SOC4 Start of Conversion Overflow Flag. Indicates an SOC4 event was generated in hardware while an existing SOC4 event was already pending.</p> <p>0 No SOC4 event overflow. 1 SOC4 event overflow.</p> <p>An overflow condition does not stop SOC4 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
3	SOC3	R	0h	<p>SOC3 Start of Conversion Overflow Flag. Indicates an SOC3 event was generated in hardware while an existing SOC3 event was already pending.</p> <p>0 No SOC3 event overflow. 1 SOC3 event overflow.</p> <p>An overflow condition does not stop SOC3 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
2	SOC2	R	0h	<p>SOC2 Start of Conversion Overflow Flag. Indicates an SOC2 event was generated in hardware while an existing SOC2 event was already pending.</p> <p>0 No SOC2 event overflow. 1 SOC2 event overflow.</p> <p>An overflow condition does not stop SOC2 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
1	SOC1	R	0h	<p>SOC1 Start of Conversion Overflow Flag. Indicates an SOC1 event was generated in hardware while an existing SOC1 event was already pending.</p> <p>0 No SOC1 event overflow. 1 SOC1 event overflow.</p> <p>An overflow condition does not stop SOC1 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
0	SOC0	R	0h	<p>SOC0 Start of Conversion Overflow Flag. Indicates an SOC0 event was generated in hardware while an existing SOC0 event was already pending.</p> <p>0 No SOC0 event overflow. 1 SOC0 event overflow.</p> <p>An overflow condition does not stop SOC0 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>

### 15.15.3.15 ADCSOCOVFCLR1 Register (Offset = 18h) [Reset = 0000h]

ADCSOCOVFCLR1 is shown in [Figure 15-95](#) and described in [Table 15-77](#).

Return to the [Summary Table](#).

ADC SOC Overflow Clear 1 Register

**Figure 15-95. ADCSOCOVFCLR1 Register**

15		14		13		12		11		10		9		8	
SOC15		SOC14		SOC13		SOC12		SOC11		SOC10		SOC9		SOC8	
R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h	
7		6		5		4		3		2		1		0	
SOC7		SOC6		SOC5		SOC4		SOC3		SOC2		SOC1		SOC0	
R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h	

**Table 15-77. ADCSOCOVFCLR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SOC15	R-0/W1S	0h	SOC15 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC15 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC15 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn
14	SOC14	R-0/W1S	0h	SOC14 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC14 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC14 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn
13	SOC13	R-0/W1S	0h	SOC13 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC13 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC13 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn
12	SOC12	R-0/W1S	0h	SOC12 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC12 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC12 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn

**Table 15-77. ADCSOCOVFCLR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	SOC11	R-0/W1S	0h	<p>SOC11 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC11 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC11 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
10	SOC10	R-0/W1S	0h	<p>SOC10 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC10 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC10 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
9	SOC9	R-0/W1S	0h	<p>SOC9 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC9 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC9 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
8	SOC8	R-0/W1S	0h	<p>SOC8 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC8 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC8 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
7	SOC7	R-0/W1S	0h	<p>SOC7 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC7 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC7 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
6	SOC6	R-0/W1S	0h	<p>SOC6 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC6 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC6 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>

**Table 15-77. ADCSOCOVFCLR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	SOC5	R-0/W1S	0h	<p>SOC5 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC5 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC5 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
4	SOC4	R-0/W1S	0h	<p>SOC4 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC4 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC4 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
3	SOC3	R-0/W1S	0h	<p>SOC3 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC3 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC3 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
2	SOC2	R-0/W1S	0h	<p>SOC2 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC2 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC2 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
1	SOC1	R-0/W1S	0h	<p>SOC1 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC1 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC1 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
0	SOC0	R-0/W1S	0h	<p>SOC0 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC0 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC0 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>

### 15.15.3.16 ADCSOC0CTL Register (Offset = 1Ah) [Reset = 0000200h]

ADCSOC0CTL is shown in [Figure 15-96](#) and described in [Table 15-78](#).

Return to the [Summary Table](#).

ADC SOC0 Control Register

**Figure 15-96. ADCSOC0CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-78. ADCSOC0CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC0 External Channel Mux Select. Selects the external mux combination to output when SOC0 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 15-78. ADCSOC0CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC0 Trigger Source Select. Along with the SOC0 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC0 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC0s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCB                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCB                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCB                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCB                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCB                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCB                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCB                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCB                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCB                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCB                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCB                      1Bh ADCTRIG27 - ADC_REP1TRIG                      1Ch ADCTRIG28 - ADC_REP2TRIG                      1Dh - 1Eh - Reserved                      1Fh ADCTRIG31 - ePWM12, ADCSOCA                      20h ADCTRIG32 - ePWM12, ADCSOCB                      21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-78. ADCSOC0CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC0 Channel Select. Selects the channel to be converted when SOC0 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	<p>SOC0 Sample Cap Reset Select : Resets sample cap after conversion.</p> <p>0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion</p> <p>Reset type: SYSRSn</p>
8-0	ACQPS	R/W	0h	<p>SOC0 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p>

### 15.15.3.17 ADCSOC1CTL Register (Offset = 1Ch) [Reset = 0000200h]

ADCSOC1CTL is shown in [Figure 15-97](#) and described in [Table 15-79](#).

Return to the [Summary Table](#).

ADC SOC1 Control Register

**Figure 15-97. ADCSOC1CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-79. ADCSOC1CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC1 External Channel Mux Select. Selects the external mux combination to output when SOC1 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRStn
27	RESERVED	R	0h	Reserved



**Table 15-79. ADCSOC1CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC1 Trigger Source Select. Along with the SOC1 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC1 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC1s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only  01h ADCTRIG1 - CPU1 Timer 0, TINT0n  02h ADCTRIG2 - CPU1 Timer 1, TINT1n  03h ADCTRIG3 - CPU1 Timer 2, TINT2n  04h ADCTRIG4 - GPIO, Input X-Bar INPUT5  05h ADCTRIG5 - ePWM1, ADCSOCA  06h ADCTRIG6 - ePWM1, ADCSOCB  07h ADCTRIG7 - ePWM2, ADCSOCA  08h ADCTRIG8 - ePWM2, ADCSOCB  09h ADCTRIG9 - ePWM3, ADCSOCA  0Ah ADCTRIG10 - ePWM3, ADCSOCB  0Bh ADCTRIG11 - ePWM4, ADCSOCA  0Ch ADCTRIG12 - ePWM4, ADCSOCB  0Dh ADCTRIG13 - ePWM5, ADCSOCA  0Eh ADCTRIG14 - ePWM5, ADCSOCB  0Fh ADCTRIG15 - ePWM6, ADCSOCA  10h ADCTRIG16 - ePWM6, ADCSOCB  11h ADCTRIG17 - ePWM7, ADCSOCA  12h ADCTRIG18 - ePWM7, ADCSOCB  13h ADCTRIG19 - ePWM8, ADCSOCA  14h ADCTRIG20 - ePWM8, ADCSOCB  15h ADCTRIG21 - ePWM9, ADCSOCA  16h ADCTRIG22 - ePWM9, ADCSOCB  17h ADCTRIG23 - ePWM10, ADCSOCA  18h ADCTRIG24 - ePWM10, ADCSOCB  19h ADCTRIG25 - ePWM11, ADCSOCA  1Ah ADCTRIG26 - ePWM11, ADCSOCB  1Bh ADCTRIG27 - ADC_REP1TRIG  1Ch ADCTRIG28 - ADC_REP2TRIG  1Dh - 1Eh - Reserved  1Fh ADCTRIG31 - ePWM12, ADCSOCA  20h ADCTRIG32 - ePWM12, ADCSOCB  21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-79. ADCSOC1CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC1 Channel Select. Selects the channel to be converted when SOC1 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	SOC1 Sample Cap Reset Select : Resets sample cap after conversion. 0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion Reset type: SYSRSn
8-0	ACQPS	R/W	0h	SOC1 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration. 000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide Reset type: SYSRSn

### 15.15.3.18 ADCSOC2CTL Register (Offset = 1Eh) [Reset = 0000200h]

ADCSOC2CTL is shown in [Figure 15-98](#) and described in [Table 15-80](#).

Return to the [Summary Table](#).

ADC SOC2 Control Register

**Figure 15-98. ADCSOC2CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-80. ADCSOC2CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC2 External Channel Mux Select. Selects the external mux combination to output when SOC2 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 15-80. ADCSOC2CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC2 Trigger Source Select. Along with the SOC2 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC2 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC2s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCA                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCA                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCA                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCA                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCA                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCA                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCA                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCA                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCA                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCA                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCA                      1Bh ADCTRIG27 - ADC_REP1TRIG                      1Ch ADCTRIG28 - ADC_REP2TRIG                      1Dh - 1Eh - Reserved                      1Fh ADCTRIG31 - ePWM12, ADCSOCA                      20h ADCTRIG32 - ePWM12, ADCSOCA                      21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-80. ADCSOC2CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC2 Channel Select. Selects the channel to be converted when SOC2 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	<p>SOC2 Sample Cap Reset Select : Resets sample cap after conversion.</p> <p>0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion</p> <p>Reset type: SYSRSn</p>
8-0	ACQPS	R/W	0h	<p>SOC2 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p>

### 15.15.3.19 ADCSOC3CTL Register (Offset = 20h) [Reset = 0000200h]

ADCSOC3CTL is shown in [Figure 15-99](#) and described in [Table 15-81](#).

Return to the [Summary Table](#).

ADC SOC3 Control Register

**Figure 15-99. ADCSOC3CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-81. ADCSOC3CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC3 External Channel Mux Select. Selects the external mux combination to output when SOC3 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 15-81. ADCSOC3CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC3 Trigger Source Select. Along with the SOC3 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC3 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC3 in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only  01h ADCTRIG1 - CPU1 Timer 0, TINT0n  02h ADCTRIG2 - CPU1 Timer 1, TINT1n  03h ADCTRIG3 - CPU1 Timer 2, TINT2n  04h ADCTRIG4 - GPIO, Input X-Bar INPUT5  05h ADCTRIG5 - ePWM1, ADCSOCA  06h ADCTRIG6 - ePWM1, ADCSOCB  07h ADCTRIG7 - ePWM2, ADCSOCA  08h ADCTRIG8 - ePWM2, ADCSOCB  09h ADCTRIG9 - ePWM3, ADCSOCA  0Ah ADCTRIG10 - ePWM3, ADCSOCB  0Bh ADCTRIG11 - ePWM4, ADCSOCA  0Ch ADCTRIG12 - ePWM4, ADCSOCB  0Dh ADCTRIG13 - ePWM5, ADCSOCA  0Eh ADCTRIG14 - ePWM5, ADCSOCB  0Fh ADCTRIG15 - ePWM6, ADCSOCA  10h ADCTRIG16 - ePWM6, ADCSOCB  11h ADCTRIG17 - ePWM7, ADCSOCA  12h ADCTRIG18 - ePWM7, ADCSOCB  13h ADCTRIG19 - ePWM8, ADCSOCA  14h ADCTRIG20 - ePWM8, ADCSOCB  15h ADCTRIG21 - ePWM9, ADCSOCA  16h ADCTRIG22 - ePWM9, ADCSOCB  17h ADCTRIG23 - ePWM10, ADCSOCA  18h ADCTRIG24 - ePWM10, ADCSOCB  19h ADCTRIG25 - ePWM11, ADCSOCA  1Ah ADCTRIG26 - ePWM11, ADCSOCB  1Bh ADCTRIG27 - ADC_REP1TRIG  1Ch ADCTRIG28 - ADC_REP2TRIG  1Dh - 1Eh - Reserved  1Fh ADCTRIG31 - ePWM12, ADCSOCA  20h ADCTRIG32 - ePWM12, ADCSOCB  21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-81. ADCSOC3CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC3 Channel Select. Selects the channel to be converted when SOC3 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	SOC3 Sample Cap Reset Select : Resets sample cap after conversion. 0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion Reset type: SYSRSn
8-0	ACQPS	R/W	0h	SOC3 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration. 000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide Reset type: SYSRSn



### 15.15.3.20 ADCSOC4CTL Register (Offset = 22h) [Reset = 0000200h]

ADCSOC4CTL is shown in [Figure 15-100](#) and described in [Table 15-82](#).

Return to the [Summary Table](#).

ADC SOC4 Control Register

**Figure 15-100. ADCSOC4CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-82. ADCSOC4CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC4 External Channel Mux Select. Selects the external mux combination to output when SOC4 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRStn
27	RESERVED	R	0h	Reserved

**Table 15-82. ADCSOC4CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC4 Trigger Source Select. Along with the SOC4 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC4 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC4s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCB                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCB                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCB                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCB                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCB                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCB                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCB                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCB                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCB                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCB                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCB                      1Bh ADCTRIG27 - ADC_REP1TRIG                      1Ch ADCTRIG28 - ADC_REP2TRIG                      1Dh - 1Eh - Reserved                      1Fh ADCTRIG31 - ePWM12, ADCSOCA                      20h ADCTRIG32 - ePWM12, ADCSOCB                      21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-82. ADCSOC4CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC4 Channel Select. Selects the channel to be converted when SOC4 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	<p>SOC4 Sample Cap Reset Select : Resets sample cap after conversion.</p> <p>0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion</p> <p>Reset type: SYSRSn</p>
8-0	ACQPS	R/W	0h	<p>SOC4 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p>

**15.15.3.21 ADCSOC5CTL Register (Offset = 24h) [Reset = 0000200h]**

 ADCSOC5CTL is shown in [Figure 15-101](#) and described in [Table 15-83](#).

 Return to the [Summary Table](#).

ADC SOC5 Control Register

**Figure 15-101. ADCSOC5CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-83. ADCSOC5CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC5 External Channel Mux Select. Selects the external mux combination to output when SOC5 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRStn
27	RESERVED	R	0h	Reserved

**Table 15-83. ADCSOC5CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC5 Trigger Source Select. Along with the SOC5 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC5 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC5s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only            01h ADCTRIG1 - CPU1 Timer 0, TINT0n            02h ADCTRIG2 - CPU1 Timer 1, TINT1n            03h ADCTRIG3 - CPU1 Timer 2, TINT2n            04h ADCTRIG4 - GPIO, Input X-Bar INPUT5            05h ADCTRIG5 - ePWM1, ADCSOCA            06h ADCTRIG6 - ePWM1, ADCSOCB            07h ADCTRIG7 - ePWM2, ADCSOCA            08h ADCTRIG8 - ePWM2, ADCSOCB            09h ADCTRIG9 - ePWM3, ADCSOCA            0Ah ADCTRIG10 - ePWM3, ADCSOCB            0Bh ADCTRIG11 - ePWM4, ADCSOCA            0Ch ADCTRIG12 - ePWM4, ADCSOCB            0Dh ADCTRIG13 - ePWM5, ADCSOCA            0Eh ADCTRIG14 - ePWM5, ADCSOCB            0Fh ADCTRIG15 - ePWM6, ADCSOCA            10h ADCTRIG16 - ePWM6, ADCSOCB            11h ADCTRIG17 - ePWM7, ADCSOCA            12h ADCTRIG18 - ePWM7, ADCSOCB            13h ADCTRIG19 - ePWM8, ADCSOCA            14h ADCTRIG20 - ePWM8, ADCSOCB            15h ADCTRIG21 - ePWM9, ADCSOCA            16h ADCTRIG22 - ePWM9, ADCSOCB            17h ADCTRIG23 - ePWM10, ADCSOCA            18h ADCTRIG24 - ePWM10, ADCSOCB            19h ADCTRIG25 - ePWM11, ADCSOCA            1Ah ADCTRIG26 - ePWM11, ADCSOCB            1Bh ADCTRIG27 - ADC_REP1TRIG            1Ch ADCTRIG28 - ADC_REP2TRIG            1Dh - 1Eh - Reserved            1Fh ADCTRIG31 - ePWM12, ADCSOCA            20h ADCTRIG32 - ePWM12, ADCSOCB            21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-83. ADCSOC5CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC5 Channel Select. Selects the channel to be converted when SOC5 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	SOC5 Sample Cap Reset Select : Resets sample cap after conversion. 0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion Reset type: SYSRSn
8-0	ACQPS	R/W	0h	SOC5 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration. 000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide Reset type: SYSRSn

### 15.15.3.22 ADCSOC6CTL Register (Offset = 26h) [Reset = 0000200h]

ADCSOC6CTL is shown in [Figure 15-102](#) and described in [Table 15-84](#).

Return to the [Summary Table](#).

ADC SOC6 Control Register

**Figure 15-102. ADCSOC6CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-84. ADCSOC6CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC6 External Channel Mux Select. Selects the external mux combination to output when SOC6 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 15-84. ADCSOC6CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC6 Trigger Source Select. Along with the SOC6 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC6 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC6s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCB                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCB                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCB                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCB                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCB                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCB                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCB                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCB                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCB                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCB                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCB                      1Bh ADCTRIG27 - ADC_REP1TRIG                      1Ch ADCTRIG28 - ADC_REP2TRIG                      1Dh - 1Eh - Reserved                      1Fh ADCTRIG31 - ePWM12, ADCSOCA                      20h ADCTRIG32 - ePWM12, ADCSOCB                      21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>



**Table 15-84. ADCSOC6CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC6 Channel Select. Selects the channel to be converted when SOC6 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	<p>SOC6 Sample Cap Reset Select : Resets sample cap after conversion.</p> <p>0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion</p> <p>Reset type: SYSRSn</p>
8-0	ACQPS	R/W	0h	<p>SOC6 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p>

### 15.15.3.23 ADCSOC7CTL Register (Offset = 28h) [Reset = 0000200h]

ADCSOC7CTL is shown in [Figure 15-103](#) and described in [Table 15-85](#).

Return to the [Summary Table](#).

ADC SOC7 Control Register

**Figure 15-103. ADCSOC7CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-85. ADCSOC7CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC7 External Channel Mux Select. Selects the external mux combination to output when SOC7 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRStn
27	RESERVED	R	0h	Reserved

**Table 15-85. ADCSOC7CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC7 Trigger Source Select. Along with the SOC7 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC7 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC7s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only  01h ADCTRIG1 - CPU1 Timer 0, TINT0n  02h ADCTRIG2 - CPU1 Timer 1, TINT1n  03h ADCTRIG3 - CPU1 Timer 2, TINT2n  04h ADCTRIG4 - GPIO, Input X-Bar INPUT5  05h ADCTRIG5 - ePWM1, ADCSOCA  06h ADCTRIG6 - ePWM1, ADCSOCB  07h ADCTRIG7 - ePWM2, ADCSOCA  08h ADCTRIG8 - ePWM2, ADCSOCB  09h ADCTRIG9 - ePWM3, ADCSOCA  0Ah ADCTRIG10 - ePWM3, ADCSOCB  0Bh ADCTRIG11 - ePWM4, ADCSOCA  0Ch ADCTRIG12 - ePWM4, ADCSOCB  0Dh ADCTRIG13 - ePWM5, ADCSOCA  0Eh ADCTRIG14 - ePWM5, ADCSOCB  0Fh ADCTRIG15 - ePWM6, ADCSOCA  10h ADCTRIG16 - ePWM6, ADCSOCB  11h ADCTRIG17 - ePWM7, ADCSOCA  12h ADCTRIG18 - ePWM7, ADCSOCB  13h ADCTRIG19 - ePWM8, ADCSOCA  14h ADCTRIG20 - ePWM8, ADCSOCB  15h ADCTRIG21 - ePWM9, ADCSOCA  16h ADCTRIG22 - ePWM9, ADCSOCB  17h ADCTRIG23 - ePWM10, ADCSOCA  18h ADCTRIG24 - ePWM10, ADCSOCB  19h ADCTRIG25 - ePWM11, ADCSOCA  1Ah ADCTRIG26 - ePWM11, ADCSOCB  1Bh ADCTRIG27 - ADC_REP1TRIG  1Ch ADCTRIG28 - ADC_REP2TRIG  1Dh - 1Eh - Reserved  1Fh ADCTRIG31 - ePWM12, ADCSOCA  20h ADCTRIG32 - ePWM12, ADCSOCB  21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-85. ADCSOC7CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC7 Channel Select. Selects the channel to be converted when SOC7 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	SOC7 Sample Cap Reset Select : Resets sample cap after conversion. 0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion Reset type: SYSRSn
8-0	ACQPS	R/W	0h	SOC7 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration. 000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide Reset type: SYSRSn

### 15.15.3.24 ADCSOC8CTL Register (Offset = 2Ah) [Reset = 0000200h]

ADCSOC8CTL is shown in [Figure 15-104](#) and described in [Table 15-86](#).

Return to the [Summary Table](#).

ADC SOC8 Control Register

**Figure 15-104. ADCSOC8CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-86. ADCSOC8CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC8 External Channel Mux Select. Selects the external mux combination to output when SOC8 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 15-86. ADCSOC8CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC8 Trigger Source Select. Along with the SOC8 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC8 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC8s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCB                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCB                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCB                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCB                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCB                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCB                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCB                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCB                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCB                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCB                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCB                      1Bh ADCTRIG27 - ADC_REP1TRIG                      1Ch ADCTRIG28 - ADC_REP2TRIG                      1Dh - 1Eh - Reserved                      1Fh ADCTRIG31 - ePWM12, ADCSOCA                      20h ADCTRIG32 - ePWM12, ADCSOCB                      21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-86. ADCSOC8CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC8 Channel Select. Selects the channel to be converted when SOC8 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	<p>SOC8 Sample Cap Reset Select : Resets sample cap after conversion.</p> <p>0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion</p> <p>Reset type: SYSRSn</p>
8-0	ACQPS	R/W	0h	<p>SOC8 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p>

**15.15.3.25 ADCSOC9CTL Register (Offset = 2Ch) [Reset = 0000200h]**

 ADCSOC9CTL is shown in [Figure 15-105](#) and described in [Table 15-87](#).

 Return to the [Summary Table](#).

ADC SOC9 Control Register

**Figure 15-105. ADCSOC9CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-87. ADCSOC9CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC9 External Channel Mux Select. Selects the external mux combination to output when SOC9 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRStn
27	RESERVED	R	0h	Reserved



**Table 15-87. ADCSOC9CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC9 Trigger Source Select. Along with the SOC9 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC9 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC9s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only            01h ADCTRIG1 - CPU1 Timer 0, TINT0n            02h ADCTRIG2 - CPU1 Timer 1, TINT1n            03h ADCTRIG3 - CPU1 Timer 2, TINT2n            04h ADCTRIG4 - GPIO, Input X-Bar INPUT5            05h ADCTRIG5 - ePWM1, ADCSOCA            06h ADCTRIG6 - ePWM1, ADCSOCB            07h ADCTRIG7 - ePWM2, ADCSOCA            08h ADCTRIG8 - ePWM2, ADCSOCB            09h ADCTRIG9 - ePWM3, ADCSOCA            0Ah ADCTRIG10 - ePWM3, ADCSOCB            0Bh ADCTRIG11 - ePWM4, ADCSOCA            0Ch ADCTRIG12 - ePWM4, ADCSOCB            0Dh ADCTRIG13 - ePWM5, ADCSOCA            0Eh ADCTRIG14 - ePWM5, ADCSOCB            0Fh ADCTRIG15 - ePWM6, ADCSOCA            10h ADCTRIG16 - ePWM6, ADCSOCB            11h ADCTRIG17 - ePWM7, ADCSOCA            12h ADCTRIG18 - ePWM7, ADCSOCB            13h ADCTRIG19 - ePWM8, ADCSOCA            14h ADCTRIG20 - ePWM8, ADCSOCB            15h ADCTRIG21 - ePWM9, ADCSOCA            16h ADCTRIG22 - ePWM9, ADCSOCB            17h ADCTRIG23 - ePWM10, ADCSOCA            18h ADCTRIG24 - ePWM10, ADCSOCB            19h ADCTRIG25 - ePWM11, ADCSOCA            1Ah ADCTRIG26 - ePWM11, ADCSOCB            1Bh ADCTRIG27 - ADC_REP1TRIG            1Ch ADCTRIG28 - ADC_REP2TRIG            1Dh - 1Eh - Reserved            1Fh ADCTRIG31 - ePWM12, ADCSOCA            20h ADCTRIG32 - ePWM12, ADCSOCB            21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-87. ADCSOC9CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC9 Channel Select. Selects the channel to be converted when SOC9 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	SOC9 Sample Cap Reset Select : Resets sample cap after conversion. 0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion Reset type: SYSRSn
8-0	ACQPS	R/W	0h	SOC9 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration. 000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide Reset type: SYSRSn

### 15.15.3.26 ADCSOC10CTL Register (Offset = 2Eh) [Reset = 0000200h]

ADCSOC10CTL is shown in [Figure 15-106](#) and described in [Table 15-88](#).

Return to the [Summary Table](#).

ADC SOC10 Control Register

**Figure 15-106. ADCSOC10CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-88. ADCSOC10CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC10 External Channel Mux Select. Selects the external mux combination to output when SOC10 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 15-88. ADCSOC10CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC10 Trigger Source Select. Along with the SOC10 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC10 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC10s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCA                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCA                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCA                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCA                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCA                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCA                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCA                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCA                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCA                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCA                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCA                      1Bh ADCTRIG27 - ADC_REP1TRIG                      1Ch ADCTRIG28 - ADC_REP2TRIG                      1Dh - 1Eh - Reserved                      1Fh ADCTRIG31 - ePWM12, ADCSOCA                      20h ADCTRIG32 - ePWM12, ADCSOCA                      21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-88. ADCSOC10CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC10 Channel Select. Selects the channel to be converted when SOC10 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	<p>SOC10 Sample Cap Reset Select : Resets sample cap after conversion.</p> <p>0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion</p> <p>Reset type: SYSRSn</p>
8-0	ACQPS	R/W	0h	<p>SOC10 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p>

### 15.15.3.27 ADCSOC11CTL Register (Offset = 30h) [Reset = 0000200h]

ADCSOC11CTL is shown in [Figure 15-107](#) and described in [Table 15-89](#).

Return to the [Summary Table](#).

ADC SOC11 Control Register

**Figure 15-107. ADCSOC11CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-89. ADCSOC11CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC11 External Channel Mux Select. Selects the external mux combination to output when SOC11 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 15-89. ADCSOC11CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC11 Trigger Source Select. Along with the SOC11 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC11 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC11s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only  01h ADCTRIG1 - CPU1 Timer 0, TINT0n  02h ADCTRIG2 - CPU1 Timer 1, TINT1n  03h ADCTRIG3 - CPU1 Timer 2, TINT2n  04h ADCTRIG4 - GPIO, Input X-Bar INPUT5  05h ADCTRIG5 - ePWM1, ADCSOCA  06h ADCTRIG6 - ePWM1, ADCSOCB  07h ADCTRIG7 - ePWM2, ADCSOCA  08h ADCTRIG8 - ePWM2, ADCSOCB  09h ADCTRIG9 - ePWM3, ADCSOCA  0Ah ADCTRIG10 - ePWM3, ADCSOCB  0Bh ADCTRIG11 - ePWM4, ADCSOCA  0Ch ADCTRIG12 - ePWM4, ADCSOCB  0Dh ADCTRIG13 - ePWM5, ADCSOCA  0Eh ADCTRIG14 - ePWM5, ADCSOCB  0Fh ADCTRIG15 - ePWM6, ADCSOCA  10h ADCTRIG16 - ePWM6, ADCSOCB  11h ADCTRIG17 - ePWM7, ADCSOCA  12h ADCTRIG18 - ePWM7, ADCSOCB  13h ADCTRIG19 - ePWM8, ADCSOCA  14h ADCTRIG20 - ePWM8, ADCSOCB  15h ADCTRIG21 - ePWM9, ADCSOCA  16h ADCTRIG22 - ePWM9, ADCSOCB  17h ADCTRIG23 - ePWM10, ADCSOCA  18h ADCTRIG24 - ePWM10, ADCSOCB  19h ADCTRIG25 - ePWM11, ADCSOCA  1Ah ADCTRIG26 - ePWM11, ADCSOCB  1Bh ADCTRIG27 - ADC_REP1TRIG  1Ch ADCTRIG28 - ADC_REP2TRIG  1Dh - 1Eh - Reserved  1Fh ADCTRIG31 - ePWM12, ADCSOCA  20h ADCTRIG32 - ePWM12, ADCSOCB  21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-89. ADCSOC11CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC11 Channel Select. Selects the channel to be converted when SOC11 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	SOC11 Sample Cap Reset Select : Resets sample cap after conversion. 0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion Reset type: SYSRSn
8-0	ACQPS	R/W	0h	SOC11 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration. 000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide Reset type: SYSRSn



### 15.15.3.28 ADCSOC12CTL Register (Offset = 32h) [Reset = 0000200h]

ADCSOC12CTL is shown in [Figure 15-108](#) and described in [Table 15-90](#).

Return to the [Summary Table](#).

ADC SOC12 Control Register

**Figure 15-108. ADCSOC12CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-90. ADCSOC12CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC12 External Channel Mux Select. Selects the external mux combination to output when SOC12 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 15-90. ADCSOC12CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC12 Trigger Source Select. Along with the SOC12 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC12 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC12s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCB                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCB                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCB                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCB                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCB                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCB                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCB                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCB                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCB                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCB                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCB                      1Bh ADCTRIG27 - ADC_REP1TRIG                      1Ch ADCTRIG28 - ADC_REP2TRIG                      1Dh - 1Eh - Reserved                      1Fh ADCTRIG31 - ePWM12, ADCSOCA                      20h ADCTRIG32 - ePWM12, ADCSOCB                      21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-90. ADCSOC12CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC12 Channel Select. Selects the channel to be converted when SOC12 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	<p>SOC12 Sample Cap Reset Select : Resets sample cap after conversion.</p> <p>0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion</p> <p>Reset type: SYSRSn</p>
8-0	ACQPS	R/W	0h	<p>SOC12 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p>

**15.15.3.29 ADCSOC13CTL Register (Offset = 34h) [Reset = 0000200h]**

 ADCSOC13CTL is shown in [Figure 15-109](#) and described in [Table 15-91](#).

 Return to the [Summary Table](#).

ADC SOC13 Control Register

**Figure 15-109. ADCSOC13CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-91. ADCSOC13CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC13 External Channel Mux Select. Selects the external mux combination to output when SOC13 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRStn
27	RESERVED	R	0h	Reserved

**Table 15-91. ADCSOC13CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC13 Trigger Source Select. Along with the SOC13 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC13 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC's in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only  01h ADCTRIG1 - CPU1 Timer 0, TINT0n  02h ADCTRIG2 - CPU1 Timer 1, TINT1n  03h ADCTRIG3 - CPU1 Timer 2, TINT2n  04h ADCTRIG4 - GPIO, Input X-Bar INPUT5  05h ADCTRIG5 - ePWM1, ADCSOCA  06h ADCTRIG6 - ePWM1, ADCSOCB  07h ADCTRIG7 - ePWM2, ADCSOCA  08h ADCTRIG8 - ePWM2, ADCSOCB  09h ADCTRIG9 - ePWM3, ADCSOCA  0Ah ADCTRIG10 - ePWM3, ADCSOCB  0Bh ADCTRIG11 - ePWM4, ADCSOCA  0Ch ADCTRIG12 - ePWM4, ADCSOCB  0Dh ADCTRIG13 - ePWM5, ADCSOCA  0Eh ADCTRIG14 - ePWM5, ADCSOCB  0Fh ADCTRIG15 - ePWM6, ADCSOCA  10h ADCTRIG16 - ePWM6, ADCSOCB  11h ADCTRIG17 - ePWM7, ADCSOCA  12h ADCTRIG18 - ePWM7, ADCSOCB  13h ADCTRIG19 - ePWM8, ADCSOCA  14h ADCTRIG20 - ePWM8, ADCSOCB  15h ADCTRIG21 - ePWM9, ADCSOCA  16h ADCTRIG22 - ePWM9, ADCSOCB  17h ADCTRIG23 - ePWM10, ADCSOCA  18h ADCTRIG24 - ePWM10, ADCSOCB  19h ADCTRIG25 - ePWM11, ADCSOCA  1Ah ADCTRIG26 - ePWM11, ADCSOCB  1Bh ADCTRIG27 - ADC_REP1TRIG  1Ch ADCTRIG28 - ADC_REP2TRIG  1Dh - 1Eh - Reserved  1Fh ADCTRIG31 - ePWM12, ADCSOCA  20h ADCTRIG32 - ePWM12, ADCSOCB  21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-91. ADCSOC13CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC13 Channel Select. Selects the channel to be converted when SOC13 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	SOC13 Sample Cap Reset Select : Resets sample cap after conversion. 0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion Reset type: SYSRSn
8-0	ACQPS	R/W	0h	SOC13 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration. 000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide Reset type: SYSRSn

### 15.15.3.30 ADCSOC14CTL Register (Offset = 36h) [Reset = 0000200h]

ADCSOC14CTL is shown in [Figure 15-110](#) and described in [Table 15-92](#).

Return to the [Summary Table](#).

ADC SOC14 Control Register

**Figure 15-110. ADCSOC14CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-92. ADCSOC14CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC14 External Channel Mux Select. Selects the external mux combination to output when SOC14 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 15-92. ADCSOC14CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC14 Trigger Source Select. Along with the SOC14 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC14 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC's in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCB                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCB                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCB                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCB                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCB                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCB                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCB                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCB                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCB                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCB                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCB                      1Bh ADCTRIG27 - ADC_REP1TRIG                      1Ch ADCTRIG28 - ADC_REP2TRIG                      1Dh - 1Eh - Reserved                      1Fh ADCTRIG31 - ePWM12, ADCSOCA                      20h ADCTRIG32 - ePWM12, ADCSOCB                      21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>



**Table 15-92. ADCSOC14CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC14 Channel Select. Selects the channel to be converted when SOC14 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	<p>SOC14 Sample Cap Reset Select : Resets sample cap after conversion.</p> <p>0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion</p> <p>Reset type: SYSRSn</p>
8-0	ACQPS	R/W	0h	<p>SOC14 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p>

### 15.15.3.31 ADCSOC15CTL Register (Offset = 38h) [Reset = 0000200h]

ADCSOC15CTL is shown in [Figure 15-111](#) and described in [Table 15-93](#).

Return to the [Summary Table](#).

ADC SOC15 Control Register

**Figure 15-111. ADCSOC15CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		SAMPCAPRES ETDISABLE	ACQPS
R/W-0h	R/W-0h			R/W-0h		R/W-1h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 15-93. ADCSOC15CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC15 External Channel Mux Select. Selects the external mux combination to output when SOC15 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRStn
27	RESERVED	R	0h	Reserved

**Table 15-93. ADCSOC15CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC15 Trigger Source Select. Along with the SOC15 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC15 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC15 in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only  01h ADCTRIG1 - CPU1 Timer 0, TINT0n  02h ADCTRIG2 - CPU1 Timer 1, TINT1n  03h ADCTRIG3 - CPU1 Timer 2, TINT2n  04h ADCTRIG4 - GPIO, Input X-Bar INPUT5  05h ADCTRIG5 - ePWM1, ADCSOCA  06h ADCTRIG6 - ePWM1, ADCSOCB  07h ADCTRIG7 - ePWM2, ADCSOCA  08h ADCTRIG8 - ePWM2, ADCSOCB  09h ADCTRIG9 - ePWM3, ADCSOCA  0Ah ADCTRIG10 - ePWM3, ADCSOCB  0Bh ADCTRIG11 - ePWM4, ADCSOCA  0Ch ADCTRIG12 - ePWM4, ADCSOCB  0Dh ADCTRIG13 - ePWM5, ADCSOCA  0Eh ADCTRIG14 - ePWM5, ADCSOCB  0Fh ADCTRIG15 - ePWM6, ADCSOCA  10h ADCTRIG16 - ePWM6, ADCSOCB  11h ADCTRIG17 - ePWM7, ADCSOCA  12h ADCTRIG18 - ePWM7, ADCSOCB  13h ADCTRIG19 - ePWM8, ADCSOCA  14h ADCTRIG20 - ePWM8, ADCSOCB  15h ADCTRIG21 - ePWM9, ADCSOCA  16h ADCTRIG22 - ePWM9, ADCSOCB  17h ADCTRIG23 - ePWM10, ADCSOCA  18h ADCTRIG24 - ePWM10, ADCSOCB  19h ADCTRIG25 - ePWM11, ADCSOCA  1Ah ADCTRIG26 - ePWM11, ADCSOCB  1Bh ADCTRIG27 - ADC_REP1TRIG  1Ch ADCTRIG28 - ADC_REP2TRIG  1Dh - 1Eh - Reserved  1Fh ADCTRIG31 - ePWM12, ADCSOCA  20h ADCTRIG32 - ePWM12, ADCSOCB  21h - 3Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 15-93. ADCSOC15CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC15 Channel Select. Selects the channel to be converted when SOC15 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	SAMPCAPRESETDISABLE	R/W	1h	SOC15 Sample Cap Reset Select : Resets sample cap after conversion. 0 - The sample cap is reset after each conversion 1 - The sample cap is not reset after each conversion Reset type: SYSRSn
8-0	ACQPS	R/W	0h	SOC15 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration. 000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide Reset type: SYSRSn

### 15.15.3.32 ADCEVTSTAT Register (Offset = 5Ah) [Reset = 0000h]

ADCEVTSTAT is shown in [Figure 15-112](#) and described in [Table 15-94](#).

Return to the [Summary Table](#).

ADC Event Status Register

**Figure 15-112. ADCEVTSTAT Register**

15	14	13	12	11	10	9	8
RESERVED	PPB4ZERO	PPB4TRIPLO	PPB4TRIPHI	RESERVED	PPB3ZERO	PPB3TRIPLO	PPB3TRIPHI
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	PPB2ZERO	PPB2TRIPLO	PPB2TRIPHI	RESERVED	PPB1ZERO	PPB1TRIPLO	PPB1TRIPHI
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 15-94. ADCEVTSTAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	PPB4ZERO	R	0h	Post Processing Block 4 Zero Crossing Flag. When set indicates the ADCPPB4RESULT register has changed sign. This bit is gated by EOC signal. Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
13	PPB4TRIPLO	R	0h	Post Processing Block 4 Trip Low Flag. When set indicates a digital compare trip low event has occurred. Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
12	PPB4TRIPHI	R	0h	Post Processing Block 4 Trip High Flag. When set indicates a digital compare trip high event has occurred. Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
11	RESERVED	R	0h	Reserved
10	PPB3ZERO	R	0h	Post Processing Block 3 Zero Crossing Flag. When set indicates the ADCPPB3RESULT register has changed sign. This bit is gated by EOC signal. Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn

**Table 15-94. ADCEVTSTAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	PPB3TRIPLO	R	0h	<p>Post Processing Block 3 Trip Low Flag. When set indicates a digital compare trip low event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>
8	PPB3TRIPHI	R	0h	<p>Post Processing Block 3 Trip High Flag. When set indicates a digital compare trip high event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>
7	RESERVED	R	0h	Reserved
6	PPB2ZERO	R	0h	<p>Post Processing Block 2 Zero Crossing Flag. When set indicates the ADCPPB2RESULT register has changed sign. This bit is gated by EOC signal.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>
5	PPB2TRIPLO	R	0h	<p>Post Processing Block 2 Trip Low Flag. When set indicates a digital compare trip low event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>
4	PPB2TRIPHI	R	0h	<p>Post Processing Block 2 Trip High Flag. When set indicates a digital compare trip high event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>
3	RESERVED	R	0h	Reserved
2	PPB1ZERO	R	0h	<p>Post Processing Block 1 Zero Crossing Flag. When set indicates the ADCPPB1RESULT register has changed sign. This bit is gated by EOC signal.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>

**Table 15-94. ADCEVTSTAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	PPB1TRIPLO	R	0h	<p>Post Processing Block 1 Trip Low Flag. When set indicates a digital compare trip low event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>
0	PPB1TRIPHI	R	0h	<p>Post Processing Block 1 Trip High Flag. When set indicates a digital compare trip high event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>

### 15.15.3.33 ADCEVTCLR Register (Offset = 5Ch) [Reset = 0000h]

ADCEVTCLR is shown in [Figure 15-113](#) and described in [Table 15-95](#).

Return to the [Summary Table](#).

ADC Event Clear Register

**Figure 15-113. ADCEVTCLR Register**

15	14	13	12	11	10	9	8
RESERVED	PPB4ZERO	PPB4TRIPLO	PPB4TRIPHI	RESERVED	PPB3ZERO	PPB3TRIPLO	PPB3TRIPHI
R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	PPB2ZERO	PPB2TRIPLO	PPB2TRIPHI	RESERVED	PPB1ZERO	PPB1TRIPLO	PPB1TRIPHI
R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 15-95. ADCEVTCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	PPB4ZERO	R-0/W1S	0h	Post Processing Block 4 Zero Crossing Clear. Clears the corresponding zero crossing flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
13	PPB4TRIPLO	R-0/W1S	0h	Post Processing Block 4 Trip Low Clear. Clears the corresponding trip low flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
12	PPB4TRIPHI	R-0/W1S	0h	Post Processing Block 4 Trip High Clear. Clears the corresponding trip high flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
11	RESERVED	R	0h	Reserved
10	PPB3ZERO	R-0/W1S	0h	Post Processing Block 3 Zero Crossing Clear. Clears the corresponding zero crossing flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
9	PPB3TRIPLO	R-0/W1S	0h	Post Processing Block 3 Trip Low Clear. Clears the corresponding trip low flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
8	PPB3TRIPHI	R-0/W1S	0h	Post Processing Block 3 Trip High Clear. Clears the corresponding trip high flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6	PPB2ZERO	R-0/W1S	0h	Post Processing Block 2 Zero Crossing Clear. Clears the corresponding zero crossing flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn



**Table 15-95. ADCEVTCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	PPB2TRIPLO	R-0/W1S	0h	Post Processing Block 2 Trip Low Clear. Clears the corresponding trip low flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
4	PPB2TRIPHI	R-0/W1S	0h	Post Processing Block 2 Trip High Clear. Clears the corresponding trip high flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	PPB1ZERO	R-0/W1S	0h	Post Processing Block 1 Zero Crossing Clear. Clears the corresponding zero crossing flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
1	PPB1TRIPLO	R-0/W1S	0h	Post Processing Block 1 Trip Low Clear. Clears the corresponding trip low flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
0	PPB1TRIPHI	R-0/W1S	0h	Post Processing Block 1 Trip High Clear. Clears the corresponding trip high flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn

### 15.15.3.34 ADCEVTSEL Register (Offset = 5Eh) [Reset = 0000h]

ADCEVTSEL is shown in [Figure 15-114](#) and described in [Table 15-96](#).

Return to the [Summary Table](#).

ADC Event Selection Register

**Figure 15-114. ADCEVTSEL Register**

15	14	13	12	11	10	9	8
RESERVED	PPB4ZERO	PPB4TRIPLO	PPB4TRIPHI	RESERVED	PPB3ZERO	PPB3TRIPLO	PPB3TRIPHI
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	PPB2ZERO	PPB2TRIPLO	PPB2TRIPHI	RESERVED	PPB1ZERO	PPB1TRIPLO	PPB1TRIPHI
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h

**Table 15-96. ADCEVTSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	PPB4ZERO	R/W	0h	Post Processing Block 4 Zero Crossing Event Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
13	PPB4TRIPLO	R/W	0h	Post Processing Block 4 Trip Low Event Enable. Setting this bit allows the corresponding rising trip low flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
12	PPB4TRIPHI	R/W	0h	Post Processing Block 4 Trip High Event Enable. Setting this bit allows the corresponding rising trip high flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
11	RESERVED	R	0h	Reserved
10	PPB3ZERO	R/W	0h	Post Processing Block 3 Zero Crossing Event Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
9	PPB3TRIPLO	R/W	0h	Post Processing Block 3 Trip Low Event Enable. Setting this bit allows the corresponding rising trip low flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
8	PPB3TRIPHI	R/W	0h	Post Processing Block 3 Trip High Event Enable. Setting this bit allows the corresponding rising trip high flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6	PPB2ZERO	R/W	0h	Post Processing Block 2 Zero Crossing Event Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn

**Table 15-96. ADCEVTSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	PPB2TRIPLO	R/W	0h	Post Processing Block 2 Trip Low Event Enable. Setting this bit allows the corresponding rising trip low flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
4	PPB2TRIPHI	R/W	0h	Post Processing Block 2 Trip High Event Enable. Setting this bit allows the corresponding rising trip high flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	PPB1ZERO	R/W	0h	Post Processing Block 1 Zero Crossing Event Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
1	PPB1TRIPLO	R/W	0h	Post Processing Block 1 Trip Low Event Enable. Setting this bit allows the corresponding rising trip low flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
0	PPB1TRIPHI	R/W	0h	Post Processing Block 1 Trip High Event Enable. Setting this bit allows the corresponding rising trip high flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn

### 15.15.3.35 ADCEVTINTSEL Register (Offset = 60h) [Reset = 0000h]

ADCEVTINTSEL is shown in [Figure 15-115](#) and described in [Table 15-97](#).

Return to the [Summary Table](#).

ADC Event Interrupt Selection Register

**Figure 15-115. ADCEVTINTSEL Register**

15	14	13	12	11	10	9	8
RESERVED	PPB4ZERO	PPB4TRIPLO	PPB4TRIPHI	RESERVED	PPB3ZERO	PPB3TRIPLO	PPB3TRIPHI
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	PPB2ZERO	PPB2TRIPLO	PPB2TRIPHI	RESERVED	PPB1ZERO	PPB1TRIPLO	PPB1TRIPHI
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h

**Table 15-97. ADCEVTINTSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	PPB4ZERO	R/W	0h	Post Processing Block 4 Zero Crossing Interrupt Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
13	PPB4TRIPLO	R/W	0h	Post Processing Block 4 Trip Low Interrupt Enable. Setting this bit allows the corresponding rising trip low flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
12	PPB4TRIPHI	R/W	0h	Post Processing Block 4 Trip High Interrupt Enable. Setting this bit allows the corresponding rising trip high flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
11	RESERVED	R	0h	Reserved
10	PPB3ZERO	R/W	0h	Post Processing Block 3 Zero Crossing Interrupt Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
9	PPB3TRIPLO	R/W	0h	Post Processing Block 3 Trip Low Interrupt Enable. Setting this bit allows the corresponding rising trip low flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
8	PPB3TRIPHI	R/W	0h	Post Processing Block 3 Trip High Interrupt Enable. Setting this bit allows the corresponding rising trip high flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6	PPB2ZERO	R/W	0h	Post Processing Block 2 Zero Crossing Interrupt Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn

**Table 15-97. ADCEVTINTSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	PPB2TRIPLO	R/W	0h	Post Processing Block 2 Trip Low Interrupt Enable. Setting this bit allows the corresponding rising trip low flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
4	PPB2TRIPHI	R/W	0h	Post Processing Block 2 Trip High Interrupt Enable. Setting this bit allows the corresponding rising trip high flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	PPB1ZERO	R/W	0h	Post Processing Block 1 Zero Crossing Interrupt Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
1	PPB1TRIPLO	R/W	0h	Post Processing Block 1 Trip Low Interrupt Enable. Setting this bit allows the corresponding rising trip low flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
0	PPB1TRIPHI	R/W	0h	Post Processing Block 1 Trip High Interrupt Enable. Setting this bit allows the corresponding rising trip high flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn

### 15.15.3.36 ADCCOUNTER Register (Offset = 63h) [Reset = 0000h]

ADCCOUNTER is shown in [Figure 15-116](#) and described in [Table 15-98](#).

Return to the [Summary Table](#).

ADC Counter Register

**Figure 15-116. ADCCOUNTER Register**

15	14	13	12	11	10	9	8
RESERVED				FREECOUNT			
R-0h				R-0h			
7	6	5	4	3	2	1	0
FREECOUNT							
R-0h							

**Table 15-98. ADCCOUNTER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	FREECOUNT	R	0h	ADC Free Running Counter Value. This bit field reflects the status of the free running ADC counter. Reset type: SYSRSn

### 15.15.3.37 ADCREV Register (Offset = 64h) [Reset = 0105h]

ADCREV is shown in [Figure 15-117](#) and described in [Table 15-99](#).

Return to the [Summary Table](#).

ADC Revision Register

**Figure 15-117. ADCREV Register**

15	14	13	12	11	10	9	8
REV							
R-1h							
7	6	5	4	3	2	1	0
TYPE							
R-5h							

**Table 15-99. ADCREV Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	REV	R	1h	ADC Revision. To allow documentation of differences between revisions. First version is labeled as 00h. Reset type: SYSRSn
7-0	TYPE	R	5h	ADC Type. Always set to 5 for this ADC. Reset type: SYSRSn

### 15.15.3.38 ADCOFFTRIM Register (Offset = 65h) [Reset = 0000h]

ADCOFFTRIM is shown in [Figure 15-118](#) and described in [Table 15-100](#).

Return to the [Summary Table](#).

ADC Offset Trim Register

**Figure 15-118. ADCOFFTRIM Register**

15	14	13	12	11	10	9	8
RESERVED				OFFTRIM			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
OFFTRIM							
R/W-0h							

**Table 15-100. ADCOFFTRIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	OFFTRIM	R/W	0h	ADC Offset Trim. Adjusts the conversion results of the converter up or down to account for offset error in the ADC. Range is +2047 steps to -2048 steps (2's compliment format). Reset type: XRSn



### 15.15.3.39 ADCCONFIG2 Register (Offset = 66h) [Reset = 0000000h]

ADCCONFIG2 is shown in [Figure 15-119](#) and described in [Table 15-101](#).

Return to the [Summary Table](#).

ADC Config Register Upper 32 bits

**Figure 15-119. ADCCONFIG2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED						TESTANA1_CONFIG	
R/W-0h						R/W-0h	

**Table 15-101. ADCCONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R/W	0h	Reserved
1-0	TESTANA1_CONFIG	R/W	0h	ADC Configuration. This bit field is used for selecting Internal nodes on TESTANA1 00: VREFN 10: Input Mux output x1: Invalid Reset type: SYSRSn

### 15.15.3.40 ADCPPB1CONFIG Register (Offset = 6Ah) [Reset = 0000h]

ADCPPB1CONFIG is shown in [Figure 15-120](#) and described in [Table 15-102](#).

Return to the [Summary Table](#).

ADC PPB{#} Config Register

**Figure 15-120. ADCPPB1CONFIG Register**

15		14		13		12		11		10		9		8	
RESERVED													DELTAEN		
R-0h													R/W-0h		
7		6		5		4		3		2		1		0	
TWOSCOMPEN		ABSEN		CBCEN		RESERVED		CONFIG							
R/W-0h		R/W-0h		R/W-0h		R-0h		R/W-0h							

**Table 15-102. ADCPPB1CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	DELTAEN	R/W	0h	ADC Post Processing Block 1 enable delta (difference) from last sample calculation. When set, the ADCPPB1RESULT register will contain the difference between the most recent conversion result and the last value that would have been loaded into the ADCPPB1RESULT (if the delta calculation wasn't enabled). The delta calculation occurs after OFFREF, TWOSCOMPEN, and ABSEN calculations are applied. 0 Delta calculation disabled: no modification to ADCPPB1RESULT 1 $ADCPPB1RESULT = ADCPPB1RESULT[t] - ADCPPB1RESULT[t - 1]$ Where ADCPPB1RESULT' is the value that would have been loaded into ADCPPB1RESULT without delta calculation Reset type: SYSRSn
7	TWOSCOMPEN	R/W	0h	ADC Post Processing Block 1 Two's Complement Enable. When set this bit enables the post conversion hardware processing circuit that performs a two's complement on the output of the offset/reference subtraction unit before storing the result in the ADCPPB1RESULT register. 0 $ADCPPB1RESULT = ADCRESULTx - ADCPPB1OFFREF$ 1 $ADCPPB1RESULT = ADCPPB1OFFREF - ADCRESULTx$ Reset type: SYSRSn
6	ABSEN	R/W	0h	ADC Post Processing Block 1 Absolute Value Enable. When set this bit enables absolute value calculation on the ADCRESULTx associated with ADCPPB1. This occurs before the TWOSCOMPEN logic is evaluated (so enabling both TWOSCOMPEN and ABSEN will always result in a negative value stored in ADCPPBxRESULT) 0 $ADCPPB1RESULT = ADCRESULTx - ADCPPB1OFFREF$ 1 $ADCPPB1RESULT = \text{abs}(ADCRESULTx - ADCPPB1OFFREF)$ Reset type: SYSRSn
5	CBCEN	R/W	0h	ADC Post Processing Block Cycle By Cycle Enable. When set, this bit enables the post conversion hardware processing circuit to automatically clear the ADCEVTSTAT on a conversion if the event condition is no longer present. Reset type: SYSRSn
4	RESERVED	R	0h	Reserved

**Table 15-102. ADCPPB1CONFIG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	CONFIG	R/W	0h	<p>ADC Post Processing Block {#} Configuration. This bit field defines which SOC/EOC/RESULT is associated with this post processing block.</p> <p>0000 SOC0/EOC0/RESULT0 is associated with post processing block {#}</p> <p>0001 SOC1/EOC1/RESULT1 is associated with post processing block {#}</p> <p>0010 SOC2/EOC2/RESULT2 is associated with post processing block {#}</p> <p>0011 SOC3/EOC3/RESULT3 is associated with post processing block {#}</p> <p>0100 SOC4/EOC4/RESULT4 is associated with post processing block {#}</p> <p>0101 SOC5/EOC5/RESULT5 is associated with post processing block {#}</p> <p>0110 SOC6/EOC6/RESULT6 is associated with post processing block {#}</p> <p>0111 SOC7/EOC7/RESULT7 is associated with post processing block {#}</p> <p>1000 SOC8/EOC8/RESULT8 is associated with post processing block {#}</p> <p>1001 SOC9/EOC9/RESULT9 is associated with post processing block {#}</p> <p>1010 SOC10/EOC10/RESULT10 is associated with post processing block {#}</p> <p>1011 SOC11/EOC11/RESULT11 is associated with post processing block {#}</p> <p>1100 SOC12/EOC12/RESULT12 is associated with post processing block {#}</p> <p>1101 SOC13/EOC13/RESULT13 is associated with post processing block {#}</p> <p>1110 SOC14/EOC14/RESULT14 is associated with post processing block {#}</p> <p>1111 SOC15/EOC15/RESULT15 is associated with post processing block {#}</p> <p>Reset type: SYSRSn</p>

### 15.15.3.41 ADCPPB1STAMP Register (Offset = 6Bh) [Reset = 0000h]

ADCPPB1STAMP is shown in [Figure 15-121](#) and described in [Table 15-103](#).

Return to the [Summary Table](#).

ADC PPB1 Sample Delay Time Stamp Register

**Figure 15-121. ADCPPB1STAMP Register**

15	14	13	12	11	10	9	8
RESERVED				DLYSTAMP			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DLYSTAMP							
R-0h							

**Table 15-103. ADCPPB1STAMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DLYSTAMP	R	0h	ADC Post Processing Block 1 Delay Time Stamp. When an SOC starts sampling the value contained in REQSTAMP is subtracted from the value in ADCCOUNTER.FREECOUNT and loaded into this bit field, thereby giving the number of system clock cycles delay between the SOC trigger and the actual start of the sample. Reset type: SYSRSn

### 15.15.3.42 ADCPPB1OFFCAL Register (Offset = 6Ch) [Reset = 0000h]

ADCPPB1OFFCAL is shown in [Figure 15-122](#) and described in [Table 15-104](#).

Return to the [Summary Table](#).

ADC PPB1 Offset Calibration Register

**Figure 15-122. ADCPPB1OFFCAL Register**

15	14	13	12	11	10	9	8
RESERVED						OFFCAL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
OFFCAL							
R/W-0h							

**Table 15-104. ADCPPB1OFFCAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	OFFCAL	R/W	0h	<p>ADC Post Processing Block 1 Offset Correction. This bit field can be used to digitally remove any system level offset inherent in the ADCIN circuit. This 10-bit signed value is subtracted from the ADC output before being stored in the ADCRESULT register.</p> <p>000h No change. The ADC output is stored directly into ADCRESULT.</p> <p>001h ADC output - 1 is stored into ADCRESULT.</p> <p>002h ADC output - 2 is stored into ADCRESULT.</p> <p>...</p> <p>200h ADC output + 512 is stored into ADCRESULT.</p> <p>...</p> <p>3FFh ADC output + 1 is stored into ADCRESULT.</p> <p>NOTE: In 16-bit mode, the subtraction will saturate at 0000h and FFFFh before being stored into the ADCRESULT register. In 12-bit mode, the subtraction will saturate at 0000h and 0FFFh before being stored into the ADCRESULT register.</p> <p>Note: in the case that multiple PPBs point to the same SOC, only the OFFCAL of the lowest numbered PPB will be applied.</p> <p>Reset type: SYSRSn</p>

### 15.15.3.43 ADCPPB1OFFREF Register (Offset = 6Dh) [Reset = 0000h]

ADCPPB1OFFREF is shown in [Figure 15-123](#) and described in [Table 15-105](#).

Return to the [Summary Table](#).

ADC PPB1 Offset Reference Register

**Figure 15-123. ADCPPB1OFFREF Register**

15	14	13	12	11	10	9	8
OFFREF							
R/W-0h							
7	6	5	4	3	2	1	0
OFFREF							
R/W-0h							

**Table 15-105. ADCPPB1OFFREF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	OFFREF	R/W	0h	ADC Post Processing Block 1 Offset Correction. This bit field can be used to either calculate the feedback error or convert a unipolar signal to bipolar by subtracting a reference value. This 16-bit unsigned value is subtracted from the ADCRESULT register before being passed through an optional two's complement function and stored in the ADCPPB1RESULT register. This subtraction is not saturated. 0000h No change. The ADCRESULT value is passed on. 0001h ADCRESULT - 1 is passed on. 0002h ADCRESULT - 2 is passed on. ... 8000h ADCRESULT - 32,768 is passed on. ... FFFFh ADCRESULT - 65,535 is passed on. NOTE: In 12-bit mode the size of this register does not change from 16-bits. It is the user's responsibility to ensure that only a 12-bit value is written to this register when in 12-bit mode. Reset type: SYSRSn

### 15.15.3.44 ADCPPB1TRIPHI Register (Offset = 6Eh) [Reset = 0000000h]

ADCPPB1TRIPHI is shown in [Figure 15-124](#) and described in [Table 15-106](#).

Return to the [Summary Table](#).

ADC PPB1 Trip High Register

**Figure 15-124. ADCPPB1TRIPHI Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITHI																							
R-0h								R/W-0h																							

**Table 15-106. ADCPPB1TRIPHI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITHI	R/W	0h	ADC Post Processing Block 1 Trip High Limit. This value sets the digital comparator trip high limit. When comparing to an ADCPPBxRESULT register, the upper bits will be ignored: - TRIPHI[23:17] will be ignored in 16 bit mode - TRIPHI[23:13] will be ignored in 12 bit mode Reset type: SYSRSn

### 15.15.3.45 ADCPPB1TRIPLO Register (Offset = 70h) [Reset = 0000000h]

ADCPPB1TRIPLO is shown in [Figure 15-125](#) and described in [Table 15-107](#).

Return to the [Summary Table](#).

ADC PPB1 Trip Low/Trigger Time Stamp Register

**Figure 15-125. ADCPPB1TRIPLO Register**

31	30	29	28	27	26	25	24
REQSTAMP							
R-0h							
23	22	21	20	19	18	17	16
REQSTAMP				LIMITLO2EN	RESERVED		LSIGN
R-0h				R/W-0h	R-0h		R/W-0h
15	14	13	12	11	10	9	8
LIMITLO							
R/W-0h							
7	6	5	4	3	2	1	0
LIMITLO							
R/W-0h							

**Table 15-107. ADCPPB1TRIPLO Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	REQSTAMP	R	0h	ADC Post Processing Block 1 Request Time Stamp. When a trigger sets the associated SOC flag in the ADCSOCFLG1 register the value of ADCCOUNTER.FREECOUNT is loaded into this bit field. Reset type: SYSRSn
19	LIMITLO2EN	R/W	0h	Extended Low Limit 2 Enable. 0 = Low limit set by ADCPPB1TRIPLO register. Not compatible with comparison with ADCPPB1PSUM or ADCPPB1SUM 1 = Low limit set by ADCPPB1TRIPLO2 register Reset type: SYSRSn
18-17	RESERVED	R	0h	Reserved
16	LSIGN	R/W	0h	Low Limit Sign Bit. This is the sign bit (17th bit) to the LIMITLO bit field when in 16-bit ADC mode. Reset type: SYSRSn
15-0	LIMITLO	R/W	0h	ADC Post Processing Block 1 Trip Low Limit. This value sets the digital comparator trip low limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB1RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRSULT bit field of the ADCPPB1RESULT register. Reset type: SYSRSn



### 15.15.3.46 ADCPPBTRIP1FILCTL Register (Offset = 72h) [Reset = 0000h]

ADCPPBTRIP1FILCTL is shown in [Figure 15-126](#) and described in [Table 15-108](#).

Return to the [Summary Table](#).

ADCEVT1 Trip High Filter Control Register

**Figure 15-126. ADCPPBTRIP1FILCTL Register**

15	14	13	12	11	10	9	8
FILINIT	THRESH						SAMPWIN
R-0/W1S-0h			R/W-0h				R/W-0h
7	6	5	4	3	2	1	0
SAMPWIN					RESERVED	FILTLOEN	FILTHIEN
R/W-0h					R-0h	R/W-0h	R/W-0h

**Table 15-108. ADCPPBTRIP1FILCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	Trip filter initialization for PPB1. 0 No effect 1 Initialize all samples to the filter input value This applies to the filter on both the high and low trips. Reset type: SYSRSn
14-9	THRESH	R/W	0h	Trip filter majority voting threshold on PPB1. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1. This applies to the filter on both the high and low trips. Reset type: SYSRSn
8-3	SAMPWIN	R/W	0h	Trip filter sample window size on PPB1. Number of samples to monitor is SAMPWIN+1. This applies to the filter on both the high and low trips. Reset type: SYSRSn
2	RESERVED	R	0h	Reserved
1	FILTLOEN	R/W	0h	ADC PPB1 TRIPLO Filter Enable 0 No filtering of PPB 1 trip low limit events 1 PPB1 trip high limit event filtering enabled Reset type: SYSRSn
0	FILTHIEN	R/W	0h	ADC PPB1 TRIPHI Filter Enable 0 No filtering of PPB 1 trip high limit events 1 PPB1 trip high limit event filtering enabled Reset type: SYSRSn

### 15.15.3.47 ADCPPBTRIP1FILCLKCTL Register (Offset = 74h) [Reset = 0000000h]

ADCPPBTRIP1FILCLKCTL is shown in [Figure 15-127](#) and described in [Table 15-109](#).

Return to the [Summary Table](#).

ADCEVT1 Trip High Filter Prescale Control Register

**Figure 15-127. ADCPPBTRIP1FILCLKCTL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CLKPRESCALE															
R-0h																R/W-0h															

**Table 15-109. ADCPPBTRIP1FILCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	CLKPRESCALE	R/W	0h	ADCPPB1 filter sample clock prescale. The effective prescale value is (CLKPRESCALE + 1). This applies to the filter on both the high and low trips. Reset type: SYSRSn

### 15.15.3.48 ADCPPB2CONFIG Register (Offset = 7Ah) [Reset = 0001h]

ADCPPB2CONFIG is shown in [Figure 15-128](#) and described in [Table 15-110](#).

Return to the [Summary Table](#).

ADC PPB{#} Config Register

**Figure 15-128. ADCPPB2CONFIG Register**

15		14		13		12		11		10		9		8	
RESERVED													DELTAEN		
R-0h													R/W-0h		
7		6		5		4		3		2		1		0	
TWOSCOMPEN		ABSEN		CBCEN		RESERVED		CONFIG							
R/W-0h		R/W-0h		R/W-0h		R-0h		R/W-1h							

**Table 15-110. ADCPPB2CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	DELTAEN	R/W	0h	ADC Post Processing Block 2 enable delta (difference) from last sample calculation. When set, the ADCPPB2RESULT register will contain the difference between the most recent conversion result and the last value that would have been loaded into the ADCPPB2RESULT (if the delta calculation wasn't enabled). The delta calculation occurs after OFFREF, TWOSCOMPEN, and ABSEN calculations are applied. 0 Delta calculation disabled: no modification to ADCPPB2RESULT 1 $ADCPPB2RESULT = ADCPPB2RESULT[t] - ADCPPB2RESULT[t - 1]$ Where ADCPPB2RESULT' is the value that would have been loaded into ADCPPB2RESULT without delta calculation Reset type: SYSRSn
7	TWOSCOMPEN	R/W	0h	ADC Post Processing Block 2 Two's Complement Enable. When set this bit enables the post conversion hardware processing circuit that performs a two's complement on the output of the offset/reference subtraction unit before storing the result in the ADCPPB2RESULT register. 0 $ADCPPB2RESULT = ADCRESULTx - ADCPPB2OFFREF$ 1 $ADCPPB2RESULT = ADCPPB2OFFREF - ADCRESULTx$ Reset type: SYSRSn
6	ABSEN	R/W	0h	ADC Post Processing Block 2 Absolute Value Enable. When set this bit enables absolute value calculation on the ADCRESULTx associated with ADCPPB2. This occurs before the TWOSCOMPEN logic is evaluated (so enabling both TWOSCOMPEN and ABSEN will always result in a negative value stored in ADCPPBxRESULT) 0 $ADCPPB2RESULT = ADCRESULTx - ADCPPB2OFFREF$ 1 $ADCPPB2RESULT = \text{abs}(ADCRESULTx - ADCPPB2OFFREF)$ Reset type: SYSRSn
5	CBCEN	R/W	0h	ADC Post Processing Block Cycle By Cycle Enable. When set, this bit enables the post conversion hardware processing circuit to automatically clear the ADCEVTSTAT on a conversion if the event condition is no longer present. Reset type: SYSRSn
4	RESERVED	R	0h	Reserved

**Table 15-110. ADCPPB2CONFIG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	CONFIG	R/W	1h	ADC Post Processing Block {#} Configuration. This bit field defines which SOC/EOC/RESULT is associated with this post processing block. 0000 SOC0/EOC0/RESULT0 is associated with post processing block {#} 0001 SOC1/EOC1/RESULT1 is associated with post processing block {#} 0010 SOC2/EOC2/RESULT2 is associated with post processing block {#} 0011 SOC3/EOC3/RESULT3 is associated with post processing block {#} 0100 SOC4/EOC4/RESULT4 is associated with post processing block {#} 0101 SOC5/EOC5/RESULT5 is associated with post processing block {#} 0110 SOC6/EOC6/RESULT6 is associated with post processing block {#} 0111 SOC7/EOC7/RESULT7 is associated with post processing block {#} 1000 SOC8/EOC8/RESULT8 is associated with post processing block {#} 1001 SOC9/EOC9/RESULT9 is associated with post processing block {#} 1010 SOC10/EOC10/RESULT10 is associated with post processing block {#} 1011 SOC11/EOC11/RESULT11 is associated with post processing block {#} 1100 SOC12/EOC12/RESULT12 is associated with post processing block {#} 1101 SOC13/EOC13/RESULT13 is associated with post processing block {#} 1110 SOC14/EOC14/RESULT14 is associated with post processing block {#} 1111 SOC15/EOC15/RESULT15 is associated with post processing block {#} Reset type: SYSRSn

### 15.15.3.49 ADCPPB2STAMP Register (Offset = 7Bh) [Reset = 0000h]

ADCPPB2STAMP is shown in [Figure 15-129](#) and described in [Table 15-111](#).

Return to the [Summary Table](#).

ADC PPB2 Sample Delay Time Stamp Register

**Figure 15-129. ADCPPB2STAMP Register**

15	14	13	12	11	10	9	8
RESERVED				DLYSTAMP			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DLYSTAMP							
R-0h							

**Table 15-111. ADCPPB2STAMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DLYSTAMP	R	0h	ADC Post Processing Block 2 Delay Time Stamp. When an SOC starts sampling the value contained in REQSTAMP is subtracted from the value in ADCCOUNTER.FREECOUNT and loaded into this bit field, thereby giving the number of system clock cycles delay between the SOC trigger and the actual start of the sample. Reset type: SYSRSn

### 15.15.3.50 ADCPPB2OFFCAL Register (Offset = 7Ch) [Reset = 0000h]

ADCPPB2OFFCAL is shown in [Figure 15-130](#) and described in [Table 15-112](#).

Return to the [Summary Table](#).

ADC PPB2 Offset Calibration Register

**Figure 15-130. ADCPPB2OFFCAL Register**

15	14	13	12	11	10	9	8
RESERVED						OFFCAL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
OFFCAL							
R/W-0h							

**Table 15-112. ADCPPB2OFFCAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	OFFCAL	R/W	0h	ADC Post Processing Block 2 Offset Correction. This bit field can be used to digitally remove any system level offset inherent in the ADCIN circuit. This 10-bit signed value is subtracted from the ADC output before being stored in the ADCRESULT register. 000h No change. The ADC output is stored directly into ADCRESULT. 001h ADC output - 1 is stored into ADCRESULT. 002h ADC output - 2 is stored into ADCRESULT. ... 200h ADC output + 512 is stored into ADCRESULT. ... 3FFh ADC output + 1 is stored into ADCRESULT. NOTE: In 16-bit mode, the subtraction will saturate at 0000h and FFFFh before being stored into the ADCRESULT register. In 12-bit mode, the subtraction will saturate at 0000h and 0FFFh before being stored into the ADCRESULT register. Note: in the case that multiple PPBs point to the same SOC, only the OFFCAL of the lowest numbered PPB will be applied. Reset type: SYSRSn

### 15.15.3.51 ADCPPB2OFFREF Register (Offset = 7Dh) [Reset = 0000h]

ADCPPB2OFFREF is shown in [Figure 15-131](#) and described in [Table 15-113](#).

Return to the [Summary Table](#).

ADC PPB2 Offset Reference Register

**Figure 15-131. ADCPPB2OFFREF Register**

15	14	13	12	11	10	9	8
OFFREF							
R/W-0h							
7	6	5	4	3	2	1	0
OFFREF							
R/W-0h							

**Table 15-113. ADCPPB2OFFREF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	OFFREF	R/W	0h	<p>ADC Post Processing Block 2 Offset Correction. This bit field can be used to either calculate the feedback error or convert a unipolar signal to bipolar by subtracting a reference value. This 16-bit unsigned value is subtracted from the ADCRESULT register before being passed through an optional two's complement function and stored in the ADCPPB2RESULT register. This subtraction is not saturated.</p> <p>0000h No change. The ADCRESULT value is passed on.            0001h ADCRESULT - 1 is passed on.            0002h ADCRESULT - 2 is passed on.            ...            8000h ADCRESULT - 32,768 is passed on.            ...            FFFFh ADCRESULT - 65,535 is passed on.</p> <p>NOTE: In 12-bit mode the size of this register does not change from 16-bits. It is the user's responsibility to ensure that only a 12-bit value is written to this register when in 12-bit mode.            Reset type: SYSRSn</p>

### 15.15.3.52 ADCPPB2TRIPHI Register (Offset = 7Eh) [Reset = 0000000h]

ADCPPB2TRIPHI is shown in [Figure 15-132](#) and described in [Table 15-114](#).

Return to the [Summary Table](#).

ADC PPB2 Trip High Register

**Figure 15-132. ADCPPB2TRIPHI Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITHI																							
R-0h								R/W-0h																							

**Table 15-114. ADCPPB2TRIPHI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITHI	R/W	0h	ADC Post Processing Block 2 Trip High Limit. This value sets the digital comparator trip high limit. When comparing to an ADCPPBxRESULT register, the upper bits will be ignored: - TRIPHI[23:17] will be ignored in 16 bit mode - TRIPHI[23:13] will be ignored in 12 bit mode Reset type: SYSRSn



### 15.15.3.53 ADCPPB2TRIPLO Register (Offset = 80h) [Reset = 0000000h]

ADCPPB2TRIPLO is shown in [Figure 15-133](#) and described in [Table 15-115](#).

Return to the [Summary Table](#).

ADC PPB2 Trip Low/Trigger Time Stamp Register

**Figure 15-133. ADCPPB2TRIPLO Register**

31	30	29	28	27	26	25	24
REQSTAMP							
R-0h							
23	22	21	20	19	18	17	16
REQSTAMP				LIMITLO2EN	RESERVED		LSIGN
R-0h				R/W-0h	R-0h		R/W-0h
15	14	13	12	11	10	9	8
LIMITLO							
R/W-0h							
7	6	5	4	3	2	1	0
LIMITLO							
R/W-0h							

**Table 15-115. ADCPPB2TRIPLO Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	REQSTAMP	R	0h	ADC Post Processing Block 2 Request Time Stamp. When a trigger sets the associated SOC flag in the ADCSOCFLG1 register the value of ADCCOUNTER.FREECOUNT is loaded into this bit field. Reset type: SYSRSn
19	LIMITLO2EN	R/W	0h	Extended Low Limit 2 Enable. 0 = Low limit set by ADCPPB2TRIPLO register. Not compatible with comparison with ADCPPB2PSUM or ADCPPB2SUM 1 = Low limit set by ADCPPB2TRIPLO2 register Reset type: SYSRSn
18-17	RESERVED	R	0h	Reserved
16	LSIGN	R/W	0h	Low Limit Sign Bit. This is the sign bit (17th bit) to the LIMITLO bit field when in 16-bit ADC mode. Reset type: SYSRSn
15-0	LIMITLO	R/W	0h	ADC Post Processing Block 2 Trip Low Limit. This value sets the digital comparator trip low limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB2RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRSULT bit field of the ADCPPB2RESULT register. Reset type: SYSRSn

### 15.15.3.54 ADCPPBTRIP2FILCTL Register (Offset = 82h) [Reset = 0000h]

ADCPPBTRIP2FILCTL is shown in [Figure 15-134](#) and described in [Table 15-116](#).

Return to the [Summary Table](#).

ADCEVT2 Trip High Filter Control Register

**Figure 15-134. ADCPPBTRIP2FILCTL Register**

15	14	13	12	11	10	9	8
FILINIT	THRESH						SAMPWIN
R-0/W1S-0h			R/W-0h				R/W-0h
7	6	5	4	3	2	1	0
SAMPWIN					RESERVED	FILTLOEN	FILTHIEN
R/W-0h					R-0h	R/W-0h	R/W-0h

**Table 15-116. ADCPPBTRIP2FILCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	Trip filter initialization for PPB2. 0 No effect 1 Initialize all samples to the filter input value This applies to the filter on both the high and low trips. Reset type: SYSRSn
14-9	THRESH	R/W	0h	Trip filter majority voting threshold on PPB2. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1. This applies to the filter on both the high and low trips. Reset type: SYSRSn
8-3	SAMPWIN	R/W	0h	Trip filter sample window size on PPB2. Number of samples to monitor is SAMPWIN+1. This applies to the filter on both the high and low trips. Reset type: SYSRSn
2	RESERVED	R	0h	Reserved
1	FILTLOEN	R/W	0h	ADC PPB2 TRIPLO Filter Enable 0 No filtering of PPB 2 trip low limit events 1 PPB2 trip high limit event filtering enabled Reset type: SYSRSn
0	FILTHIEN	R/W	0h	ADC PPB2 TRIPHI Filter Enable 0 No filtering of PPB 2 trip high limit events 1 PPB2 trip high limit event filtering enabled Reset type: SYSRSn

### 15.15.3.55 ADCPPBTRIP2FILCLKCTL Register (Offset = 84h) [Reset = 0000000h]

ADCPPBTRIP2FILCLKCTL is shown in [Figure 15-135](#) and described in [Table 15-117](#).

Return to the [Summary Table](#).

ADCEVT2 Trip High Filter Prescale Control Register

**Figure 15-135. ADCPPBTRIP2FILCLKCTL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CLKPRESCALE															
R-0h																R/W-0h															

**Table 15-117. ADCPPBTRIP2FILCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	CLKPRESCALE	R/W	0h	ADCPPB2 filter sample clock prescale. The effective prescale value is (CLKPRESCALE + 1). This applies to the filter on both the high and low trips. Reset type: SYSRSn

### 15.15.3.56 ADCPPB3CONFIG Register (Offset = 8Ah) [Reset = 0002h]

ADCPPB3CONFIG is shown in [Figure 15-136](#) and described in [Table 15-118](#).

Return to the [Summary Table](#).

ADC PPB{#} Config Register

**Figure 15-136. ADCPPB3CONFIG Register**

15	14	13	12	11	10	9	8
RESERVED							DELTAEN
R-0h							R/W-0h
7	6	5	4	3	2	1	0
TWOSCOMPEN	ABSEN	CBCEN	RESERVED	CONFIG			
R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-2h			

**Table 15-118. ADCPPB3CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	DELTAEN	R/W	0h	ADC Post Processing Block 3 enable delta (difference) from last sample calculation. When set, the ADCPPB3RESULT register will contain the difference between the most recent conversion result and the last value that would have been loaded into the ADCPPB3RESULT (if the delta calculation wasn't enabled). The delta calculation occurs after OFFREF, TWOSCOMPEN, and ABSEN calculations are applied. 0 Delta calculation disabled: no modification to ADCPPB3RESULT 1 $ADCPPB3RESULT = ADCPPB3RESULT[t] - ADCPPB3RESULT[t - 1]$ Where ADCPPB3RESULT' is the value that would have been loaded into ADCPPB3RESULT without delta calculation Reset type: SYSRSn
7	TWOSCOMPEN	R/W	0h	ADC Post Processing Block 3 Two's Complement Enable. When set this bit enables the post conversion hardware processing circuit that performs a two's complement on the output of the offset/reference subtraction unit before storing the result in the ADCPPB3RESULT register. 0 $ADCPPB3RESULT = ADCRESULTx - ADCPPB3OFFREF$ 1 $ADCPPB3RESULT = ADCPPB3OFFREF - ADCRESULTx$ Reset type: SYSRSn
6	ABSEN	R/W	0h	ADC Post Processing Block 3 Absolute Value Enable. When set this bit enables absolute value calculation on the ADCRESULTx associated with ADCPPB3. This occurs before the TWOSCOMPEN logic is evaluated (so enabling both TWOSCOMPEN and ABSEN will always result in a negative value stored in ADCPPBxRESULT) 0 $ADCPPB3RESULT = ADCRESULTx - ADCPPB3OFFREF$ 1 $ADCPPB3RESULT = \text{abs}(ADCRESULTx - ADCPPB3OFFREF)$ Reset type: SYSRSn
5	CBCEN	R/W	0h	ADC Post Processing Block Cycle By Cycle Enable. When set, this bit enables the post conversion hardware processing circuit to automatically clear the ADCEVTSTAT on a conversion if the event condition is no longer present. Reset type: SYSRSn
4	RESERVED	R	0h	Reserved

**Table 15-118. ADCPPB3CONFIG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	CONFIG	R/W	2h	<p>ADC Post Processing Block {#} Configuration. This bit field defines which SOC/EOC/RESULT is associated with this post processing block.</p> <p>0000 SOC0/EOC0/RESULT0 is associated with post processing block {#}</p> <p>0001 SOC1/EOC1/RESULT1 is associated with post processing block {#}</p> <p>0010 SOC2/EOC2/RESULT2 is associated with post processing block {#}</p> <p>0011 SOC3/EOC3/RESULT3 is associated with post processing block {#}</p> <p>0100 SOC4/EOC4/RESULT4 is associated with post processing block {#}</p> <p>0101 SOC5/EOC5/RESULT5 is associated with post processing block {#}</p> <p>0110 SOC6/EOC6/RESULT6 is associated with post processing block {#}</p> <p>0111 SOC7/EOC7/RESULT7 is associated with post processing block {#}</p> <p>1000 SOC8/EOC8/RESULT8 is associated with post processing block {#}</p> <p>1001 SOC9/EOC9/RESULT9 is associated with post processing block {#}</p> <p>1010 SOC10/EOC10/RESULT10 is associated with post processing block {#}</p> <p>1011 SOC11/EOC11/RESULT11 is associated with post processing block {#}</p> <p>1100 SOC12/EOC12/RESULT12 is associated with post processing block {#}</p> <p>1101 SOC13/EOC13/RESULT13 is associated with post processing block {#}</p> <p>1110 SOC14/EOC14/RESULT14 is associated with post processing block {#}</p> <p>1111 SOC15/EOC15/RESULT15 is associated with post processing block {#}</p> <p>Reset type: SYSRSn</p>

### 15.15.3.57 ADCPPB3STAMP Register (Offset = 8Bh) [Reset = 0000h]

ADCPPB3STAMP is shown in [Figure 15-137](#) and described in [Table 15-119](#).

Return to the [Summary Table](#).

ADC PPB3 Sample Delay Time Stamp Register

**Figure 15-137. ADCPPB3STAMP Register**

15	14	13	12	11	10	9	8
RESERVED				DLYSTAMP			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DLYSTAMP							
R-0h							

**Table 15-119. ADCPPB3STAMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DLYSTAMP	R	0h	ADC Post Processing Block 3 Delay Time Stamp. When an SOC starts sampling the value contained in REQSTAMP is subtracted from the value in ADCCOUNTER.FREECOUNT and loaded into this bit field, thereby giving the number of system clock cycles delay between the SOC trigger and the actual start of the sample. Reset type: SYSRSn

### 15.15.3.58 ADCPPB3OFFCAL Register (Offset = 8Ch) [Reset = 0000h]

ADCPPB3OFFCAL is shown in [Figure 15-138](#) and described in [Table 15-120](#).

Return to the [Summary Table](#).

ADC PPB3 Offset Calibration Register

**Figure 15-138. ADCPPB3OFFCAL Register**

15	14	13	12	11	10	9	8
RESERVED						OFFCAL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
OFFCAL							
R/W-0h							

**Table 15-120. ADCPPB3OFFCAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	OFFCAL	R/W	0h	<p>ADC Post Processing Block 3 Offset Correction. This bit field can be used to digitally remove any system level offset inherent in the ADCIN circuit. This 10-bit signed value is subtracted from the ADC output before being stored in the ADCRESULT register.</p> <p>000h No change. The ADC output is stored directly into ADCRESULT.</p> <p>001h ADC output - 1 is stored into ADCRESULT.</p> <p>002h ADC output - 2 is stored into ADCRESULT.</p> <p>...</p> <p>200h ADC output + 512 is stored into ADCRESULT.</p> <p>...</p> <p>3FFh ADC output + 1 is stored into ADCRESULT.</p> <p>NOTE: In 16-bit mode, the subtraction will saturate at 0000h and FFFFh before being stored into the ADCRESULT register. In 12-bit mode, the subtraction will saturate at 0000h and 0FFFh before being stored into the ADCRESULT register.</p> <p>Note: in the case that multiple PPBs point to the same SOC, only the OFFCAL of the lowest numbered PPB will be applied.</p> <p>Reset type: SYSRSn</p>

### 15.15.3.59 ADCPPB3OFFREF Register (Offset = 8Dh) [Reset = 0000h]

ADCPPB3OFFREF is shown in [Figure 15-139](#) and described in [Table 15-121](#).

Return to the [Summary Table](#).

ADC PPB3 Offset Reference Register

**Figure 15-139. ADCPPB3OFFREF Register**

15	14	13	12	11	10	9	8
OFFREF							
R/W-0h							
7	6	5	4	3	2	1	0
OFFREF							
R/W-0h							

**Table 15-121. ADCPPB3OFFREF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	OFFREF	R/W	0h	ADC Post Processing Block 3 Offset Correction. This bit field can be used to either calculate the feedback error or convert a unipolar signal to bipolar by subtracting a reference value. This 16-bit unsigned value is subtracted from the ADCRESULT register before being passed through an optional two's complement function and stored in the ADCPPB3RESULT register. This subtraction is not saturated. 0000h No change. The ADCRESULT value is passed on. 0001h ADCRESULT - 1 is passed on. 0002h ADCRESULT - 2 is passed on. ... 8000h ADCRESULT - 32,768 is passed on. ... FFFFh ADCRESULT - 65,535 is passed on. NOTE: In 12-bit mode the size of this register does not change from 16-bits. It is the user's responsibility to ensure that only a 12-bit value is written to this register when in 12-bit mode. Reset type: SYSRSn



### 15.15.3.60 ADCPPB3TRIPHI Register (Offset = 8Eh) [Reset = 0000000h]

ADCPPB3TRIPHI is shown in [Figure 15-140](#) and described in [Table 15-122](#).

Return to the [Summary Table](#).

ADC PPB3 Trip High Register

**Figure 15-140. ADCPPB3TRIPHI Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITHI																							
R-0h								R/W-0h																							

**Table 15-122. ADCPPB3TRIPHI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITHI	R/W	0h	ADC Post Processing Block 3 Trip High Limit. This value sets the digital comparator trip high limit. When comparing to an ADCPPBxRESULT register, the upper bits will be ignored: - TRIPHI[23:17] will be ignored in 16 bit mode - TRIPHI[23:13] will be ignored in 12 bit mode Reset type: SYSRSn

### 15.15.3.61 ADCPPB3TRIPLO Register (Offset = 90h) [Reset = 0000000h]

ADCPPB3TRIPLO is shown in [Figure 15-141](#) and described in [Table 15-123](#).

Return to the [Summary Table](#).

ADC PPB3 Trip Low/Trigger Time Stamp Register

**Figure 15-141. ADCPPB3TRIPLO Register**

31	30	29	28	27	26	25	24
REQSTAMP							
R-0h							
23	22	21	20	19	18	17	16
REQSTAMP				LIMITLO2EN	RESERVED		LSIGN
R-0h				R/W-0h	R-0h		R/W-0h
15	14	13	12	11	10	9	8
LIMITLO							
R/W-0h							
7	6	5	4	3	2	1	0
LIMITLO							
R/W-0h							

**Table 15-123. ADCPPB3TRIPLO Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	REQSTAMP	R	0h	ADC Post Processing Block 3 Request Time Stamp. When a trigger sets the associated SOC flag in the ADCSOCFLG1 register the value of ADCCOUNTER.FREECOUNT is loaded into this bit field. Reset type: SYSRSn
19	LIMITLO2EN	R/W	0h	Extended Low Limit 2 Enable. 0 = Low limit set by ADCPPB3TRIPLO register. Not compatible with comparison with ADCPPB3PSUM or ADCPPB3SUM 1 = Low limit set by ADCPPB3TRIPLO2 register Reset type: SYSRSn
18-17	RESERVED	R	0h	Reserved
16	LSIGN	R/W	0h	Low Limit Sign Bit. This is the sign bit (17th bit) to the LIMITLO bit field when in 16-bit ADC mode. Reset type: SYSRSn
15-0	LIMITLO	R/W	0h	ADC Post Processing Block 3 Trip Low Limit. This value sets the digital comparator trip low limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB3RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRSULT bit field of the ADCPPB3RESULT register. Reset type: SYSRSn

### 15.15.3.62 ADCPPBTRIP3FILCTL Register (Offset = 92h) [Reset = 0000h]

ADCPPBTRIP3FILCTL is shown in [Figure 15-142](#) and described in [Table 15-124](#).

Return to the [Summary Table](#).

ADCEVT3 Trip High Filter Control Register

**Figure 15-142. ADCPPBTRIP3FILCTL Register**

15	14	13	12	11	10	9	8
FILINIT	THRESH						SAMPWIN
R-0/W1S-0h			R/W-0h				R/W-0h
7	6	5	4	3	2	1	0
SAMPWIN					RESERVED	FILTLOEN	FILTHIEN
R/W-0h					R-0h	R/W-0h	R/W-0h

**Table 15-124. ADCPPBTRIP3FILCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	Trip filter initialization for PPB3. 0 No effect 1 Initialize all samples to the filter input value This applies to the filter on both the high and low trips. Reset type: SYSRSn
14-9	THRESH	R/W	0h	Trip filter majority voting threshold on PPB3. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1. This applies to the filter on both the high and low trips. Reset type: SYSRSn
8-3	SAMPWIN	R/W	0h	Trip filter sample window size on PPB3. Number of samples to monitor is SAMPWIN+1. This applies to the filter on both the high and low trips. Reset type: SYSRSn
2	RESERVED	R	0h	Reserved
1	FILTLOEN	R/W	0h	ADC PPB3 TRIPLO Filter Enable 0 No filtering of PPB 3 trip low limit events 1 PPB3 trip high limit event filtering enabled Reset type: SYSRSn
0	FILTHIEN	R/W	0h	ADC PPB3 TRIPHI Filter Enable 0 No filtering of PPB 3 trip high limit events 1 PPB3 trip high limit event filtering enabled Reset type: SYSRSn

### 15.15.3.63 ADCPPBTRIP3FILCLKCTL Register (Offset = 94h) [Reset = 0000000h]

ADCPPBTRIP3FILCLKCTL is shown in [Figure 15-143](#) and described in [Table 15-125](#).

Return to the [Summary Table](#).

ADCEVT3 Trip High Filter Prescale Control Register

**Figure 15-143. ADCPPBTRIP3FILCLKCTL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CLKPRESCALE															
R-0h																R/W-0h															

**Table 15-125. ADCPPBTRIP3FILCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	CLKPRESCALE	R/W	0h	ADCPPB3 filter sample clock prescale. The effective prescale value is (CLKPRESCALE + 1). This applies to the filter on both the high and low trips. Reset type: SYSRSn

### 15.15.3.64 ADCPPB4CONFIG Register (Offset = 9Ah) [Reset = 0003h]

ADCPPB4CONFIG is shown in [Figure 15-144](#) and described in [Table 15-126](#).

Return to the [Summary Table](#).

ADC PPB{#} Config Register

**Figure 15-144. ADCPPB4CONFIG Register**

15	14	13	12	11	10	9	8
RESERVED							DELTAEN
R-0h							R/W-0h
7	6	5	4	3	2	1	0
TWOSCOMPEN	ABSEN	CBCEN	RESERVED	CONFIG			
R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-3h			

**Table 15-126. ADCPPB4CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	DELTAEN	R/W	0h	ADC Post Processing Block 4 enable delta (difference) from last sample calculation. When set, the ADCPPB4RESULT register will contain the difference between the most recent conversion result and the last value that would have been loaded into the ADCPPB4RESULT (if the delta calculation wasn't enabled). The delta calculation occurs after OFFREF, TWOSCOMPEN, and ABSEN calculations are applied. 0 Delta calculation disabled: no modification to ADCPPB4RESULT 1 $ADCPPB4RESULT = ADCPPB4RESULT[t] - ADCPPB4RESULT[t - 1]$ Where ADCPPB4RESULT' is the value that would have been loaded into ADCPPB4RESULT without delta calculation Reset type: SYSRSn
7	TWOSCOMPEN	R/W	0h	ADC Post Processing Block 4 Two's Complement Enable. When set this bit enables the post conversion hardware processing circuit that performs a two's complement on the output of the offset/reference subtraction unit before storing the result in the ADCPPB4RESULT register. 0 $ADCPPB4RESULT = ADCRESULTx - ADCPPB4OFFREF$ 1 $ADCPPB4RESULT = ADCPPB4OFFREF - ADCRESULTx$ Reset type: SYSRSn
6	ABSEN	R/W	0h	ADC Post Processing Block 4 Absolute Value Enable. When set this bit enables absolute value calculation on the ADCRESULTx associated with ADCPPB4. This occurs before the TWOSCOMPEN logic is evaluated (so enabling both TWOSCOMPEN and ABSEN will always result in a negative value stored in ADCPPBxRESULT) 0 $ADCPPB4RESULT = ADCRESULTx - ADCPPB4OFFREF$ 1 $ADCPPB4RESULT = \text{abs}(ADCRESULTx - ADCPPB4OFFREF)$ Reset type: SYSRSn
5	CBCEN	R/W	0h	ADC Post Processing Block Cycle By Cycle Enable. When set, this bit enables the post conversion hardware processing circuit to automatically clear the ADCEVTSTAT on a conversion if the event condition is no longer present. Reset type: SYSRSn
4	RESERVED	R	0h	Reserved

**Table 15-126. ADCPPB4CONFIG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	CONFIG	R/W	3h	ADC Post Processing Block {#} Configuration. This bit field defines which SOC/EOC/RESULT is associated with this post processing block. 0000 SOC0/EOC0/RESULT0 is associated with post processing block {#} 0001 SOC1/EOC1/RESULT1 is associated with post processing block {#} 0010 SOC2/EOC2/RESULT2 is associated with post processing block {#} 0011 SOC3/EOC3/RESULT3 is associated with post processing block {#} 0100 SOC4/EOC4/RESULT4 is associated with post processing block {#} 0101 SOC5/EOC5/RESULT5 is associated with post processing block {#} 0110 SOC6/EOC6/RESULT6 is associated with post processing block {#} 0111 SOC7/EOC7/RESULT7 is associated with post processing block {#} 1000 SOC8/EOC8/RESULT8 is associated with post processing block {#} 1001 SOC9/EOC9/RESULT9 is associated with post processing block {#} 1010 SOC10/EOC10/RESULT10 is associated with post processing block {#} 1011 SOC11/EOC11/RESULT11 is associated with post processing block {#} 1100 SOC12/EOC12/RESULT12 is associated with post processing block {#} 1101 SOC13/EOC13/RESULT13 is associated with post processing block {#} 1110 SOC14/EOC14/RESULT14 is associated with post processing block {#} 1111 SOC15/EOC15/RESULT15 is associated with post processing block {#} Reset type: SYSRSn

### 15.15.3.65 ADCPPB4STAMP Register (Offset = 9Bh) [Reset = 0000h]

ADCPPB4STAMP is shown in [Figure 15-145](#) and described in [Table 15-127](#).

Return to the [Summary Table](#).

ADC PPB4 Sample Delay Time Stamp Register

**Figure 15-145. ADCPPB4STAMP Register**

15	14	13	12	11	10	9	8
RESERVED				DLYSTAMP			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DLYSTAMP							
R-0h							

**Table 15-127. ADCPPB4STAMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DLYSTAMP	R	0h	ADC Post Processing Block 4 Delay Time Stamp. When an SOC starts sampling the value contained in REQSTAMP is subtracted from the value in ADCCOUNTER.FREECOUNT and loaded into this bit field, thereby giving the number of system clock cycles delay between the SOC trigger and the actual start of the sample. Reset type: SYSRSn

### 15.15.3.66 ADCPPB4OFFCAL Register (Offset = 9Ch) [Reset = 0000h]

ADCPPB4OFFCAL is shown in [Figure 15-146](#) and described in [Table 15-128](#).

Return to the [Summary Table](#).

ADC PPB4 Offset Calibration Register

**Figure 15-146. ADCPPB4OFFCAL Register**

15	14	13	12	11	10	9	8
RESERVED						OFFCAL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
OFFCAL							
R/W-0h							

**Table 15-128. ADCPPB4OFFCAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	OFFCAL	R/W	0h	ADC Post Processing Block 4 Offset Correction. This bit field can be used to digitally remove any system level offset inherent in the ADCIN circuit. This 10-bit signed value is subtracted from the ADC output before being stored in the ADCRESULT register. 000h No change. The ADC output is stored directly into ADCRESULT. 001h ADC output - 1 is stored into ADCRESULT. 002h ADC output - 2 is stored into ADCRESULT. ... 200h ADC output + 512 is stored into ADCRESULT. ... 3FFh ADC output + 1 is stored into ADCRESULT. NOTE: In 16-bit mode, the subtraction will saturate at 0000h and FFFFh before being stored into the ADCRESULT register. In 12-bit mode, the subtraction will saturate at 0000h and 0FFFh before being stored into the ADCRESULT register. Note: in the case that multiple PPBs point to the same SOC, only the OFFCAL of the lowest numbered PPB will be applied. Reset type: SYSRSn



### 15.15.3.67 ADCPPB4OFFREF Register (Offset = 9Dh) [Reset = 0000h]

ADCPPB4OFFREF is shown in [Figure 15-147](#) and described in [Table 15-129](#).

Return to the [Summary Table](#).

ADC PPB4 Offset Reference Register

**Figure 15-147. ADCPPB4OFFREF Register**

15	14	13	12	11	10	9	8
OFFREF							
R/W-0h							
7	6	5	4	3	2	1	0
OFFREF							
R/W-0h							

**Table 15-129. ADCPPB4OFFREF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	OFFREF	R/W	0h	<p>ADC Post Processing Block 4 Offset Correction. This bit field can be used to either calculate the feedback error or convert a unipolar signal to bipolar by subtracting a reference value. This 16-bit unsigned value is subtracted from the ADCRESULT register before being passed through an optional two's complement function and stored in the ADCPPB4RESULT register. This subtraction is not saturated.</p> <p>0000h No change. The ADCRESULT value is passed on.            0001h ADCRESULT - 1 is passed on.            0002h ADCRESULT - 2 is passed on.            ...            8000h ADCRESULT - 32,768 is passed on.            ...            FFFFh ADCRESULT - 65,535 is passed on.</p> <p>NOTE: In 12-bit mode the size of this register does not change from 16-bits. It is the user's responsibility to ensure that only a 12-bit value is written to this register when in 12-bit mode.            Reset type: SYSRSn</p>

### 15.15.3.68 ADCPPB4TRIPHI Register (Offset = 9Eh) [Reset = 0000000h]

ADCPPB4TRIPHI is shown in [Figure 15-148](#) and described in [Table 15-130](#).

Return to the [Summary Table](#).

ADC PPB4 Trip High Register

**Figure 15-148. ADCPPB4TRIPHI Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITHI																							
R-0h								R/W-0h																							

**Table 15-130. ADCPPB4TRIPHI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITHI	R/W	0h	ADC Post Processing Block 4 Trip High Limit. This value sets the digital comparator trip high limit. When comparing to an ADCPPBxRESULT register, the upper bits will be ignored: - TRIPHI[23:17] will be ignored in 16 bit mode - TRIPHI[23:13] will be ignored in 12 bit mode Reset type: SYSRSn

### 15.15.3.69 ADCPPB4TRIPLO Register (Offset = A0h) [Reset = 0000000h]

ADCPPB4TRIPLO is shown in [Figure 15-149](#) and described in [Table 15-131](#).

Return to the [Summary Table](#).

ADC PPB4 Trip Low/Trigger Time Stamp Register

**Figure 15-149. ADCPPB4TRIPLO Register**

31	30	29	28	27	26	25	24
REQSTAMP							
R-0h							
23	22	21	20	19	18	17	16
REQSTAMP				LIMITLO2EN	RESERVED		LSIGN
R-0h				R/W-0h	R-0h		R/W-0h
15	14	13	12	11	10	9	8
LIMITLO							
R/W-0h							
7	6	5	4	3	2	1	0
LIMITLO							
R/W-0h							

**Table 15-131. ADCPPB4TRIPLO Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	REQSTAMP	R	0h	ADC Post Processing Block 4 Request Time Stamp. When a trigger sets the associated SOC flag in the ADCSOCFLG1 register the value of ADCCOUNTER.FREECOUNT is loaded into this bit field. Reset type: SYSRSn
19	LIMITLO2EN	R/W	0h	Extended Low Limit 2 Enable. 0 = Low limit set by ADCPPB4TRIPLO register. Not compatible with comparison with ADCPPB4PSUM or ADCPPB4SUM 1 = Low limit set by ADCPPB4TRIPLO2 register Reset type: SYSRSn
18-17	RESERVED	R	0h	Reserved
16	LSIGN	R/W	0h	Low Limit Sign Bit. This is the sign bit (17th bit) to the LIMITLO bit field when in 16-bit ADC mode. Reset type: SYSRSn
15-0	LIMITLO	R/W	0h	ADC Post Processing Block 4 Trip Low Limit. This value sets the digital comparator trip low limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB4RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRSULT bit field of the ADCPPB4RESULT register. Reset type: SYSRSn

### 15.15.3.70 ADCPPBTRIP4FILCTL Register (Offset = A2h) [Reset = 0000h]

ADCPPBTRIP4FILCTL is shown in [Figure 15-150](#) and described in [Table 15-132](#).

Return to the [Summary Table](#).

ADCEVT4 Trip High Filter Control Register

**Figure 15-150. ADCPPBTRIP4FILCTL Register**

15	14	13	12	11	10	9	8
FILINIT	THRESH						SAMPWIN
R-0/W1S-0h			R/W-0h				R/W-0h
7	6	5	4	3	2	1	0
SAMPWIN					RESERVED	FILTLOEN	FILTHIEN
R/W-0h					R-0h	R/W-0h	R/W-0h

**Table 15-132. ADCPPBTRIP4FILCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	Trip filter initialization for PPB4. 0 No effect 1 Initialize all samples to the filter input value This applies to the filter on both the high and low trips. Reset type: SYSRSn
14-9	THRESH	R/W	0h	Trip filter majority voting threshold on PPB4. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1. This applies to the filter on both the high and low trips. Reset type: SYSRSn
8-3	SAMPWIN	R/W	0h	Trip filter sample window size on PPB4. Number of samples to monitor is SAMPWIN+1. This applies to the filter on both the high and low trips. Reset type: SYSRSn
2	RESERVED	R	0h	Reserved
1	FILTLOEN	R/W	0h	ADC PPB4 TRIPLO Filter Enable 0 No filtering of PPB 4 trip low limit events 1 PPB4 trip high limit event filtering enabled Reset type: SYSRSn
0	FILTHIEN	R/W	0h	ADC PPB4 TRIPHI Filter Enable 0 No filtering of PPB 4 trip high limit events 1 PPB4 trip high limit event filtering enabled Reset type: SYSRSn

### 15.15.3.71 ADCPPBTRIP4FILCLKCTL Register (Offset = A4h) [Reset = 0000000h]

ADCPPBTRIP4FILCLKCTL is shown in [Figure 15-151](#) and described in [Table 15-133](#).

Return to the [Summary Table](#).

ADCEVT4 Trip High Filter Prescale Control Register

**Figure 15-151. ADCPPBTRIP4FILCLKCTL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CLKPRESCALE															
R-0h																R/W-0h															

**Table 15-133. ADCPPBTRIP4FILCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	CLKPRESCALE	R/W	0h	ADCPPB4 filter sample clock prescale. The effective prescale value is (CLKPRESCALE + 1). This applies to the filter on both the high and low trips. Reset type: SYSRSn

### 15.15.3.72 ADCINTCYCLE Register (Offset = B9h) [Reset = 0000h]

ADCINTCYCLE is shown in [Figure 15-152](#) and described in [Table 15-134](#).

Return to the [Summary Table](#).

ADC Early Interrupt Generation Cycle

**Figure 15-152. ADCINTCYCLE Register**

15	14	13	12	11	10	9	8
DELAY							
R/W-0h							
7	6	5	4	3	2	1	0
DELAY							
R/W-0h							

**Table 15-134. ADCINTCYCLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DELAY	R/W	0h	ADC Early Interrupt Generation Cycle Delay: Defines the delay from the fall edge of ADCSOC in terms of system clock cycles, for the interrupt to be generated. Reset type: SYSRSn

### 15.15.3.73 ADCINLTRIM1 Register (Offset = BAh) [Reset = X000000h]

ADCINLTRIM1 is shown in [Figure 15-153](#) and described in [Table 15-135](#).

Return to the [Summary Table](#).

ADC Linearity Trim 1 Register

**Figure 15-153. ADCINLTRIM1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INLTRIM31TO0																															
R/W-Xh																															

**Table 15-135. ADCINLTRIM1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INLTRIM31TO0	R/W	Xh	ADC Linearity Trim Bits 31-0. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn

### 15.15.3.74 ADCINLTRIM2 Register (Offset = BCh) [Reset = X000000h]

ADCINLTRIM2 is shown in [Figure 15-154](#) and described in [Table 15-136](#).

Return to the [Summary Table](#).

ADC Linearity Trim 2 Register

**Figure 15-154. ADCINLTRIM2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INLTRIM63TO32																															
R/W-Xh																															

**Table 15-136. ADCINLTRIM2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INLTRIM63TO32	R/W	Xh	ADC Linearity Trim Bits 63-32. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn



### 15.15.3.75 ADCINLTRIM3 Register (Offset = BEh) [Reset = X0000000h]

ADCINLTRIM3 is shown in [Figure 15-155](#) and described in [Table 15-137](#).

Return to the [Summary Table](#).

ADC Linearity Trim 3 Register

**Figure 15-155. ADCINLTRIM3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INLTRIM95TO64																															
R/W-Xh																															

**Table 15-137. ADCINLTRIM3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INLTRIM95TO64	R/W	Xh	ADC Linearity Trim Bits 95-64. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn

### 15.15.3.76 ADCINLTRIM4 Register (Offset = C0h) [Reset = X0000000h]

ADCINLTRIM4 is shown in [Figure 15-156](#) and described in [Table 15-138](#).

Return to the [Summary Table](#).

design

**Figure 15-156. ADCINLTRIM4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INLTRIM127TO96																															
R/W-Xh																															

**Table 15-138. ADCINLTRIM4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INLTRIM127TO96	R/W	Xh	ADC Linearity Trim Bits 127-96. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn

### 15.15.3.77 ADCINLTRIM5 Register (Offset = C2h) [Reset = X000000h]

ADCINLTRIM5 is shown in [Figure 15-157](#) and described in [Table 15-139](#).

Return to the [Summary Table](#).

design

**Figure 15-157. ADCINLTRIM5 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INLTRIM159TO128																															
R/W-Xh																															

**Table 15-139. ADCINLTRIM5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INLTRIM159TO128	R/W	Xh	ADC Linearity Trim Bits 159-128. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn

### 15.15.3.78 ADCINLTRIM6 Register (Offset = C4h) [Reset = X0000000h]

ADCINLTRIM6 is shown in [Figure 15-158](#) and described in [Table 15-140](#).

Return to the [Summary Table](#).

design

**Figure 15-158. ADCINLTRIM6 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INLTRIM191TO160																															
R/W-Xh																															

**Table 15-140. ADCINLTRIM6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INLTRIM191TO160	R/W	Xh	ADC Linearity Trim Bits 191-160. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn

### 15.15.3.79 ADCREV2 Register (Offset = C7h) [Reset = 0005h]

ADCREV2 is shown in [Figure 15-159](#) and described in [Table 15-141](#).

Return to the [Summary Table](#).

ADC Wrapper Revision Register

**Figure 15-159. ADCREV2 Register**

15	14	13	12	11	10	9	8
WRAPPERREV							
R-0h							
7	6	5	4	3	2	1	0
WRAPPERTYPE							
R-5h							

**Table 15-141. ADCREV2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	WRAPPERREV	R	0h	ADC Revision. To allow documentation of differences between revisions. First version is labeled as 00h. Reset type: SYSRSn
7-0	WRAPPERTYPE	R	5h	ADC Wrapper Type. Always set to 5 for Type 5 ADC Wrapper. Reset type: SYSRSn

### 15.15.3.80 REP1CTL Register (Offset = CAh) [Reset = 0000000h]

REP1CTL is shown in [Figure 15-160](#) and described in [Table 15-142](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 1 Control Register

**Figure 15-160. REP1CTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
SWSYNC	RESERVED	SYNCINSEL					
R-0/W1S-0h	R-0h	R/W-0h					
15	14	13	12	11	10	9	8
RESERVED	TRIGGER						
R-0h	R/W-0h						
7	6	5	4	3	2	1	0
TRIGGEROVF	PHASEOVF	RESERVED	RESERVED	MODULEBUSY	RESERVED	ACTIVEMODE	MODE
R/W1C-0h	R/W1C-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R/W-0h

**Table 15-142. REP1CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23	SWSYNC	R-0/W1S	0h	Trigger repeater 1 software force sync. On a sync. event, all registers in repeater 1 are reset to a ready and waiting state. Values of NSEL, PHASE, and MODE are preserved. Note: SOCs associated with repeater 1 are not cleared. Reset type: SYSRSn
22	RESERVED	R	0h	Reserved
21-16	SYNCINSEL	R/W	0h	Trigger repeater 1 sync. input select. On a sync. event, all registers in repeater 1 are reset to a ready and waiting state. Values of NSEL, PHASE, and MODE are preserved. Note: SOCs associated with repeater 1 are not cleared. Refer to SOC spec for more details Reset type: SYSRSn
15	RESERVED	R	0h	Reserved

**Table 15-142. REP1CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14-8	TRIGGER	R/W	0h	<p>ADC Trigger Repeater 1 Trigger Select. Selects the trigger to modify via oversampling or undersampling.</p> <p>00h REPTRIG0 - Software only            01h REPTRIG1 - CPU1 Timer 0, TINT0n            02h REPTRIG2 - CPU1 Timer 1, TINT1n            03h REPTRIG3 - CPU1 Timer 2, TINT2n            04h REPTRIG4 - GPIO, Input X-Bar INPUT5            05h REPTRIG5 - ePWM1, ADCSOCA            06h REPTRIG6 - ePWM1, ADCSOCA            07h REPTRIG7 - ePWM2, ADCSOCA            08h REPTRIG8 - ePWM2, ADCSOCA            09h REPTRIG9 - ePWM3, ADCSOCA            0Ah REPTRIG10 - ePWM3, ADCSOCA            0Bh REPTRIG11 - ePWM4, ADCSOCA            0Ch REPTRIG12 - ePWM4, ADCSOCA            0Dh REPTRIG13 - ePWM5, ADCSOCA            0Eh REPTRIG14 - ePWM5, ADCSOCA            0Fh REPTRIG15 - ePWM6, ADCSOCA            10h REPTRIG16 - ePWM6, ADCSOCA            11h REPTRIG17 - ePWM7, ADCSOCA            12h REPTRIG18 - ePWM7, ADCSOCA            13h REPTRIG19 - ePWM8, ADCSOCA            14h REPTRIG20 - ePWM8, ADCSOCA            15h REPTRIG21 - ePWM9, ADCSOCA            16h REPTRIG22 - ePWM9, ADCSOCA            17h REPTRIG23 - ePWM10, ADCSOCA            18h REPTRIG24 - ePWM10, ADCSOCA            19h REPTRIG25 - ePWM11, ADCSOCA            1Ah REPTRIG26 - ePWM11, ADCSOCA            1Bh REPTRIG27 - ePWM12, ADCSOCA            1Ch REPTRIG28 - ePWM12, ADCSOCA            1Dh REPTRIG29 - CPU2 Timer 0, TINT0n            1Eh REPTRIG30 - CPU2 Timer 1, TINT1n            1Fh REPTRIG31 - CPU2 Timer 2, TINT2n            20h - 4Fh - Reserved            50h REPTRIG80 eCAP1            51h REPTRIG81 eCAP2            52h REPTRIG82 eCAP3            53h REPTRIG83 eCAP4            54h REPTRIG84 eCAP5            55h REPTRIG85 eCAP6            56h REPTRIG86 eCAP7            57h REPTRIG87 eCAP8            58h REPTRIG88 - ePWM13, ADCSOCA            59h REPTRIG89 - ePWM13, ADCSOCA            5Ah REPTRIG90 - ePWM14, ADCSOCA            5Bh REPTRIG91 - ePWM14, ADCSOCA            5Ch REPTRIG92 - ePWM15, ADCSOCA            5Dh REPTRIG93 - ePWM15, ADCSOCA            5Eh REPTRIG94 - ePWM16, ADCSOCA            5Fh REPTRIG95 - ePWM16, ADCSOCA            60h REPTRIG96 - ePWM17, ADCSOCA            61h REPTRIG97 - ePWM17, ADCSOCA            62h REPTRIG98 - ePWM18, ADCSOCA            63h REPTRIG99 - ePWM18, ADCSOCA            64h - 7Fh - Reserved            Reset type: SYSRSn</p>

**Table 15-142. REP1CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	TRIGGEROVF	R/W1C	0h	ADC Trigger Repeater 1 Oversampled Trigger Overflow. Indicates that a trigger was dropped because a trigger arrived while the repeater was still generating repeated oversampled triggers (NCOUNT was not 0 or SOCs associated with Repeater 1 were still pending). Writing a 1 will clear this flag. Note: This flag won't be set in undersampling mode or when NSEL = 0 if a trigger arrives before the previous SOCs have completed, the trigger will be passed and the overflow flags of the SOCs that were still pending will be set. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn
6	PHASEOVF	R/W1C	0h	ADC Trigger Repeater 1 Phase Delay Overflow. Indicates that a trigger was dropped because a trigger arrived when the phase delay logic was still waiting to send the delayed trigger (PHASECOUNT was not 0). Writing a 1 will clear this flag. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	MODULEBUSY	R	0h	ADC Trigger Repeater 1 Module Busy indicator. In oversampling mode: 0 = Repeater 1 is idle and can accept a new repeated trigger in oversampling mode 1 = Repeater 1 still has repeated triggers remaining (NCOUNT > 0) or associated SOCs are still pending (SOCBUSY is 1) If a new oversampled trigger is received while the module is still busy, the TRIGGEROVF bit will be set and the trigger will be ignored. Reset type: SYSRSn
2	RESERVED	R	0h	Reserved
1	ACTIVEMODE	R	0h	When a trigger is received in oversampling or undersampling mode the value of MODE is copied to ACTIVEMODE. ACTIVEMODE determines if the repeater will repeat of filter triggers. Changes to MODE while the repeater is working therefore won't cause any changes in functionality until the module becomes idle and then a new trigger is received. 0 = module is oversampling 1 = module is undersampling Reset type: SYSRSn
0	MODE	R/W	0h	ADC trigger repeater 1 mode selection. Select either oversampling or undersampling mode. In oversampling mode, when the trigger selected by REP1CTL.TRIGSEL is received, the repeater will repeat the trigger REP1N.NSEL + 1 times. In undersampling mode, when the trigger selected by REP1CTL.TRIGSEL is received the first time, the repeater will pass the trigger through. The next REP1N.NSEL triggers will be ignored. 0 = oversampling 1 = undersampling Reset type: SYSRSn



### 15.15.3.81 REP1N Register (Offset = CCh) [Reset = 0000000h]

REP1N is shown in [Figure 15-161](#) and described in [Table 15-143](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 1 N Select Register

**Figure 15-161. REP1N Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								NCOUNT								RESERVED								NSEL							
R-0h								R-0h								R-0h								R/W-0h							

**Table 15-143. REP1N Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22-16	NCOUNT	R	0h	ADC trigger repeater 1 trigger count. In oversampling mode, indicates the number of triggers remaining to be generated. If a trigger is received corresponding to REP1CTL.TRIGSEL while NCOUNT is not 0 (the repeater is still busy generating the repeated triggers) then the trigger will be ignored and REP1CTL.TRIGOVF will be set to 1. In undersampling mode, indicates the number of triggers remaining to be suppressed. Reset type: SYSRSn
15-7	RESERVED	R	0h	Reserved
6-0	NSEL	R/W	0h	ADC Trigger Repeater 1 selection of number of triggers. In oversampling mode, selects the number of repeated triggers. For each trigger received corresponding to REP1CTL.TRIGSEL, NSEL + 1 triggers will be generated. 0 = 1 trigger is generated (pass-through) 1 = 2 triggers are generated 2 = 3 triggers are generated ... 127 = 128 triggers are generated In undersampling mode, selects the number triggers to be suppressed. 1 out NSEL + 1 triggers received corresponding to REP1CTL.TRIGSEL will be passed through (the first trigger will be passed through and the subsequent NSEL triggers will be suppressed). 0 = all triggers are passed 1 = 1 out of 2 triggers are passed 2 = 1 out of 3 triggers are passed ... 127 = 1 out of 128 triggers are passed Reset type: SYSRSn

### 15.15.3.82 REP1PHASE Register (Offset = CEh) [Reset = 0000000h]

REP1PHASE is shown in [Figure 15-162](#) and described in [Table 15-144](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 1 Phase Select Register

**Figure 15-162. REP1PHASE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PHASECOUNT																PHASE															
R-0h																R/W-0h															

**Table 15-144. REP1PHASE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	PHASECOUNT	R	0h	ADC trigger repeater 1 phase delay status. When the trigger selected by REP1CTL.TRIGSEL is received, this register will start counting down from PHASECOUNT until the counter reaches 0, at which point the trigger will be passed on to the repeater re-trigger logic. If the trigger selected by REP1CTL.TRIGSEL is received when PHASECOUNT is not 0 (the phase delay logic is busy from the previous trigger) then the new trigger will be ignored and REP1CTL.PHASEOVF will be set to 1. Reset type: SYSRSn
15-0	PHASE	R/W	0h	ADC trigger repeater 1 phase delay configuration. Defines the number of SYSCLKs to delay the selected trigger before passing it on to the re-triggering logic. 0 = trigger is passed through without delay 1 = trigger is delayed by 1 SYSCLK 2 = trigger is delayed by 2 SYSCLKs ... 65535 = trigger is delayed by 65535 SYSCLKs Reset type: SYSRSn

### 15.15.3.83 REP1SPREAD Register (Offset = D0h) [Reset = 0000000h]

REP1SPREAD is shown in [Figure 15-163](#) and described in [Table 15-145](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 1 Spread Select Register

**Figure 15-163. REP1SPREAD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPREADCOUNT																SPREAD															
R-0h																R/W-0h															

**Table 15-145. REP1SPREAD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	SPREADCOUNT	R	0h	ADC trigger repeater 1 spread status. When a trigger is sent to the ADC in oversampling mode, this register will start counting down from SPREAD until SPREADCOUNT equals 0. The next repeated trigger to the ADC in oversampling mode will not occur until SPREADCOUNT is 0 (minimum time is complete) and REP1CTL.BUSY = 0 (SOCs associated with trigger repeater 1 are no longer pending). Reset type: SYSRSn
15-0	SPREAD	R/W	0h	ADC trigger repeater 1 spread delay configuration. In oversampling mode, defines the minimum number of SYSCLKs to wait before creating the next repeated trigger to the ADC. If SPREAD is less than the time needed for all SOCs associated with repeater 1 to sample and convert, then the repeater will generate triggers as fast as the ADC can convert the associated conversions. If SPREAD is greater than the time needed for all SOCs associated with repeater 1 to sample and convert, then repeated triggers to the ADC will be SPREAD SYSCLK cycles apart. 0 = oversampled repeated triggers occur as fast as the ADC can sample and convert associated SOCs 1 = time between repeated triggers is at least 1 SYSCLKs 2 = time between repeated triggers is at least 2 SYSCLKs ... 65535 = time between repeated triggers is at least 65535 SYSCLKs Reset type: SYSRSn

### 15.15.3.84 REP1FRC Register (Offset = D2h) [Reset = 0000h]

REP1FRC is shown in [Figure 15-164](#) and described in [Table 15-146](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 1 Software Force Register

**Figure 15-164. REP1FRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							SWFRC
R-0h							R-0/W1S-0h

**Table 15-146. REP1FRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	SWFRC	R-0/W1S	0h	Write 1 to force a trigger to repeat block 1 input regardless of the value of TRIGGER. Always reads 0. Reset type: SYSRSn

### 15.15.3.85 REP2CTL Register (Offset = DAh) [Reset = 0000000h]

REP2CTL is shown in [Figure 15-165](#) and described in [Table 15-147](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 2 Control Register

**Figure 15-165. REP2CTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
SWSYNC	RESERVED	SYNCINSEL					
R-0/W1S-0h	R-0h	R/W-0h					
15	14	13	12	11	10	9	8
RESERVED	TRIGGER						
R-0h	R/W-0h						
7	6	5	4	3	2	1	0
TRIGGEROVF	PHASEOVF	RESERVED	RESERVED	MODULEBUSY	RESERVED	ACTIVEMODE	MODE
R/W1C-0h	R/W1C-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R/W-0h

**Table 15-147. REP2CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23	SWSYNC	R-0/W1S	0h	Trigger repeater 2 software force sync. On a sync. event, all registers in repeater 2 are reset to a ready and waiting state. Values of NSEL, PHASE, and MODE are preserved. Note: SOCs associated with repeater 2 are not cleared. Reset type: SYSRSn
22	RESERVED	R	0h	Reserved
21-16	SYNCINSEL	R/W	0h	Trigger repeater 2 sync. input select. On a sync. event, all registers in repeater 2 are reset to a ready and waiting state. Values of NSEL, PHASE, and MODE are preserved. Note: SOCs associated with repeater 2 are not cleared. Refer to SOC spec for more details Reset type: SYSRSn
15	RESERVED	R	0h	Reserved

**Table 15-147. REP2CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14-8	TRIGGER	R/W	0h	ADC Trigger Repeater 2 Trigger Select. Selects the trigger to modify via oversampling or undersampling. 00h REPTRIG0 - Software only 01h REPTRIG1 - CPU1 Timer 0, TINT0n 02h REPTRIG2 - CPU1 Timer 1, TINT1n 03h REPTRIG3 - CPU1 Timer 2, TINT2n 04h REPTRIG4 - GPIO, Input X-Bar INPUT5 05h REPTRIG5 - ePWM1, ADCSOCA 06h REPTRIG6 - ePWM1, ADCSOCA 07h REPTRIG7 - ePWM2, ADCSOCA 08h REPTRIG8 - ePWM2, ADCSOCA 09h REPTRIG9 - ePWM3, ADCSOCA 0Ah REPTRIG10 - ePWM3, ADCSOCA 0Bh REPTRIG11 - ePWM4, ADCSOCA 0Ch REPTRIG12 - ePWM4, ADCSOCA 0Dh REPTRIG13 - ePWM5, ADCSOCA 0Eh REPTRIG14 - ePWM5, ADCSOCA 0Fh REPTRIG15 - ePWM6, ADCSOCA 10h REPTRIG16 - ePWM6, ADCSOCA 11h REPTRIG17 - ePWM7, ADCSOCA 12h REPTRIG18 - ePWM7, ADCSOCA 13h REPTRIG19 - ePWM8, ADCSOCA 14h REPTRIG20 - ePWM8, ADCSOCA 15h REPTRIG21 - ePWM9, ADCSOCA 16h REPTRIG22 - ePWM9, ADCSOCA 17h REPTRIG23 - ePWM10, ADCSOCA 18h REPTRIG24 - ePWM10, ADCSOCA 19h REPTRIG25 - ePWM11, ADCSOCA 1Ah REPTRIG26 - ePWM11, ADCSOCA 1Bh REPTRIG27 - ePWM12, ADCSOCA 1Ch REPTRIG28 - ePWM12, ADCSOCA 1Dh REPTRIG29 - CPU2 Timer 0, TINT0n 1Eh REPTRIG30 - CPU2 Timer 1, TINT1n 1Fh REPTRIG31 - CPU2 Timer 2, TINT2n 20h - 4Fh - Reserved 50h REPTRIG80 eCAP1 51h REPTRIG81 eCAP2 52h REPTRIG82 eCAP3 53h REPTRIG83 eCAP4 54h REPTRIG84 eCAP5 55h REPTRIG85 eCAP6 56h REPTRIG86 eCAP7 57h REPTRIG87 eCAP8 58h REPTRIG88 - ePWM13, ADCSOCA 59h REPTRIG89 - ePWM13, ADCSOCA 5Ah REPTRIG90 - ePWM14, ADCSOCA 5Bh REPTRIG91 - ePWM14, ADCSOCA 5Ch REPTRIG92 - ePWM15, ADCSOCA 5Dh REPTRIG93 - ePWM15, ADCSOCA 5Eh REPTRIG94 - ePWM16, ADCSOCA 5Fh REPTRIG95 - ePWM16, ADCSOCA 60h REPTRIG96 - ePWM17, ADCSOCA 61h REPTRIG97 - ePWM17, ADCSOCA 62h REPTRIG98 - ePWM18, ADCSOCA 63h REPTRIG99 - ePWM18, ADCSOCA 64h - 7Fh - Reserved Reset type: SYSRSn

**Table 15-147. REP2CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	TRIGGEROVF	R/W1C	0h	<p>ADC Trigger Repeater 2 Oversampled Trigger Overflow. Indicates that a trigger was dropped because a trigger arrived while the repeater was still generating repeated oversampled triggers (NCOUNT was not 0 or SOCs associated with Repeater 2 were still pending). Writing a 1 will clear this flag. Note: This flag won't be set in undersampling mode or when NSEL = 0 if a trigger arrives before the previous SOCs have completed, the trigger will be passed and the overflow flags of the SOCs that were still pending will be set. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn</p>
6	PHASEOVF	R/W1C	0h	<p>ADC Trigger Repeater 2 Phase Delay Overflow. Indicates that a trigger was dropped because a trigger arrived when the phase delay logic was still waiting to send the delayed trigger (PHASECOUNT was not 0). Writing a 1 will clear this flag. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn</p>
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	MODULEBUSY	R	0h	<p>ADC Trigger Repeater 2 Module Busy indicator. In oversampling mode: 0 = Repeater 2 is idle and can accept a new repeated trigger in oversampling mode 1 = Repeater 2 still has repeated triggers remaining (NCOUNT &gt; 0) or associated SOCs are still pending (SOCBUSY is 1) If a new oversampled trigger is received while the module is still busy, the TRIGGEROVF bit will be set and the trigger will be ignored. Reset type: SYSRSn</p>
2	RESERVED	R	0h	Reserved
1	ACTIVEMODE	R	0h	<p>When a trigger is received in oversampling or undersampling mode the value of MODE is copied to ACTIVEMODE. ACTIVEMODE determines if the repeater will repeat of filter triggers. Changes to MODE while the repeater is working therefore won't cause any changes in functionality until the module becomes idle and then a new trigger is received. 0 = module is oversampling 1 = module is undersampling Reset type: SYSRSn</p>
0	MODE	R/W	0h	<p>ADC trigger repeater 2 mode selection. Select either oversampling or undersampling mode. In oversampling mode, when the trigger selected by REP2CTL.TRIGSEL is received, the repeater will repeat the trigger REP2N.NSEL + 1 times. In undersampling mode, when the trigger selected by REP2CTL.TRIGSEL is received the first time, the repeater will pass the trigger through. The next REP2N.NSEL triggers will be ignored. 0 = oversampling 1 = undersampling Reset type: SYSRSn</p>

### 15.15.3.86 REP2N Register (Offset = DCh) [Reset = 0000000h]

REP2N is shown in [Figure 15-166](#) and described in [Table 15-148](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 2 N Select Register

**Figure 15-166. REP2N Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								NCOUNT								RESERVED								NSEL							
R-0h								R-0h								R-0h								R/W-0h							

**Table 15-148. REP2N Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22-16	NCOUNT	R	0h	ADC trigger repeater 2 trigger count. In oversampling mode, indicates the number of triggers remaining to be generated. If a trigger is received corresponding to REP2CTL.TRIGSEL while NCOUNT is not 0 (the repeater is still busy generating the repeated triggers) then the trigger will be ignored and REP2CTL.TRIGOVF will be set to 1. In undersampling mode, indicates the number of triggers remaining to be suppressed. Reset type: SYSRSn
15-7	RESERVED	R	0h	Reserved
6-0	NSEL	R/W	0h	ADC Trigger Repeater 2 selection of number of triggers. In oversampling mode, selects the number of repeated triggers. For each trigger received corresponding to REP2CTL.TRIGSEL, NSEL + 1 triggers will be generated. 0 = 1 trigger is generated (pass-through) 1 = 2 triggers are generated 2 = 3 triggers are generated ... 127 = 128 triggers are generated In undersampling mode, selects the number triggers to be suppressed. 1 out NSEL + 1 triggers received corresponding to REP2CTL.TRIGSEL will be passed through (the first trigger will be passed through and the subsequent NSEL triggers will be suppressed). 0 = all triggers are passed 1 = 1 out of 2 triggers are passed 2 = 1 out of 3 triggers are passed ... 127 = 1 out of 128 triggers are passed Reset type: SYSRSn



### 15.15.3.87 REP2PHASE Register (Offset = DEh) [Reset = 0000000h]

REP2PHASE is shown in [Figure 15-167](#) and described in [Table 15-149](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 2 Phase Select Register

**Figure 15-167. REP2PHASE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PHASECOUNT																PHASE															
R-0h																R/W-0h															

**Table 15-149. REP2PHASE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	PHASECOUNT	R	0h	ADC trigger repeater 2 phase delay status. When the trigger selected by REP2CTL.TRIGSEL is received, this register will start counting down from PHASECOUNT until the counter reaches 0, at which point the trigger will be passed on to the repeater re-trigger logic. If the trigger selected by REP2CTL.TRIGSEL is received when PHASECOUNT is not 0 (the phase delay logic is busy from the previous trigger) then the new trigger will be ignored and REP2CTL.PHASEOVF will be set to 1. Reset type: SYSRSn
15-0	PHASE	R/W	0h	ADC trigger repeater 2 phase delay configuration. Defines the number of SYSCLKs to delay the selected trigger before passing it on to the re-triggering logic. 0 = trigger is passed through without delay 1 = trigger is delayed by 1 SYSCLK 2 = trigger is delayed by 2 SYSCLKs ... 65535 = trigger is delayed by 65535 SYSCLKs Reset type: SYSRSn

### 15.15.3.88 REP2SPREAD Register (Offset = E0h) [Reset = 0000000h]

REP2SPREAD is shown in [Figure 15-168](#) and described in [Table 15-150](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 2 Spread Select Register

**Figure 15-168. REP2SPREAD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPREADCOUNT																SPREAD															
R-0h																R/W-0h															

**Table 15-150. REP2SPREAD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	SPREADCOUNT	R	0h	ADC trigger repeater 2 spread status. When a trigger is sent to the ADC in oversampling mode, this register will start counting down from SPREAD until SPREADCOUNT equals 0. The next repeated trigger to the ADC in oversampling mode will not occur until SPREADCOUNT is 0 (minimum time is complete) and REP2CTL.BUSY = 0 (SOCs associated with trigger repeater 2 are no longer pending). Reset type: SYSRSn
15-0	SPREAD	R/W	0h	ADC trigger repeater 2 spread delay configuration. In oversampling mode, defines the minimum number of SYSCLKs to wait before creating the next repeated trigger to the ADC. If SPREAD is less than the time needed for all SOCs associated with repeater 2 to sample and convert, then the repeater will generate triggers as fast as the ADC can convert the associated conversions. If SPREAD is greater than the time needed for all SOCs associated with repeater 2 to sample and convert, then repeated triggers to the ADC will be SPREAD SYSCLK cycles apart. 0 = oversampled repeated triggers occur as fast as the ADC can sample and convert associated SOCs 1 = time between repeated triggers is at least 1 SYSCLKs 2 = time between repeated triggers is at least 2 SYSCLKs ... 65535 = time between repeated triggers is at least 65535 SYSCLKs Reset type: SYSRSn

### 15.15.3.89 REP2FRC Register (Offset = E2h) [Reset = 0000h]

REP2FRC is shown in [Figure 15-169](#) and described in [Table 15-151](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 2 Software Force Register

**Figure 15-169. REP2FRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							SWFRC
R-0h							R-0/W1S-0h

**Table 15-151. REP2FRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	SWFRC	R-0/W1S	0h	Write 1 to force a trigger to repeat block 2 input regardless of the value of TRIGGER. Always reads 0. Reset type: SYSRSn

### 15.15.3.90 ADCPPB1LIMIT Register (Offset = EAh) [Reset = 0000h]

ADCPPB1LIMIT is shown in [Figure 15-170](#) and described in [Table 15-152](#).

Return to the [Summary Table](#).

ADC PPB1Conversion Count Limit Register

**Figure 15-170. ADCPPB1LIMIT Register**

15	14	13	12	11	10	9	8
RESERVED						LIMIT	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
LIMIT							
R/W-0h							

**Table 15-152. ADCPPB1LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	LIMIT	R/W	0h	Post Processing Block 1 Oversampling Limit. Defines the number of conversions to accumulate before PSUM is automatically loaded into SUM. To prevent PSUM from overflowing, do not write a value larger than 128 when the ADC is operating in 16-bit mode. Reset type: SYSRSn

### 15.15.3.91 ADCPPBP1PCOUNT Register (Offset = ECh) [Reset = 0000h]

ADCPPBP1PCOUNT is shown in [Figure 15-171](#) and described in [Table 15-153](#).

Return to the [Summary Table](#).

ADC PPB1 Partial Conversion Count Register

**Figure 15-171. ADCPPBP1PCOUNT Register**

15	14	13	12	11	10	9	8
RESERVED						PCOUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PCOUNT							
R-0h							

**Table 15-153. ADCPPBP1PCOUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PCOUNT	R	0h	Post Processing Block 1 Oversampling Partial Count. Each time a new result propagates through the PPB signal chain and accumulates into ADCPPBP1PSUM this register is incremented by 1. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPBP1RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPBP1RESULT timing information). Reset type: SYSRSn

### 15.15.3.92 ADCPPB1CONFIG2 Register (Offset = EEh) [Reset = 0000h]

ADCPPB1CONFIG2 is shown in [Figure 15-172](#) and described in [Table 15-154](#).

Return to the [Summary Table](#).

ADC PPB1 Sum Shift Register

**Figure 15-172. ADCPPB1CONFIG2 Register**

15	14	13	12	11	10	9	8
COMPSEL		RESERVED	OSINTSEL	SWSYNC	RESERVED	SYNCINSEL	
R/W-0h		R-0h	R/W-0h	R-0/W1S-0h	R-0h	R/W-0h	
7	6	5	4	3	2	1	0
SYNCINSEL				SHIFT			
R/W-0h				R/W-0h			

**Table 15-154. ADCPPB1CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	COMPSEL	R/W	0h	Post Processing Block 1 Compare Source Select. This field determines whether ADCPPB1RESULT, ADCPPB1PSUM, or ADCPPB1SUM is used for the zero-crossing detect logic and threshold compare. 00 = ADCPPB1RESULT is used for compare logic 01 = ADCPPB1PSUM is used for compare logic 10 = ADCPPB1SUM is used for compare logic 11 = Reserved Note: when ADCPPB1PSUM is selected as the compare source and when a LIMIT match occurs (ADCPPB1LIMIT equals ADCPPB1COUNT) the ADCPPB1PSUM register will be cleared and the final sum will be loaded into ADCPPB1SUM. For this sample, the final sum, ADCPPB1SUM will be used for the comparison instead of ADCPPB1PSUM. Reset type: SYSRSn
13	RESERVED	R	0h	Reserved
12	OSINTSEL	R/W	0h	Post Processing Block 1 Interrupt Source Select. OSINT1 can be used to trigger an ADC interrupt (ADCINT1 through ADCINT4) via selection in the ADCINT1N2 or ADCINT3N4. This selection determines if a sync. event can trigger OSINT1 in addition to a PCOUNT = LIMIT event. 0 = OSINT1 will be generated from PCOUNT = LIMIT only 1 = OSTIN1 will be generated from PCOUNT = LIMIT or a sync. event. Note: If a SYNC event would cause an OSINT one cycle after OSINT would have been cause by PCOUNT = LIMIT match, then the second OSINT is ignored. Reset type: SYSRSn
11	SWSYNC	R-0/W1S	0h	PPB 1 software force sync. On a sync. event, all partial registers transfer to the final registers and are then reset. Note: In the case where the software force occurs at the same time that a new sample is added to the PSUM and the PSUM is being used for a high or low limit compare, then the comparison will not occur. Reset type: SYSRSn
10	RESERVED	R	0h	Reserved
9-4	SYNCINSEL	R/W	0h	PPB 1 sync. input select. On a sync. event, all partial registers transfer to the final registers and are then reset. Refer to SOC spec for details Reset type: SYSRSn

**Table 15-154. ADCPPB1CONFIG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	SHIFT	R/W	0h	Post Processing Block 1 right shift. Defines the number of bits to right shift PSUM before loading into the final SUM. 0 : no right shift 1 : SUM = PSUM >> 1 2 : SUM = PSUM >> 2 ... 10 : SUM = PSUM >> 10 11 - 15 : Reserved Reset type: SYSRSn

### 15.15.3.93 ADCPPB1PSUM Register (Offset = F0h) [Reset = 0000000h]

ADCPPB1PSUM is shown in [Figure 15-173](#) and described in [Table 15-155](#).

Return to the [Summary Table](#).

ADC PPB1 Partial Sum Register

**Figure 15-173. ADCPPB1PSUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									PSUM																						
R-0h									R-0h																						

**Table 15-155. ADCPPB1PSUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	PSUM	R	0h	Post Processing Block 1 Oversampling Partial Sum. Each time a new result propagates through the PPB signal chain and latches into ADCPPB1RESULT the result is subsequently accumulated into this register. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 2 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for detailed timing information). Reset type: SYSRSn



### 15.15.3.94 ADCPPB1PMAx Register (Offset = F2h) [Reset = 0000000h]

ADCPPB1PMAx is shown in [Figure 15-174](#) and described in [Table 15-156](#).

Return to the [Summary Table](#).

ADC PPB1 Partial Max Register

**Figure 15-174. ADCPPB1PMAx Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMAx															
R-0h																R-0h															

**Table 15-156. ADCPPB1PMAx Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMAx	R	0h	Post Processing Block 1 Oversampling Partial Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB1RESULT the result replaces this register if it is larger. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 15.15.3.95 ADCPPB1PMAXI Register (Offset = F4h) [Reset = 0000h]

ADCPPB1PMAXI is shown in [Figure 15-175](#) and described in [Table 15-157](#).

Return to the [Summary Table](#).

ADC PPB1 Partial Max Index Register

**Figure 15-175. ADCPPB1PMAXI Register**

15	14	13	12	11	10	9	8
RESERVED						PMAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMAXI							
R-0h							

**Table 15-157. ADCPPB1PMAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMAXI	R	0h	Post Processing Block 1 Oversampling Partial Index of Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB1RESULT if the result replaces PMAX this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 15.15.3.96 ADCPPB1PMIN Register (Offset = F6h) [Reset = 0000000h]

ADCPPB1PMIN is shown in [Figure 15-176](#) and described in [Table 15-158](#).

Return to the [Summary Table](#).

ADC PPB1 Partial MIN Register

**Figure 15-176. ADCPPB1PMIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMIN															
R-0h																R-0h															

**Table 15-158. ADCPPB1PMIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMIN	R	0h	Post Processing Block 1 Oversampling Partial Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB1RESULT the result replaces this register if it is smaller. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 15.15.3.97 ADCPPB1PMINI Register (Offset = F8h) [Reset = 0000h]

ADCPPB1PMINI is shown in [Figure 15-177](#) and described in [Table 15-159](#).

Return to the [Summary Table](#).

ADC PPB1 Partial Min Index Register

**Figure 15-177. ADCPPB1PMINI Register**

15	14	13	12	11	10	9	8
RESERVED						PMINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMINI							
R-0h							

**Table 15-159. ADCPPB1PMINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMINI	R	0h	Post Processing Block 1 Oversampling Partial Index of Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB1RESULT if the result replaces PMIN this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 15.15.3.98 ADCPPB1TRIPLO2 Register (Offset = FAh) [Reset = 0000000h]

ADCPPB1TRIPLO2 is shown in [Figure 15-178](#) and described in [Table 15-160](#).

Return to the [Summary Table](#).

ADC PPB1 Extended Trip Low Register

**Figure 15-178. ADCPPB1TRIPLO2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITLO																							
R-0h								R/W-0h																							

**Table 15-160. ADCPPB1TRIPLO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITLO	R/W	0h	<p>ADC Post Processing Block 1 Trip High Low Limit. This value sets the digital comparator trip low limit if ADCPPB1TRIPLO.LIMITLO2EN = 1.</p> <p>When comparing to an ADCPPBxRESULT register, the upper bits will be ignored:</p> <ul style="list-style-type: none"> <li>- TRIPLO2[23:17] will be ignored in 16 bit mode</li> <li>- TRIPLO2[23:13] will be ignored in 12 bit mode</li> </ul> <p>Reset type: SYSRSn</p>

### 15.15.3.99 ADCPPB2LIMIT Register (Offset = 104h) [Reset = 0000h]

ADCPPB2LIMIT is shown in [Figure 15-179](#) and described in [Table 15-161](#).

Return to the [Summary Table](#).

ADC PPB2Conversion Count Limit Register

**Figure 15-179. ADCPPB2LIMIT Register**

15	14	13	12	11	10	9	8
RESERVED						LIMIT	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
LIMIT							
R/W-0h							

**Table 15-161. ADCPPB2LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	LIMIT	R/W	0h	Post Processing Block 2 Oversampling Limit. Defines the number of conversions to accumulate before PSUM is automatically loaded into SUM. To prevent PSUM from overflowing, do not write a value larger than 128 when the ADC is operating in 16-bit mode. Reset type: SYSRSn

### 15.15.3.100 ADCPPBP2PCOUNT Register (Offset = 106h) [Reset = 0000h]

ADCPPBP2PCOUNT is shown in [Figure 15-180](#) and described in [Table 15-162](#).

Return to the [Summary Table](#).

ADC PPB2 Partial Conversion Count Register

**Figure 15-180. ADCPPBP2PCOUNT Register**

15	14	13	12	11	10	9	8
RESERVED						PCOUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PCOUNT							
R-0h							

**Table 15-162. ADCPPBP2PCOUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PCOUNT	R	0h	Post Processing Block 2 Oversampling Partial Count. Each time a new result propagates through the PPB signal chain and accumulates into ADCPPBP2PSUM this register is incremented by 1. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPBP2RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPBP2RESULT timing information). Reset type: SYSRSn

### 15.15.3.101 ADCPPB2CONFIG2 Register (Offset = 108h) [Reset = 0000h]

ADCPPB2CONFIG2 is shown in [Figure 15-181](#) and described in [Table 15-163](#).

Return to the [Summary Table](#).

ADC PPB2 Sum Shift Register

**Figure 15-181. ADCPPB2CONFIG2 Register**

15	14	13	12	11	10	9	8
COMPSEL		RESERVED	OSINTSEL	SWSYNC	RESERVED	SYNCINSEL	
R/W-0h		R-0h	R/W-0h	R-0/W1S-0h	R-0h	R/W-0h	
7	6	5	4	3	2	1	0
SYNCINSEL				SHIFT			
R/W-0h				R/W-0h			

**Table 15-163. ADCPPB2CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	COMPSEL	R/W	0h	Post Processing Block 2 Compare Source Select. This field determines whether ADCPPB2RESULT, ADCPPB2PSUM, or ADCPPB2SUM is used for the zero-crossing detect logic and threshold compare. 00 = ADCPPB2RESULT is used for compare logic 01 = ADCPPB2PSUM is used for compare logic 10 = ADCPPB2SUM is used for compare logic 11 = Reserved Note: when ADCPPB2PSUM is selected as the compare source and when a LIMIT match occurs (ADCPPB2LIMIT equals ADCPPB2COUNT) the ADCPPB2PSUM register will be cleared and the final sum will be loaded into ADCPPB2SUM. For this sample, the final sum, ADCPPB2SUM will be used for the comparison instead of ADCPPB2PSUM. Reset type: SYSRSn
13	RESERVED	R	0h	Reserved
12	OSINTSEL	R/W	0h	Post Processing Block 2 Interrupt Source Select. OSINT2 can be used to trigger an ADC interrupt (ADCINT1 through ADCINT4) via selection in the ADCINT1N2 or ADCINT3N4. This selection determines if a sync. event can trigger OSINT2 in addition to a PCOUNT = LIMIT event. 0 = OSINT2 will be generated from PCOUNT = LIMIT only 1 = OSTIN2 will be generated from PCOUNT = LIMIT or a sync. event. Note: If a SYNC event would cause an OSINT one cycle after OSINT would have been cause by PCOUNT = LIMIT match, then the second OSINT is ignored. Reset type: SYSRSn
11	SWSYNC	R-0/W1S	0h	PPB 2 software force sync. On a sync. event, all partial registers transfer to the final registers and are then reset. Note: In the case where the software force occurs at the same time that a new sample is added to the PSUM and the PSUM is being used for a high or low limit compare, then the comparison will not occur. Reset type: SYSRSn
10	RESERVED	R	0h	Reserved
9-4	SYNCINSEL	R/W	0h	PPB 2 sync. input select. On a sync. event, all partial registers transfer to the final registers and are then reset. Refer to SOC spec for details Reset type: SYSRSn



**Table 15-163. ADCPPB2CONFIG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	SHIFT	R/W	0h	Post Processing Block 2 right shift. Defines the number of bits to right shift PSUM before loading into the final SUM. 0 : no right shift 1 : SUM = PSUM >> 1 2 : SUM = PSUM >> 2 ... 10 : SUM = PSUM >> 10 11 - 15 : Reserved Reset type: SYSRSn

### 15.15.3.102 ADCPPB2PSUM Register (Offset = 10Ah) [Reset = 0000000h]

ADCPPB2PSUM is shown in [Figure 15-182](#) and described in [Table 15-164](#).

Return to the [Summary Table](#).

ADC PPB2 Partial Sum Register

**Figure 15-182. ADCPPB2PSUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									PSUM																						
R-0h									R-0h																						

**Table 15-164. ADCPPB2PSUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	PSUM	R	0h	Post Processing Block 2 Oversampling Partial Sum. Each time a new result propagates through the PPB signal chain and latches into ADCPPB2RESULT the result is subsequently accumulated into this register. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 2 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for detailed timing information). Reset type: SYSRSn

### 15.15.3.103 ADCPPB2PMAx Register (Offset = 10Ch) [Reset = 0000000h]

ADCPPB2PMAx is shown in [Figure 15-183](#) and described in [Table 15-165](#).

Return to the [Summary Table](#).

ADC PPB2 Partial Max Register

**Figure 15-183. ADCPPB2PMAx Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMAx															
R-0h																R-0h															

**Table 15-165. ADCPPB2PMAx Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMAx	R	0h	Post Processing Block 2 Oversampling Partial Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB2RESULT the result replaces this register if it is larger. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 15.15.3.104 ADCPPB2PMAXI Register (Offset = 10Eh) [Reset = 0000h]

ADCPPB2PMAXI is shown in [Figure 15-184](#) and described in [Table 15-166](#).

Return to the [Summary Table](#).

ADC PPB2 Partial Max Index Register

**Figure 15-184. ADCPPB2PMAXI Register**

15	14	13	12	11	10	9	8
RESERVED						PMAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMAXI							
R-0h							

**Table 15-166. ADCPPB2PMAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMAXI	R	0h	Post Processing Block 2 Oversampling Partial Index of Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB2RESULT if the result replaces PMAX this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 15.15.3.105 ADCPPB2PMIN Register (Offset = 110h) [Reset = 0000000h]

ADCPPB2PMIN is shown in [Figure 15-185](#) and described in [Table 15-167](#).

Return to the [Summary Table](#).

ADC PPB2 Partial MIN Register

**Figure 15-185. ADCPPB2PMIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMIN															
R-0h																R-0h															

**Table 15-167. ADCPPB2PMIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMIN	R	0h	Post Processing Block 2 Oversampling Partial Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB2RESULT the result replaces this register if it is smaller. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 15.15.3.106 ADCPPB2PMINI Register (Offset = 112h) [Reset = 0000h]

ADCPPB2PMINI is shown in [Figure 15-186](#) and described in [Table 15-168](#).

Return to the [Summary Table](#).

ADC PPB2 Partial Min Index Register

**Figure 15-186. ADCPPB2PMINI Register**

15	14	13	12	11	10	9	8
RESERVED						PMINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMINI							
R-0h							

**Table 15-168. ADCPPB2PMINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMINI	R	0h	Post Processing Block 2 Oversampling Partial Index of Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB2RESULT if the result replaces PMIN this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 15.15.3.107 ADCPPB2TRIPLO2 Register (Offset = 114h) [Reset = 0000000h]

ADCPPB2TRIPLO2 is shown in [Figure 15-187](#) and described in [Table 15-169](#).

Return to the [Summary Table](#).

ADC PPB2 Extended Trip Low Register

**Figure 15-187. ADCPPB2TRIPLO2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITLO																							
R-0h								R/W-0h																							

**Table 15-169. ADCPPB2TRIPLO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITLO	R/W	0h	<p>ADC Post Processing Block 2 Trip High Low Limit. This value sets the digital comparator trip low limit if ADCPPB2TRIPLO.LIMITLO2EN = 1.</p> <p>When comparing to an ADCPPBxRESULT register, the upper bits will be ignored:</p> <ul style="list-style-type: none"> <li>- TRIPLO2[23:17] will be ignored in 16 bit mode</li> <li>- TRIPLO2[23:13] will be ignored in 12 bit mode</li> </ul> <p>Reset type: SYSRSn</p>

### 15.15.3.108 ADCPPB3LIMIT Register (Offset = 11Eh) [Reset = 0000h]

ADCPPB3LIMIT is shown in [Figure 15-188](#) and described in [Table 15-170](#).

Return to the [Summary Table](#).

ADC PPB3Conversion Count Limit Register

**Figure 15-188. ADCPPB3LIMIT Register**

15	14	13	12	11	10	9	8
RESERVED						LIMIT	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
LIMIT							
R/W-0h							

**Table 15-170. ADCPPB3LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	LIMIT	R/W	0h	Post Processing Block 3 Oversampling Limit. Defines the number of conversions to accumulate before PSUM is automatically loaded into SUM. To prevent PSUM from overflowing, do not write a value larger than 128 when the ADC is operating in 16-bit mode. Reset type: SYSRSn



### 15.15.3.109 ADCPPBP3PCOUNT Register (Offset = 120h) [Reset = 0000h]

ADCPPBP3PCOUNT is shown in [Figure 15-189](#) and described in [Table 15-171](#).

Return to the [Summary Table](#).

ADC PPB3 Partial Conversion Count Register

**Figure 15-189. ADCPPBP3PCOUNT Register**

15	14	13	12	11	10	9	8
RESERVED						PCOUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PCOUNT							
R-0h							

**Table 15-171. ADCPPBP3PCOUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PCOUNT	R	0h	Post Processing Block 3 Oversampling Partial Count. Each time a new result propagates through the PPB signal chain and accumulates into ADCPPBP3PSUM this register is incremented by 1. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPBP3RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPBP3RESULT timing information). Reset type: SYSRSn

**15.15.3.110 ADCPPB3CONFIG2 Register (Offset = 122h) [Reset = 0000h]**

 ADCPPB3CONFIG2 is shown in [Figure 15-190](#) and described in [Table 15-172](#).

 Return to the [Summary Table](#).

ADC PPB3 Sum Shift Register

**Figure 15-190. ADCPPB3CONFIG2 Register**

15	14	13	12	11	10	9	8
COMPSEL		RESERVED	OSINTSEL	SWSYNC	RESERVED	SYNCINSEL	
R/W-0h		R-0h	R/W-0h	R-0/W1S-0h	R-0h	R/W-0h	
7	6	5	4	3	2	1	0
SYNCINSEL				SHIFT			
R/W-0h				R/W-0h			

**Table 15-172. ADCPPB3CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	COMPSEL	R/W	0h	Post Processing Block 3 Compare Source Select. This field determines whether ADCPPB3RESULT, ADCPPB3PSUM, or ADCPPB3SUM is used for the zero-crossing detect logic and threshold compare. 00 = ADCPPB3RESULT is used for compare logic 01 = ADCPPB3PSUM is used for compare logic 10 = ADCPPB3SUM is used for compare logic 11 = Reserved Note: when ADCPPB3PSUM is selected as the compare source and when a LIMIT match occurs (ADCPB3LIMIT equals ADCPPB3COUNT) the ADCPPB3PSUM register will be cleared and the final sum will be loaded into ADCPPB3SUM. For this sample, the final sum, ADCPPB3SUM will be used for the comparison instead of ADCPPB3PSUM. Reset type: SYSRSn
13	RESERVED	R	0h	Reserved
12	OSINTSEL	R/W	0h	Post Processing Block 3 Interrupt Source Select. OSINT3 can be used to trigger an ADC interrupt (ADCINT1 through ADCINT4) via selection in the ADCINT1N2 or ADCINT3N4. This selection determines if a sync. event can trigger OSINT3 in addition to a PCOUNT = LIMIT event. 0 = OSINT3 will be generated from PCOUNT = LIMIT only 1 = OSTIN3 will be generated from PCOUNT = LIMIT or a sync. event. Note: If a SYNC event would cause an OSINT one cycle after OSINT would have been cause by PCOUNT = LIMIT match, then the second OSINT is ignored. Reset type: SYSRSn
11	SWSYNC	R-0/W1S	0h	PPB 3 software force sync. On a sync. event, all partial registers transfer to the final registers and are then reset. Note: In the case where the software force occurs at the same time that a new sample is added to the PSUM and the PSUM is being used for a high or low limit compare, then the comparison will not occur. Reset type: SYSRSn
10	RESERVED	R	0h	Reserved
9-4	SYNCINSEL	R/W	0h	PPB 3 sync. input select. On a sync. event, all partial registers transfer to the final registers and are then reset. Refer to SOC spec for details Reset type: SYSRSn

**Table 15-172. ADCPPB3CONFIG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	SHIFT	R/W	0h	Post Processing Block 3 right shift. Defines the number of bits to right shift PSUM before loading into the final SUM. 0 : no right shift 1 : SUM = PSUM >> 1 2 : SUM = PSUM >> 2 ... 10 : SUM = PSUM >> 10 11 - 15 : Reserved Reset type: SYSRSn

### 15.15.3.111 ADCPPB3PSUM Register (Offset = 124h) [Reset = 0000000h]

ADCPPB3PSUM is shown in [Figure 15-191](#) and described in [Table 15-173](#).

Return to the [Summary Table](#).

ADC PPB3 Partial Sum Register

**Figure 15-191. ADCPPB3PSUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									PSUM																						
R-0h									R-0h																						

**Table 15-173. ADCPPB3PSUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	PSUM	R	0h	Post Processing Block 3 Oversampling Partial Sum. Each time a new result propagates through the PPB signal chain and latches into ADCPPB3RESULT the result is subsequently accumulated into this register. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 2 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for detailed timing information). Reset type: SYSRSn

### 15.15.3.112 ADCPPB3PMAX Register (Offset = 126h) [Reset = 0000000h]

ADCPPB3PMAX is shown in [Figure 15-192](#) and described in [Table 15-174](#).

Return to the [Summary Table](#).

ADC PPB3 Partial Max Register

**Figure 15-192. ADCPPB3PMAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMAX															
R-0h																R-0h															

**Table 15-174. ADCPPB3PMAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMAX	R	0h	Post Processing Block 3 Oversampling Partial Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB3RESULT the result replaces this register if it is larger. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

### 15.15.3.113 ADCPPB3PMAXI Register (Offset = 128h) [Reset = 0000h]

ADCPPB3PMAXI is shown in [Figure 15-193](#) and described in [Table 15-175](#).

Return to the [Summary Table](#).

ADC PPB3 Partial Max Index Register

**Figure 15-193. ADCPPB3PMAXI Register**

15	14	13	12	11	10	9	8
RESERVED						PMAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMAXI							
R-0h							

**Table 15-175. ADCPPB3PMAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMAXI	R	0h	Post Processing Block 3 Oversampling Partial Index of Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB3RESULT if the result replaces PMAX this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

### 15.15.3.114 ADCPPB3PMIN Register (Offset = 12Ah) [Reset = 0000000h]

ADCPPB3PMIN is shown in [Figure 15-194](#) and described in [Table 15-176](#).

Return to the [Summary Table](#).

ADC PPB3 Partial MIN Register

**Figure 15-194. ADCPPB3PMIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMIN															
R-0h																R-0h															

**Table 15-176. ADCPPB3PMIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMIN	R	0h	Post Processing Block 3 Oversampling Partial Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB3RESULT the result replaces this register if it is smaller. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

### 15.15.3.115 ADCPPB3PMINI Register (Offset = 12Ch) [Reset = 0000h]

ADCPPB3PMINI is shown in [Figure 15-195](#) and described in [Table 15-177](#).

Return to the [Summary Table](#).

ADC PPB3 Partial Min Index Register

**Figure 15-195. ADCPPB3PMINI Register**

15	14	13	12	11	10	9	8
RESERVED						PMINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMINI							
R-0h							

**Table 15-177. ADCPPB3PMINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMINI	R	0h	Post Processing Block 3 Oversampling Partial Index of Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB3RESULT if the result replaces PMIN this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn



### 15.15.3.116 ADCPPB3TRIPLO2 Register (Offset = 12Eh) [Reset = 0000000h]

ADCPPB3TRIPLO2 is shown in [Figure 15-196](#) and described in [Table 15-178](#).

Return to the [Summary Table](#).

ADC PPB3 Extended Trip Low Register

**Figure 15-196. ADCPPB3TRIPLO2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITLO																							
R-0h								R/W-0h																							

**Table 15-178. ADCPPB3TRIPLO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITLO	R/W	0h	<p>ADC Post Processing Block 3 Trip High Low Limit. This value sets the digital comparator trip low limit if ADCPPB3TRIPLO.LIMITLO2EN = 1.</p> <p>When comparing to an ADCPPBxRESULT register, the upper bits will be ignored:</p> <ul style="list-style-type: none"> <li>- TRIPLO2[23:17] will be ignored in 16 bit mode</li> <li>- TRIPLO2[23:13] will be ignored in 12 bit mode</li> </ul> <p>Reset type: SYSRSn</p>

### 15.15.3.117 ADCPPB4LIMIT Register (Offset = 138h) [Reset = 0000h]

ADCPPB4LIMIT is shown in [Figure 15-197](#) and described in [Table 15-179](#).

Return to the [Summary Table](#).

ADC PPB4Conversion Count Limit Register

**Figure 15-197. ADCPPB4LIMIT Register**

15	14	13	12	11	10	9	8
RESERVED						LIMIT	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
LIMIT							
R/W-0h							

**Table 15-179. ADCPPB4LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	LIMIT	R/W	0h	Post Processing Block 4 Oversampling Limit. Defines the number of conversions to accumulate before PSUM is automatically loaded into SUM. To prevent PSUM from overflowing, do not write a value larger than 128 when the ADC is operating in 16-bit mode. Reset type: SYSRSn

### 15.15.3.118 ADCPPBP4PCOUNT Register (Offset = 13Ah) [Reset = 0000h]

ADCPPBP4PCOUNT is shown in [Figure 15-198](#) and described in [Table 15-180](#).

Return to the [Summary Table](#).

ADC PPB4 Partial Conversion Count Register

**Figure 15-198. ADCPPBP4PCOUNT Register**

15	14	13	12	11	10	9	8
RESERVED						PCOUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PCOUNT							
R-0h							

**Table 15-180. ADCPPBP4PCOUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PCOUNT	R	0h	Post Processing Block 4 Oversampling Partial Count. Each time a new result propagates through the PPB signal chain and accumulates into ADCPPBP4PSUM this register is incremented by 1. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPBP4RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPBP4RESULT timing information). Reset type: SYSRSn

### 15.15.3.119 ADCPPB4CONFIG2 Register (Offset = 13Ch) [Reset = 0000h]

ADCPPB4CONFIG2 is shown in [Figure 15-199](#) and described in [Table 15-181](#).

Return to the [Summary Table](#).

ADC PPB4 Sum Shift Register

**Figure 15-199. ADCPPB4CONFIG2 Register**

15	14	13	12	11	10	9	8
COMPSEL		RESERVED	OSINTSEL	SWSYNC	RESERVED	SYNCINSEL	
R/W-0h		R-0h	R/W-0h	R-0/W1S-0h	R-0h	R/W-0h	
7	6	5	4	3	2	1	0
SYNCINSEL				SHIFT			
R/W-0h				R/W-0h			

**Table 15-181. ADCPPB4CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	COMPSEL	R/W	0h	Post Processing Block 4 Compare Source Select. This field determines whether ADCPPB4RESULT, ADCPPB4PSUM, or ADCPPB4SUM is used for the zero-crossing detect logic and threshold compare. 00 = ADCPPB4RESULT is used for compare logic 01 = ADCPPB4PSUM is used for compare logic 10 = ADCPPB4SUM is used for compare logic 11 = Reserved Note: when ADCPPB4PSUM is selected as the compare source and when a LIMIT match occurs (ADCPPB4LIMIT equals ADCPPB4COUNT) the ADCPPB4PSUM register will be cleared and the final sum will be loaded into ADCPPB4SUM. For this sample, the final sum, ADCPPB4SUM will be used for the comparison instead of ADCPPB4PSUM. Reset type: SYSRSn
13	RESERVED	R	0h	Reserved
12	OSINTSEL	R/W	0h	Post Processing Block 4 Interrupt Source Select. OSINT4 can be used to trigger an ADC interrupt (ADCINT1 through ADCINT4) via selection in the ADCINT1N2 or ADCINT3N4. This selection determines if a sync. event can trigger OSINT4 in addition to a PCOUNT = LIMIT event. 0 = OSINT4 will be generated from PCOUNT = LIMIT only 1 = OSTIN4 will be generated from PCOUNT = LIMIT or a sync. event. Note: If a SYNC event would cause an OSINT one cycle after OSINT would have been cause by PCOUNT = LIMIT match, then the second OSINT is ignored. Reset type: SYSRSn
11	SWSYNC	R-0/W1S	0h	PPB 4 software force sync. On a sync. event, all partial registers transfer to the final registers and are then reset. Note: In the case where the software force occurs at the same time that a new sample is added to the PSUM and the PSUM is being used for a high or low limit compare, then the comparison will not occur. Reset type: SYSRSn
10	RESERVED	R	0h	Reserved
9-4	SYNCINSEL	R/W	0h	PPB 4 sync. input select. On a sync. event, all partial registers transfer to the final registers and are then reset. Refer to SOC spec for details Reset type: SYSRSn

**Table 15-181. ADCPPB4CONFIG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	SHIFT	R/W	0h	Post Processing Block 4 right shift. Defines the number of bits to right shift PSUM before loading into the final SUM. 0 : no right shift 1 : SUM = PSUM >> 1 2 : SUM = PSUM >> 2 ... 10 : SUM = PSUM >> 10 11 - 15 : Reserved Reset type: SYSRSn

### 15.15.3.120 ADCPPB4PSUM Register (Offset = 13Eh) [Reset = 0000000h]

ADCPPB4PSUM is shown in [Figure 15-200](#) and described in [Table 15-182](#).

Return to the [Summary Table](#).

ADC PPB4 Partial Sum Register

**Figure 15-200. ADCPPB4PSUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									PSUM																						
R-0h									R-0h																						

**Table 15-182. ADCPPB4PSUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	PSUM	R	0h	Post Processing Block 4 Oversampling Partial Sum. Each time a new result propagates through the PPB signal chain and latches into ADCPPB4RESULT the result is subsequently accumulated into this register. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 2 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for detailed timing information). Reset type: SYSRSn

### 15.15.3.121 ADCPPB4PMAx Register (Offset = 140h) [Reset = 0000000h]

ADCPPB4PMAx is shown in [Figure 15-201](#) and described in [Table 15-183](#).

Return to the [Summary Table](#).

ADC PPB4 Partial Max Register

**Figure 15-201. ADCPPB4PMAx Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMAx															
R-0h																R-0h															

**Table 15-183. ADCPPB4PMAx Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMAx	R	0h	Post Processing Block 4 Oversampling Partial Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB4RESULT the result replaces this register if it is larger. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

### 15.15.3.122 ADCPPB4PMAXI Register (Offset = 142h) [Reset = 0000h]

ADCPPB4PMAXI is shown in [Figure 15-202](#) and described in [Table 15-184](#).

Return to the [Summary Table](#).

ADC PPB4 Partial Max Index Register

**Figure 15-202. ADCPPB4PMAXI Register**

15	14	13	12	11	10	9	8
RESERVED						PMAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMAXI							
R-0h							

**Table 15-184. ADCPPB4PMAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMAXI	R	0h	Post Processing Block 4 Oversampling Partial Index of Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB4RESULT if the result replaces PMAX this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn



### 15.15.3.123 ADCPPB4PMIN Register (Offset = 144h) [Reset = 0000000h]

ADCPPB4PMIN is shown in [Figure 15-203](#) and described in [Table 15-185](#).

Return to the [Summary Table](#).

ADC PPB4 Partial MIN Register

**Figure 15-203. ADCPPB4PMIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMIN															
R-0h																R-0h															

**Table 15-185. ADCPPB4PMIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMIN	R	0h	Post Processing Block 4 Oversampling Partial Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB4RESULT the result replaces this register if it is smaller. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

### 15.15.3.124 ADCPPB4PMINI Register (Offset = 146h) [Reset = 0000h]

ADCPPB4PMINI is shown in [Figure 15-204](#) and described in [Table 15-186](#).

Return to the [Summary Table](#).

ADC PPB4 Partial Min Index Register

**Figure 15-204. ADCPPB4PMINI Register**

15	14	13	12	11	10	9	8
RESERVED						PMINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMINI							
R-0h							

**Table 15-186. ADCPPB4PMINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMINI	R	0h	Post Processing Block 4 Oversampling Partial Index of Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB4RESULT if the result replaces PMIN this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

### 15.15.3.125 ADCPPB4TRIPLO2 Register (Offset = 148h) [Reset = 0000000h]

ADCPPB4TRIPLO2 is shown in [Figure 15-205](#) and described in [Table 15-187](#).

Return to the [Summary Table](#).

ADC PPB4 Extended Trip Low Register

**Figure 15-205. ADCPPB4TRIPLO2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITLO																							
R-0h								R/W-0h																							

**Table 15-187. ADCPPB4TRIPLO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITLO	R/W	0h	<p>ADC Post Processing Block 4 Trip High Low Limit. This value sets the digital comparator trip low limit if ADCPPB4TRIPLO.LIMITLO2EN = 1.</p> <p>When comparing to an ADCPPBxRESULT register, the upper bits will be ignored:</p> <ul style="list-style-type: none"> <li>- TRIPLO2[23:17] will be ignored in 16 bit mode</li> <li>- TRIPLO2[23:13] will be ignored in 12 bit mode</li> </ul> <p>Reset type: SYSRSn</p>

Chapter 16

## **Buffered Digital-to-Analog Converter (DAC)**

---



The buffered digital-to-analog converter (DAC) is an analog module that can output a programmable, arbitrary reference voltage.

<b>16.1 Introduction</b> .....	<a href="#">2285</a>
<b>16.2 Using the DAC</b> .....	<a href="#">2286</a>
<b>16.3 Lock Registers</b> .....	<a href="#">2287</a>
<b>16.4 Software</b> .....	<a href="#">2288</a>
<b>16.5 DAC Registers</b> .....	<a href="#">2289</a>

## 16.1 Introduction

The buffered DAC module consists of an internal 12-bit DAC and an analog output buffer that is capable of driving an external load. For driving even higher loads than typical, a trade-off can be made between load size and output voltage swing. For the load conditions of the buffered DAC, see the device-specific data sheet. The buffered DAC is a general-purpose DAC that can be used to generate a DC voltage in addition to AC waveforms such as sine waves, square waves, triangle waves and so forth. Software writes to the DAC value register can take effect immediately or can be synchronized with EPWMSYNCPER events.

### 16.1.1 DAC Related Collateral

#### Foundational Materials

- [C2000 Academy - DAC](#)
- [High Speed, Digital to Analog Converters Basics Application Report](#)
- [Real-Time Control Reference Guide](#)
  - Refer to the DAC section
- [Understanding Data Converters Application Report](#)


### 16.1.2 Features

Each buffered DAC has the following features:

- 12-bit programmable internal DAC
- Selectable reference voltage source
- x1 and x2 gain modes
- Ability to synchronize with EPWMSYNCPER

### 16.1.3 Block Diagram

The block diagram for the buffered DAC is shown in [Figure 16-1](#).



A. VDAC is not available for this device; so, VREFHI and VSSA are the reference voltages.

**Figure 16-1. DAC Module Block Diagram**

## 16.2 Using the DAC

The internal DAC's reference voltage source, DACREF, is set to VREFHI. The x2 gain mode is only available when VREFHI is set as DACREF and internal reference mode is used, which can be configured by DACCTL[MODE] register. The internal reference circuit generates 1.65V and 2.5V. To select either 2.5V or 1.65V, configure ANAREF<sub>x1P65</sub>SEL register and set ANAREFPCTL[REFPMUXSEL<sub>x</sub>] register to 0 (see the *Analog Subsystem* chapter on how to switch to internal reference mode). Even though the buffered DAC has an x2 gain mode, the maximum output voltage from the buffered DAC is not greater than VDDA. Table 16-1 lists the gain mode combinations supported by the buffered DAC. In this table, x = A or B, X = Don't Care, VREFHI = 2.5v, VDDA = 3.3v, and DACVAL = 4095.

**Table 16-1. DAC Supported Gain Mode Combinations**

DACREFSEL	ANAREFPCTL[REFPMUXSEL <sub>x</sub> ]	ANAREF <sub>x1P65</sub> SEL	Reference Source	Reference Voltage (V)	Mode	Maximum DAC Output (V)	Support Status
1	0	0	Internal	1.65	0	1.65	Not Supported
1	0	0	Internal	1.65	1	3.3	Supported
1	0	1	Internal	2.5	0	2.5	Supported
1	0	1	Internal	2.5	1	2.5	Not Supported
1	1	X	External	VREFHI	0	2.5	Supported
1	1	X	External	VREFHI	1	2.5	Not Supported

Two sets of DACVAL registers, DACVALA and DACVALS, are present in the buffered DAC module. DACVALA is a read-only register that actively controls the buffered DAC value. DACVALS is a writable shadow register that loads into DACVALA either immediately or synchronized with the next EPWMSYNCPER event. If the clock to the buffered DAC is disabled while the buffered DAC is outputting a voltage, the output voltage remains unaffected, but DACVALA and DACVALS is no longer updated with register writes. Enabling the clock to the buffered DAC restores the DAC to the state before the clock was disabled.

The output of the internal DAC is calculated with the following equation:

$$DACOUT = \frac{DACVALA * DACREF}{4096} \quad (12)$$

The buffered DAC can be used to level-shift the PGA input signal (see the *Programmable Gain Amplifier (PGA)* chapter for details). The output buffer of the buffered DAC can exhibit non-linear behavior near the supply rails (VDDA/VSSA). To determine the linear range of the buffered DAC, see the device-specific data sheet.

### 16.2.1 Initialization Sequence

1. Enable the buffered DAC clock.
2. Set DACREF with DACREFSEL.
3. Power up the buffered DAC with DACOUTEN.
4. Wait for the power-up time to elapse before outputting a voltage. To determine the power-up time of the buffered DAC, see the device data sheet.
5. For predictable behavior of the buffered DAC, consecutive writes to DACVALS must be spaced apart according to the settling time of the buffered DAC. To determine the settling time of the buffered DAC, see the device data sheet.

### 16.2.2 DAC Offset Adjustment

Zero offset error is defined as the difference between the voltage at midcode (2048) and 1.25V (for 2.5V reference voltage). DAC offset error is calibrated at 2.5V reference voltage and loaded into the DAC offset trim register as part of the `Device_cal()` function. If the DAC is used at any reference voltage other than 2.5V, the offset trim must be adjusted to make sure the offset error performance stays within the device-specific data sheet limits. The DAC offset register is a 16-bit register that contains the 8-bit signed offset trim in the lower half of the register. Use the function call `DAC_tuneOffsetTrim()` found in `C2000Ware` to adjust the offset.

### 16.2.3 EPWMSYNCPER Signal

EPWMSYNCPER comes from the Time-Base submodule of the EPWM. For a detailed description of how this signal is generated, refer to the *Time-Base Submodule* section of the *Enhanced Pulse Width Modulator (ePWM)* chapter.

The EPWMSYNCPER signal that loads DACVALA when DACCTL [LOADMODE] = 1 is a level trigger load. If TBCTR and TBPRD of the EPWM are both 0, EPWMSYNCPER is held at a high level and DACVALA is immediately loaded from DACVALS irrespective of the value of DACCTL [LOADMODE]. Due to this, configure the EPWM first before setting DACCTL [LOADMODE] to 1.

---

#### Note

The name of the sync signal that the GPDAC receives from the EPWM has been updated from PWMSYNC to EPWMSYNCPER (SYNCPER/PWMSYNCPER/EPWMxSYNCPER) to avoid confusion with the other EPWM sync signals EPWMSYNCI and EPWMSYNCO. For a description of these signals, see the *Enhanced Pulse Width Modulator (ePWM)* chapter.

---

## 16.3 Lock Registers

A DACLOCK register is provided to prevent spurious writes from modifying the DACCTL, DACVALS, and DACOUTEN registers. Once a register is protected through DACLOCK, write access are locked out until the device is reset.

## 16.4 Software

### 16.4.1 DAC Registers to Driverlib Functions

**Table 16-2. DAC Registers to Driverlib Functions**

File	Driverlib Function
<b>DACREV</b>	
dac.h	DAC_getRevision
<b>DACCTL</b>	
dac.h	DAC_setReferenceVoltage
dac.h	DAC_setGainMode
dac.h	DAC_setLoadMode
dac.h	DAC_setPWMSyncSignal
<b>DACVALA</b>	
dac.h	DAC_getActiveValue
<b>DACVALS</b>	
dac.h	DAC_setShadowValue
dac.h	DAC_getShadowValue
<b>DACOUTEN</b>	
dac.h	DAC_enableOutput
dac.h	DAC_disableOutput
<b>DACLOCK</b>	
dac.h	DAC_lockRegister
dac.h	DAC_isRegisterLocked
<b>DACTRIM</b>	
dac.c	DAC_tuneOffsetTrim
dac.h	DAC_setOffsetTrim
dac.h	DAC_getOffsetTrim

### 16.4.2 DAC Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
 C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/dac

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

#### 16.4.2.1 Buffered DAC Enable

FILE: buffdac\_ex1\_enable.c

This example generates a voltage on the buffered DAC output, DACOUTA/ADCINA0 and uses the default DAC reference setting of VREFHI.

#### 16.4.2.2 Buffered DAC Random

FILE: buffdac\_ex2\_random.c

This example generates random voltages on the buffered DAC output, DACOUTA/ADCINA0 and uses the default DAC reference setting of VREFHI.

#### 16.4.2.3 Buffered DAC Sine (buffdac\_sine)

FILE: buffdac\_ex3\_waveform.c



This example generates a sine wave on the buffered DAC output, DACOUTA/ADCINA0 (HSEC Pin 9) and uses the default DAC reference setting of VREFHI.

## 16.5 DAC Registers

This Section describes the DAC Registers.

### 16.5.1 DAC Base Address Table

**Table 16-3. DAC Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
DacaRegs	<a href="#">DAC_REGS</a>	DACA_BASE	0x0000_5C00	YES	YES	YES	YES

### 16.5.2 DAC\_REGS Registers

Table 16-4 lists the memory-mapped registers for the DAC\_REGS registers. All register offset addresses not listed in Table 16-4 should be considered as reserved locations and the register contents should not be modified.

**Table 16-4. DAC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	DACREV	DAC Revision Register		<a href="#">Go</a>
1h	DACCTL	DAC Control Register	EALLOW	<a href="#">Go</a>
2h	DACVALA	DAC Value Register - Active		<a href="#">Go</a>
3h	DACVALS	DAC Value Register - Shadow		<a href="#">Go</a>
4h	DACOUTEN	DAC Output Enable Register	EALLOW	<a href="#">Go</a>
5h	DACLOCK	DAC Lock Register	EALLOW	<a href="#">Go</a>
6h	DACTRIM	DAC Trim Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 16-5 shows the codes that are used for access types in this section.

**Table 16-5. DAC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WSonce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value

### 16.5.2.1 DACREV Register (Offset = 0h) [Reset = 0000h]

DACREV is shown in [Figure 16-2](#) and described in [Table 16-6](#).

Return to the [Summary Table](#).

DAC Revision Register

**Figure 16-2. DACREV Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
REV							
R-0h							

**Table 16-6. DACREV Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	REV	R	0h	DAC Revision Reset type: SYSRSn

### 16.5.2.2 DACCTL Register (Offset = 1h) [Reset = 0000h]

DACCTL is shown in [Figure 16-3](#) and described in [Table 16-7](#).

Return to the [Summary Table](#).

DAC Control Register

**Figure 16-3. DACCTL Register**

15	14	13	12	11	10	9	8
RESERVED							SYNCSEL
R-0h							R/W-0h
7	6	5	4	3	2	1	0
SYNCSEL				RESERVED	LOADMODE	MODE	DACREFSEL
R/W-0h				R-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-7. DACCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8-4	SYNCSEL	R/W	0h	DAC EPWMSYNCPER select. Determines which EPWMSYNCPER signal will update the DACVALA register. Where n represents the maximum number of EPWMSYNCPER signals available on the device: 0 EPWM1SYNCPER 1 EPWM2SYNCPER 2 EPWM3SYNCPER ... n-1 EPWMnSYNCPER Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	LOADMODE	R/W	0h	DACVALA load mode. Determines when the DACVALA register is updated with the value from DACVALS. 0 Load on next SYSCLK 1 Load on next EPWMSYNCPER specified by SYNCSEL Reset type: SYSRSn
1	MODE	R/W	0h	DAC gain mode select. Selects the gain mode for the buffered output. The MODE value is only used when DACREFSEL=1 and internal ADC reference mode is selected. 0 Gain is 1 1 Gain is 2 Reset type: SYSRSn
0	DACREFSEL	R/W	0h	DAC reference select. Selects which voltage references are used by the DAC. 0 ADC VREFHI/VSSA are the reference voltages 1 ADC VREFHI/VSSA are the reference voltages Reset type: SYSRSn

### 16.5.2.3 DACVALA Register (Offset = 2h) [Reset = 0000h]

DACVALA is shown in [Figure 16-4](#) and described in [Table 16-8](#).

Return to the [Summary Table](#).

DAC Value Register - Active

**Figure 16-4. DACVALA Register**

15	14	13	12	11	10	9	8
RESERVED				DACVALA			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DACVALA							
R-0h							

**Table 16-8. DACVALA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVALA	R	0h	Active output code currently driven by the DAC Reset type: SYSRSn

#### 16.5.2.4 DACVALS Register (Offset = 3h) [Reset = 0000h]

DACVALS is shown in [Figure 16-5](#) and described in [Table 16-9](#).

Return to the [Summary Table](#).

DAC Value Register - Shadow

**Figure 16-5. DACVALS Register**

15	14	13	12	11	10	9	8
RESERVED				DACVALS			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DACVALS							
R/W-0h							

**Table 16-9. DACVALS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVALS	R/W	0h	Shadow output code to be loaded into DACVALA Reset type: SYSRSn

### 16.5.2.5 DACOUTEN Register (Offset = 4h) [Reset = 0000h]

DACOUTEN is shown in [Figure 16-6](#) and described in [Table 16-10](#).

Return to the [Summary Table](#).

DAC Output Enable Register

**Figure 16-6. DACOUTEN Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							DACOUTEN
R-0h							R/W-0h

**Table 16-10. DACOUTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	DACOUTEN	R/W	0h	DAC output enable 0 DAC output is disabled 1 DAC output is enabled Reset type: SYSRSn

### 16.5.2.6 DACLOCK Register (Offset = 5h) [Reset = 0000h]

DACLOCK is shown in [Figure 16-7](#) and described in [Table 16-11](#).

Return to the [Summary Table](#).

DAC Lock Register

**Figure 16-7. DACLOCK Register**

15	14	13	12	11	10	9	8
KEY				RESERVED			
R-0/W-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED					DACOUTEN	DACVAL	DACCTL
R-0h					R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 16-11. DACLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	KEY	R-0/W	0h	Writes to this register succeed only if this field is written with a value of 0xA. Only 16-bit writes will succeed (provided the KEY matches). Read-modify-writes to individual bits in this register will be ignored. Reset type: SYSRSn
11-3	RESERVED	R	0h	Reserved
2	DACOUTEN	R/WOnce	0h	Lock write-access to the DACOUTEN register. 0 DACOUTEN register is not locked. Write 0 to this bit has no effect. 1 DACOUTEN register is locked. Only a system reset can clear this bit. Reset type: SYSRSn
1	DACVAL	R/WOnce	0h	Lock write-access to the DACVALS register. 0 DACVALS register is not locked. Write 0 to this bit has no effect. 1 DACVALS register is locked. Only a system reset can clear this bit. Reset type: SYSRSn
0	DACCTL	R/WOnce	0h	Lock write-access to the DACCTL register. 0 DACCTL register is not locked. Write 0 to this bit has no effect. 1 DACCTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn



### 16.5.2.7 DACTRIM Register (Offset = 6h) [Reset = 0000h]

DACTRIM is shown in [Figure 16-8](#) and described in [Table 16-12](#).

Return to the [Summary Table](#).

DAC Trim Register

**Figure 16-8. DACTRIM Register**

15	14	13	12	11	10	9	8
RESERVED				RESERVED			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
OFFSET_TRIM							
R/W-0h							

**Table 16-12. DACTRIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-8	RESERVED	R/W	0h	Reserved
7-0	OFFSET_TRIM	R/W	0h	DAC Offset Trim. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: SYSRSn

## Chapter 17 Comparator Subsystem (CMPSS)



The Comparator Subsystem (CMPSS) consists of analog comparators and supporting circuits that are useful for power applications such as peak current mode control, switched-mode power, power factor correction, voltage trip monitoring, and so forth.

See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with modules of the same type, to determine the differences between the types, and for a list of device-specific differences within a type.

<b>17.1 Introduction</b> .....	<b>2299</b>
<b>17.2 Comparator</b> .....	<b>2300</b>
<b>17.3 Reference DAC</b> .....	<b>2301</b>
<b>17.4 Ramp Generator</b> .....	<b>2302</b>
<b>17.5 Digital Filter</b> .....	<b>2306</b>
<b>17.6 Using the CMPSS</b> .....	<b>2307</b>
<b>17.7 CMPSS DAC Output</b> .....	<b>2309</b>
<b>17.8 Software</b> .....	<b>2309</b>
<b>17.9 CMPSS Registers</b> .....	<b>2313</b>

## 17.1 Introduction

The comparator subsystem is built around a number of modules. Each subsystem contains two comparators, two reference 12-bit DACs, and two digital filters. The subsystem also includes two ramp generators. The ramp generators ramp up and down. Comparators are denoted "H" or "L" within each module where "H" and "L" represent high and low, respectively. Each comparator generates a digital output which indicates whether the voltage on the positive input is greater than the voltage on the negative input. The positive input of the comparator is driven from an external pin or by the PGA (see the *Analog Subsystem* chapter for mux options available to the CMPSS). The negative input can be driven by an external pin or by the programmable reference 12-bit DAC. Each comparator output passes through a programmable digital filter that can remove spurious trip signals. An unfiltered output is also available if filtering is not required.

Two ramp generator circuits are optionally available to control the reference 12-bit DAC values for the high and low comparators in the subsystem. The DAC along with a wrapper can be used to generate a ramp which is used for slope compensation in Peak Current Mode Control (PCMC) and other applications.

### 17.1.1 CMPSS Related Collateral

#### Foundational Materials

- [C2000 Academy - CMPSS](#)
- [Real-Time Control Reference Guide](#)
  - Refer to the Comparator section

#### Expert Materials

- [Peak Current Control Realization for Boost Circuit Based On C2000™ MCU Application Report](#)
- [Peak Current Mode Controlled PSFB Converter Reference Design Using C2000™ Real-time MCU](#)
- [Understanding and Applying Current-Mode Control Theory Application Report](#)

### 17.1.2 Features

Each CMPSS includes:

- Two analog comparators
- Two independently programmable reference 12-bit DACs
- Dual decrementing/incrementing ramp generators
- Two digital filters, max filter clock prescale =  $2^{24}$
- Ability to synchronize submodules with EPWMSYNCPER
- Ability to extend clear signal with EPWMBLANK
- Ability to synchronize output with SYSCLK
- Ability to latch output
- Ability to invert output
- Option to use hysteresis on the input
- Option for positive input of comparator to be driven by an external signal or by the PGA
- Option for negative input of comparator to be driven by an external signal or by the reference DAC
- VDDA is the DAC reference voltage
- Option to use the low comparator DAC output on an external pin (select instances only, mutually exclusive with use of compare functionality)
- External connection to CMPSS filters
- Ramp generator prescaler
- CMPSS based Low Power Mode (LPM) wakeup

### 17.1.3 Block Diagram

The block diagram for the CMPSS is shown in Figure 17-1.

- CTRIPx(x= "H" or "L") signals are connected to the ePWM X-BAR for ePWM trip response. See the *Enhanced Pulse Width Modulator (ePWM)* chapter for more details on the ePWM X-BAR mux configuration.
- CTRIPxOUTx(x= "H" or "L") signals are connected to the Output X-BAR for external signaling. See the *General-Purpose Input/Output (GPIO)* chapter for more details on the Output X-BAR mux configuration.
- CMPxDACL is the low comparator DAC output which is available only in CMPSS1 module. To enable this DAC output, set the register CMPxDACOUTEN from analog subsystem.

#### Note

Enabling the DACL to a pin disables all other functionality: DACH, both ishcondition="(c2000-platform=invicta) or (c2000-platform=topoaria\_f280013x) or (c2000-platform=topoauto\_f280015x) or (c2000-platform=predator\_f28p55x)" type="note">Enabling the DACL to a pin disables all other functionality: DACH, both COMP, the Ramp Generator, and the digital filters.




Figure 17-1. CMPSS Module Block Diagram

### 17.2 Comparator

The comparator generates a high digital output when the voltage on the positive input is greater than the voltage on the negative input, and a low digital output when the voltage on the positive input is less than the voltage on the negative input. The comparator is illustrated in Figure 17-2.




Figure 17-2. Comparator Block Diagram

Voltages	Output
Voltage A > Voltage B	1
Voltage A < Voltage B	0

### 17.3 Reference DAC

Each reference 12-bit DAC can be configured to drive a reference voltage into the negative input of the respective comparator. Some CMPSS instances also allow the low DAC output to be routed to a pin to act as an external DAC. In this case, all other CMPSS module functionality is not useable, including the high DAC, both comparators, ramp generation, and the digital filters.

Two sets of DACxVAL registers, DACxVALA and DACxVALS, are present for each reference 12-bit DAC. DACxVALA is a read-only register that actively controls the reference 12-bit DAC value. DACxVALS is a writable shadow register that loads into DACxVALA either immediately or synchronized with the next EPWMSYNCPER event. The high and low reference 12-bit DAC (DACx) can optionally source the register DACxVALA value from the ramp generator instead of the register DACxVALS.

The operating range of the reference 12-bit DAC is bounded by DACREF and VSSA. The reference 12-bit DAC is illustrated in Figure 17-3.




Figure 17-3. Reference DAC Block Diagram

The output of the reference 12-bit DAC can be calculated as:

$$DACOUT = \frac{(1 + DACVALA) * DACREF}{4096} \quad (13)$$

#### Note

- In the situations where both the DACH and DACL are driving the high and low comparators, a trip on one comparator can temporarily disturb the DAC output of the other comparator. The amount and length of time of this disturbance is specified in the device data sheet as “CMPSS DAC output disturbance” and “CMPSS DAC disturbance time”, respectively.

Users must design the system carefully so that if the input signal crosses either DACH or DACL and trips the associated comparator, the input signal stays more than a “CMPSS DAC output disturbance” away from the other comparator trip point for “CMPSS DAC disturbance time”.

- The DACH setting must always be higher than the DACL setting. If the user is not using the DACL, the DACLVALS register must be set to 0 to avoid the comparator COMPL from tripping and affecting the DACH. In this case, there is no limitation on the DACHVALS setting. Accordingly, when not using the DACH, the user must set the DACHVALS register to the maximum.
- The CMPSS instance can be enabled before programming the reference DAC values.

## 17.4 Ramp Generator

This section discusses the characteristics and behavior of the ramp generator.

### 17.4.1 Ramp Generator Overview

The ramp generator produces a falling or rising ramp input for the high-reference 12-bit DAC and the low-reference 12-bit DAC when selected. In this mode, the reference 12-bit DAC uses the most-significant 12 bits of the RAMPSTS countdown register as the input. The low 4 bits of the RAMPSTS countdown register effectively act as a prescale for the falling or rising ramp rate configurable with RAMPxSTEPVALA. There is an additional dedicated prescaler for the ramp generator configurable with the RAMPCLKDIV register.

The ramp generator is enabled by setting DACSOURCE = 1. When DACSOURCE = 1 is selected, the value of RAMPSTS is loaded from RAMPxREFS and the register remains static until the selected TRIGSYNC signal is received. After receiving the selected TRIGSYNC signal, the value of RAMPxSTEPVALA is subtracted from RAMPSTS on every subsequent SYSCLK cycle.

To prevent the subtraction from commencing a SYSCLK cycle after a TRIGSYNC event, the RAMPDLYA register that serves as a delay counter can be used to hold off the RAMPSTS subtraction or addition. On receiving a TRIGSYNC event, the value of RAMPDLYA is decremented by one on every SYSCLK cycle until the register reaches zero. So, the RAMPSTS subtraction only begins when RAMPDLYA is zero. Similarly, in increment mode (RAMPDIR = 1), the RAMPSTS addition only begins when RAMPDLYA is zero.

---

#### Note

- For the ramp decrement mode of operation, set the registers COMPXINV and RAMPDIR to 0, and for the ramp increment mode of operation, set the registers COMPXINV and RAMPDIR to 1.
-

### 17.4.2 Ramp Generator Behavior

The ramp generator makes state changes on every rising edge of DACSOURCE, TRIGSYNC, and COMPSTS.

On the rising edge of DACSOURCE: the registers RAMPxREFA, RAMPxSTEPVALA, and RAMPDLYA are loaded with the shadow registers. Also, the register RAMPSTS is loaded with RAMPxREFS.

On the rising edge of the selected TRIGSYNC: the registers RAMPxREFA, RAMPxSTEPVALA, and RAMPDLYA are loaded with the shadow registers. Also, the register RAMPSTS is loaded with RAMPxREFS and starts decrementing in the decrement mode (RAMPDIR = 0) or incrementing in the increment mode (RAMPDIR = 1) when RAMPDLYA counter reaches zero.

On the rising edge of COMPSTS with RAMPLOADSEL = 1: the registers RAMPxREFA, RAMPxSTEPVALA, and RAMPDLYA are loaded with the shadow registers. Also, the register RAMPSTS is loaded with RAMPxREFS and stops decrementing in the decrement mode (RAMPDIR = 0) or incrementing in the increment mode (RAMPDIR = 1).

On the rising edge of COMPSTS with RAMPLOADSEL = 0: the register RAMPSTS is loaded with RAMPxREFA. So, the register RAMPSTS stops decrementing and incrementing in the decrement mode and the increment mode, respectively.

Additionally, if the value of RAMPSTS reaches zero and the ramp generator is in the decrement mode (RAMPDIR = 0), the RAMPSTS register remains static at zero until the next TRIGSYNC is received. If the ramp generator is in the increment mode (RAMPDIR = 1) and the value of RAMPSTS reaches 0xFFFF, the RAMPSTS register value remains at that value until the next TRIGSYNC is received. These state changes are illustrated in the ramp generator block diagram in Figure 17-4.




Figure 17-4. Ramp Generator Block Diagram

### 17.4.3 Ramp Generator Behavior at Corner Cases

Since the ramp generator makes state changes on every rising edge of TRIGSYNCx and COMPHSTS, the following behavior can be expected on instances when these two events occur simultaneously or very close together.

Case 1: COMPHSTS rising edge occurs one or more cycles before TRIGSYNC rising edge.  
RAMPSTS stops decrementing on COMPHSTS rising edge event. RAMPSTS starts decrementing on TRIGSYNCx rising edge event when RAMPDLYA reaches 0.

Case 2: COMPHSTS rising edge occurs simultaneously as TRIGSYNCx rising edge.  
EPWMSYNCPER rising edge event takes precedence and RAMPSTS starts decrementing when RAMPDLYA reaches 0. COMPHSTS rising edge event is ignored and does not halt RAMPSTS.

Case 3: COMPHSTS rising edge occurs one or more cycles after TRIGSYNCx rising edge but before RAMPDLYA reaches 0.  
RAMPSTS does not decrement when RAMPDLYA reaches 0.

Case 4: COMPHSTS rising edge occurs simultaneously as RAMPDLYA reaches 0 from TRIGSYNCx rising edge.  
RAMPSTS does not decrement.

This behavior is also illustrated in [Figure 17-5](#).


---

#### Note

For the ramp decrement mode of operation, set the registers COMPXINV and RAMPDIR to 0, and for the ramp increment mode of operation, set the registers COMPXINV and RAMPDIR to 1.

---





x = H for High Ramp Generator; L for Low Ramp Generator  
 y = CMPSS module number

**Figure 17-5. Ramp Generator Behavior**

## 17.5 Digital Filter


The digital filter works on a window of FIFO samples (SAMPWIN) taken from the input. The filter output resolves to the majority value of the sample window, where majority is defined by the threshold (THRESH) value. If the majority threshold is not satisfied, the filter output remains unchanged.

For proper operation, the value of THRESH must be greater than  $SAMPWIN / 2$  and less than or equal to SAMPWIN.

A prescale function (CLKPRESCALE) determines the filter sampling rate, where the filter FIFO captures one sample every prescale system clocks. Old data from the FIFO is discarded.

Note that for SAMPWIN, THRESH and CLKPRESCALE, the internal number used by the digital filter is + 1 in all cases. In essence, samples = SAMPWIN + 1, threshold = THRESH + 1 and prescale = CLKPRESCALE + 1.

A conceptual model of the digital filter is shown in Figure 17-6.



**Figure 17-6. Digital Filter Behavior**

Equivalent C code of the filter implementation is:

```

if (FILTER_OUTPUT == 0) {
    if (Num_1s_in_SAMPWIN >= THRESH) {
        FILTER_OUTPUT = 1;
    }
}
else {
    if (Num_0s_in_SAMPWIN >= THRESH) {
        FILTER_OUTPUT = 0;
    }
}
    
```

### 17.5.1 Filter Initialization Sequence

For proper operation of the digital filter, the following initialization sequence is recommended:

1. Configure and enable the comparator for operation.
2. Configure the digital filter parameters for operation:
  - Set SAMPWIN for the number of samples to monitor in the FIFO window.
  - Set THRESH for the threshold required for majority qualification.
  - Set CLKPRESCALE for the digital filter clock prescale value.
3. Initialize the sample values in the digital FIFO window by setting FILINIT.
4. Clear COMPSTS latch using COMPSTSCLR, if the latched path is desired.
5. Configure the CTRIP and CTRIPOUT signal paths.
6. If desired, configure the destination module, for example, ePWM, GPIO, and so on to accept the filtered signals.

## 17.6 Using the CMPSS

### 17.6.1 LATCHCLR, EPWMSYNCPER, and EPWMBLANK Signals

The LATCHCLR signal holds the digital filter, synchronization block, and the latch output in reset (0) after the required delays. The LATCHCLR signal is activated in software using xLATCHCLR (x = H or L). The LATCHCLR signal can also be activated by EPWMSYNCPER when xSYNCCLREN (x = H or L) is set. If a longer LATCHCLR signal is required, the EPWMBLANK signal can be used to extend the LATCHCLR signal by setting BLANKEN.

EPWMSYNCPER and EPWMBLANK (BLANKWDW) come from the Time-Base and Digital Compare submodules of the EPWM, respectively. For a detailed description of how these two signals are generated, refer to the respective submodule section in the *Enhanced Pulse Width Modulator (ePWM)* chapter.

The EPWMSYNCPER signal that loads DACxVALA when COMPDACCTL[SWLOADSEL] = 1 is a level trigger load. If TBCTR and TBPRD of the EPWM are both 0, EPWMSYNCPER is held at level high and DACxVALA is loaded immediately from DACxVALS irrespective of the value of COMPDACCTL[SWLOADSEL]. Due to this, configure the EPWM first before setting COMPDACCTL[SWLOADSEL] to 1.

---

#### Note

The name of the sync signal that the CMPSS receives from the EPWM has been updated from PWMSYNC to EPWMSYNCPER (SYNCPER/PWMSYNCPER/EPWMxSYNCPER) to avoid confusion with the other EPWM sync signals EPWMSYNCL and EPWMSYNCO. For a description of what are these signals, see the *Enhanced Pulse Width Modulator (ePWM)* chapter.

---

### 17.6.2 Synchronizer, Digital Filter, and Latch Delays

The synchronization block adds a delay of 1-2 sysclks. If the digital filter is bypassed (all filter settings are 0), the digital filter adds a delay of 2 sysclks. The latch adds 1 sysclk delay.

### 17.6.3 Calibrating the CMPSS

The CMPSS has two sources of offset errors: comparator offset error and compdac offset error. In the data sheet, the comparator offset error is referred to as **Input referred offset error** and compdac offset error is referred to as **Static offset error**. See the device data sheet for the values.

If both inputs of the comparator are driven from a pin, only the comparator offset error applies. However if the inverting input of the comparator is driven from the compdac, then only the compdac offset error applies. This is because the compdac offset error includes comparator offset error.

Due to the offset errors, the CMPSS must be calibrated to make sure trips happen at the expected levels. The following flow outlines how the calibration can be performed if the inverting input of the comparator is driven from the compdac.

Notes before calibration:

1. A static DC signal is required on the non-inverting input of the comparator.
2. Hysteresis can be disabled for calibration and can be re-enabled after calibration is complete.
3. A noisy input can make calibration difficult, so use the latch with non-zero filter settings depending on how noisy is the signal on the non-inverting input.

This approach sweeps down the compdac:

1. Set the starting compdac value to max, 0xFFFF.
  - Optional: Instead of setting the starting compdac value to maximum, set to **Vtarget + Static offset error + Margin**. Where **Vtarget** is the approximate DC voltage on the non-inverting input, **Static offset error** is the compdac offset error specification and **Margin** is some amount of guard band. This can lead to a faster calibration but only works if **Vtarget** is known. Alternatively, if **Vtarget** is unknown, the ADC can be used to convert **Vtarget**.
2. Decrement compdac value by 1.
3. Wait for compdac to settle.
4. Clear latch.
5. Wait for possible latch set.
6. If latch is set, trip code is found exit.
  - Optional: The trip code can be double checked by:
    - a. Increasing compdac value by 1.
    - b. Clear latch.
    - c. Wait for possible latch set.
    - d. Latch can be unset.
7. If latch is unset, go back to step 2 and repeat.

It is also possible to calibrate the CMPSS, if both inputs of the comparator are driven from a pin. For this case, the flow stays the same but the voltage on the inverting pin of the comparator is swept externally.

### 17.6.4 Enabling and Disabling the CMPSS Clock

If the clock to the CMPSS module is disabled while the comparator is active, the following behavior can be expected:

- The comparator remains unaffected and continues to trip from voltages on the inputs.
- If the reference 12-bit DAC is driving the negative input of the comparator, the voltage on the negative input remains static and unaffected but DACVALA can no longer be updated from the ramp generator or DACVALS.
- The ramp generator, synchronize block and digital filter freeze on the current states.

Enabling the clock to the CMPSS restores the clock to the state before the clock was disabled.

## 17.7 CMPSS DAC Output

Select instances of the module can optionally route the low DAC output to an external pin to be used as an external DAC. This is subject to the following constraints:

- This is available only on select instances; consult the device data sheet to determine if the CMPSS DAC has been pinned out for a particular instance.
- All other CMPSS module functionality is unusable when the output DAC is enabled. This includes the high DAC, both comparators and the digital filters.
- See the device data sheet for effective resolution of the CMPSS DAC output.

### Note

The CMPSS low DAC output does not necessarily appear on the same pins that are available for low comparator input. Consult the pinout of the device data sheet to determine which pin the CMPSS output DAC is available on.

## 17.8 Software

### 17.8.1 CMPSS Registers to Driverlib Functions

**Table 17-1. CMPSS Registers to Driverlib Functions**

File	Driverlib Function
<b>COMPCTL</b>	
cmpss.h	CMPSS_enableModule
cmpss.h	CMPSS_disableModule
cmpss.h	CMPSS_configHighComparator
cmpss.h	CMPSS_configLowComparator
cmpss.h	CMPSS_configOutputsHigh
cmpss.h	CMPSS_configOutputsLow
<b>COMPHYCTL</b>	
cmpss.h	CMPSS_setHysteresis
<b>COMPSTS</b>	
cmpss.c	CMPSS_configLatchOnPWMSYNC
cmpss.h	CMPSS_getStatus
cmpss.h	CMPSS_clearFilterLatchHigh
cmpss.h	CMPSS_clearFilterLatchLow
cmpss.h	CMPSS_enableLatchResetOnPWMSYNCHigh
cmpss.h	CMPSS_disableLatchResetOnPWMSYNCHigh
cmpss.h	CMPSS_enableLatchResetOnPWMSYNCLow
cmpss.h	CMPSS_disableLatchResetOnPWMSYNCLow
<b>COMPSTCLR</b>	
cmpss.c	CMPSS_configLatchOnPWMSYNC
cmpss.h	CMPSS_clearFilterLatchHigh
cmpss.h	CMPSS_clearFilterLatchLow
cmpss.h	CMPSS_enableLatchResetOnPWMSYNCHigh
cmpss.h	CMPSS_disableLatchResetOnPWMSYNCHigh
cmpss.h	CMPSS_enableLatchResetOnPWMSYNCLow
cmpss.h	CMPSS_disableLatchResetOnPWMSYNCLow
<b>COMPDACHCTL</b>	
cmpss.c	CMPSS_configRamp
cmpss.c	CMPSS_configRampHigh

**Table 17-1. CMPSS Registers to Driverlib Functions (continued)**

File	Driverlib Function
cmpss.c	CMPSS_configRampLow
cmpss.h	CMPSS_configDAC
cmpss.h	CMPSS_configDACHigh
cmpss.h	CMPSS_setRampDirectionHigh
cmpss.h	CMPSS_configureRampXTriggerHigh
cmpss.h	CMPSS_configureSyncSourceHigh
cmpss.h	CMPSS_configBlanking
cmpss.h	CMPSS_enableBlanking
cmpss.h	CMPSS_disableBlanking
cmpss.h	CMPSS_configBlankingSourceHigh
cmpss.h	CMPSS_enableBlankingHigh
cmpss.h	CMPSS_disableBlankingHigh
cmpss.h	CMPSS_selectBlankSourceGroupHigh
cmpss.h	CMPSS_selectRampSourceGroupHigh
<b>COMPDACHCTL2</b>	
cmpss.h	CMPSS_configureRampXTriggerHigh
cmpss.h	CMPSS_selectBlankSourceGroupHigh
cmpss.h	CMPSS_selectRampSourceGroupHigh
<b>DACHVALS</b>	
cmpss.h	CMPSS_setDACValueHigh
<b>DACHVALA</b>	
cmpss.h	CMPSS_getDACValueHigh
<b>RAMPHREFA</b>	
cmpss.h	CMPSS_getMaxRampValue
cmpss.h	CMPSS_getRampReferenceHigh
<b>RAMPHREFS</b>	
cmpss.c	CMPSS_configRamp
cmpss.h	CMPSS_setMaxRampValue
cmpss.h	CMPSS_setRampReferenceHigh
<b>RAMPHSTEPVALA</b>	
cmpss.h	CMPSS_getRampDecValue
cmpss.h	CMPSS_getRampStepHigh
<b>RAMPHCTLA</b>	
cmpss.h	CMPSS_getRampClockDividerHigh
<b>RAMPHSTEPVALS</b>	
cmpss.c	CMPSS_configRamp
cmpss.h	CMPSS_setRampDecValue
cmpss.h	CMPSS_setRampStepHigh
<b>RAMPHCTLS</b>	
cmpss.h	CMPSS_setRampClockDividerHigh
<b>RAMPHSTS</b>	
-	
<b>DACLVALS</b>	
cmpss.h	CMPSS_setDACValueLow
<b>DACLVALA</b>	

**Table 17-1. CMPSS Registers to Driverlib Functions (continued)**

File	Driverlib Function
cmpss.h	CMPSS_getDACValueLow
<b>RAMPHDLYA</b>	
cmpss.h	CMPSS_getRampDelayValue
cmpss.h	CMPSS_getRampDelayHigh
<b>RAMPHDLYS</b>	
cmpss.c	CMPSS_configRamp
cmpss.h	CMPSS_setRampDelayValue
cmpss.h	CMPSS_setRampDelayHigh
<b>CTRIPLFILCTL</b>	
cmpss.c	CMPSS_configFilterLow
cmpss.h	CMPSS_initFilterLow
cmpss.h	CMPSS_configureFilterInputLow
<b>CTRIPLFILCLKCTL</b>	
cmpss.c	CMPSS_configFilterLow
<b>CTRIPHFILCTL</b>	
cmpss.c	CMPSS_configFilterHigh
cmpss.h	CMPSS_initFilterHigh
cmpss.h	CMPSS_configureFilterInputHigh
<b>CTRIPHFILCLKCTL</b>	
cmpss.c	CMPSS_configFilterHigh
<b>COMPLOCK</b>	
-	
<b>COMPDACTL</b>	
cmpss.h	CMPSS_configDACLow
cmpss.h	CMPSS_setRampDirectionLow
cmpss.h	CMPSS_configureSyncSourceLow
cmpss.h	CMPSS_configBlankingSourceLow
cmpss.h	CMPSS_enableBlankingLow
cmpss.h	CMPSS_disableBlankingLow
cmpss.h	CMPSS_selectBlankSourceGroupLow
cmpss.h	CMPSS_selectRampSourceGroupLow
<b>COMPDACTL2</b>	
cmpss.h	CMPSS_selectBlankSourceGroupLow
cmpss.h	CMPSS_selectRampSourceGroupLow
<b>RAMPLREFA</b>	
cmpss.h	CMPSS_getRampReferenceLow
<b>RAMPLREFS</b>	
cmpss.h	CMPSS_setRampReferenceLow
<b>RAMPLSTEPVALA</b>	
cmpss.h	CMPSS_getRampStepLow
<b>RAMPLCTLA</b>	
cmpss.h	CMPSS_getRampClockDividerLow
<b>RAMPLSTEPVALS</b>	
cmpss.h	CMPSS_setRampStepLow
<b>RAMPLCTLS</b>	

**Table 17-1. CMPSS Registers to Driverlib Functions (continued)**

File	Driverlib Function
cmpss.h	CMPSS_setRampClockDividerLow
<b>RAMPLSTS</b>	
-	
<b>RAMPLDLYA</b>	
cmpss.h	CMPSS_getRampDelayLow
<b>RAMPLDLYS</b>	
cmpss.h	CMPSS_setRampDelayLow
<b>CTRIPLFILCLKCTL2</b>	
cmpss.c	CMPSS_configFilterLow
<b>CTRIPHFILCLKCTL2</b>	
cmpss.c	CMPSS_configFilterHigh

### 17.8.2 CMPSS Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/cmpss

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 17.8.2.1 CMPSS Asynchronous Trip

FILE: cmpss\_ex1\_asynch.c

This example enables the CMPSS1 COMPH comparator and feeds the asynchronous CTRIPOUTH signal to the GPIO14/OUTPUTXBAR3 pin and CTRIPH to GPIO15/EPWM8B.

CMPSS is configured to generate trip signals to trip the EPWM signals. CMPIN1P is used to give positive input and internal DAC is configured to provide the negative input. Internal DAC is configured to provide a signal at VDD/2. An EPWM signal is generated at GPIO15 and is configured to be tripped by CTRIPOUTH.

When a low input(VSS) is provided to CMPIN1P,

- Trip signal(GPIO14) output is low
- PWM8B(GPIO15) gives a PWM signal

When a high input(higher than VDD/2) is provided to CMPIN1P,

- Trip signal(GPIO14) output turns high
- PWM8B(GPIO15) gets tripped and outputs as high

#### External Connections

- Give input on CMPIN1P (HSEC Pin 15)
- Outputs can be observed on GPIO14 and GPIO15 using an oscilloscope

#### Watch Variables

- None

#### 17.8.2.2 CMPSS Digital Filter Configuration

FILE: cmpss\_ex2\_digital\_filter.c

This example enables the CMPSS1 COMPH comparator and feeds the output through the digital filter to the GPIO14/OUTPUTXBAR3 pin.

CMPIN1P is used to give positive input and internal DAC is configured to provide the negative input. Internal DAC is configured to provide a signal at VDD/2.

When a low input(VSS) is provided to CMPIN1P,

- GPIO14 output is low



When a high input (higher than  $VDD/2$ ) is provided to CMPIN1P,

- GPIO14 output turns high

## 17.9 CMPSS Registers

This Section describes the CMPSS Registers.

### 17.9.1 CMPSS Base Address Table

**Table 17-2. CMPSS Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
Cmpss1Regs	<a href="#">CMPSS_REGS</a>	CMPSS1_BASE	0x0000_5500	YES	YES	YES	YES
Cmpss2Regs	<a href="#">CMPSS_REGS</a>	CMPSS2_BASE	0x0000_5540	YES	YES	YES	YES
Cmpss3Regs	<a href="#">CMPSS_REGS</a>	CMPSS3_BASE	0x0000_5580	YES	YES	YES	YES
Cmpss4Regs	<a href="#">CMPSS_REGS</a>	CMPSS4_BASE	0x0000_55C0	YES	YES	YES	YES

## 17.9.2 CMPSS\_REGS Registers

Table 17-3 lists the memory-mapped registers for the CMPSS\_REGS registers. All register offset addresses not listed in Table 17-3 should be considered as reserved locations and the register contents should not be modified.

**Table 17-3. CMPSS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	COMPCTL	CMPSS Comparator Control Register	EALLOW	<a href="#">Go</a>
1h	COMPHYSCTL	CMPSS Comparator Hysteresis Control Register	EALLOW	<a href="#">Go</a>
2h	COMPSTS	CMPSS Comparator Status Register		<a href="#">Go</a>
3h	COMPSTSCLR	CMPSS Comparator Status Clear Register	EALLOW	<a href="#">Go</a>
4h	COMPDACHCTL	CMPSS High DAC Control Register	EALLOW	<a href="#">Go</a>
5h	COMPDACHCTL2	CMPSS High DAC Control Register 2	EALLOW	<a href="#">Go</a>
6h	DACHVALS	CMPSS High DAC Value Shadow Register		<a href="#">Go</a>
7h	DACHVALA	CMPSS High DAC Value Active Register		<a href="#">Go</a>
8h	RAMPHREFA	CMPSS High Ramp Reference Active Register		<a href="#">Go</a>
Ah	RAMPHREFS	CMPSS High Ramp Reference Shadow Register		<a href="#">Go</a>
Ch	RAMPHSTEPVALA	CMPSS High Ramp Step Value Active Register		<a href="#">Go</a>
Dh	RAMPHCTLA	CMPSS High Ramp Control Active Register		<a href="#">Go</a>
Eh	RAMPHSTEPVALS	CMPSS High Ramp Step Value Shadow Register		<a href="#">Go</a>
Fh	RAMPHCTLS	CMPSS High Ramp Control Shadow Register		<a href="#">Go</a>
10h	RAMPHSTS	CMPSS High Ramp Status Register		<a href="#">Go</a>
12h	DACLVALS	CMPSS Low DAC Value Shadow Register		<a href="#">Go</a>
13h	DACLVALA	CMPSS Low DAC Value Active Register		<a href="#">Go</a>
14h	RAMPHDLYA	CMPSS High Ramp Delay Active Register		<a href="#">Go</a>
15h	RAMPHDLYS	CMPSS High Ramp Delay Shadow Register		<a href="#">Go</a>
16h	CTRIPLFILCTL	CTRIPL Filter Control Register	EALLOW	<a href="#">Go</a>
17h	CTRIPLFILCLKCTL	CTRIPL Filter Clock Control Register	EALLOW	<a href="#">Go</a>
18h	CTRIPHFILCTL	CTRIPH Filter Control Register	EALLOW	<a href="#">Go</a>
19h	CTRIPHFILCLKCTL	CTRIPH Filter Clock Control Register	EALLOW	<a href="#">Go</a>
1Ah	COMPLOCK	CMPSS Lock Register	EALLOW	<a href="#">Go</a>
24h	COMPDACTL	CMPSS Low DAC Control Register	EALLOW	<a href="#">Go</a>
25h	COMPDACTL2	CMPSS Low DAC Control Register 2	EALLOW	<a href="#">Go</a>
28h	RAMPLREFA	CMPSS Low Ramp Reference Active Register		<a href="#">Go</a>
2Ah	RAMPLREFS	CMPSS Low Ramp Reference Shadow Register		<a href="#">Go</a>
2Ch	RAMPLSTEPVALA	CMPSS Low Ramp Step Value Active Register		<a href="#">Go</a>
2Dh	RAMPLCTLA	CMPSS Low Ramp Control Active Register		<a href="#">Go</a>
2Eh	RAMPLSTEPVALS	CMPSS Low Ramp Step Value Shadow Register		<a href="#">Go</a>
2Fh	RAMPLCTLS	CMPSS Low Ramp Control Shadow Register		<a href="#">Go</a>
30h	RAMPLSTS	CMPSS Low Ramp Status Register		<a href="#">Go</a>
34h	RAMPLDLYA	CMPSS Low Ramp Delay Active Register		<a href="#">Go</a>
35h	RAMPLDLYS	CMPSS Low Ramp Delay Shadow Register		<a href="#">Go</a>
37h	CTRIPLFILCLKCTL2	CTRIPL Filter Clock Control Register 2	EALLOW	<a href="#">Go</a>
39h	CTRIPHFILCLKCTL2	CTRIPH Filter Clock Control Register 2	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 17-4 shows the codes that are used for access types in this section.

**Table 17-4. CMPSS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
WSonce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value

### 17.9.2.1 COMPCTL Register (Offset = 0h) [Reset = 0000h]

COMPCTL is shown in [Figure 17-7](#) and described in [Table 17-5](#).

Return to the [Summary Table](#).

CMPSS Comparator Control Register

**Figure 17-7. COMPCTL Register**

15	14	13	12	11	10	9	8
COMPDA CE	ASYN CLEN	CTRIP OUTLSEL		CTRIP LSEL		COMPL INV	COMPL SORC E
R/W-0h	R/W-0h	R/W-0h		R/W-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	ASYN CHEN	CTRIP OUTHSEL		CTRIP HSEL		COMPH INV	COMPH SORC E
R-0h	R/W-0h	R/W-0h		R/W-0h		R/W-0h	R/W-0h

**Table 17-5. COMPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	COMPDA CE	R/W	0h	Comparator/DAC enable. 0 Comparator/DAC disabled 1 Comparator/DAC enabled Reset type: SYSRSn
14	ASYN CLEN	R/W	0h	Low comparator asynchronous path enable. Allows asynchronous comparator output to feed into OR gate with latched digital filter signal when CTRIP LSEL=3 or CTRIP OUTHSEL=3. 0 Asynchronous comparator output does not feed into OR gate with latched digital filter output 1 Asynchronous comparator output feeds into OR gate with latched digital filter output Reset type: SYSRSn
13-12	CTRIP OUTHSEL	R/W	0h	Low comparator CTRIP OUTL source select. 0 Asynchronous comparator output drives CTRIP OUTL 1 Synchronous comparator output drives CTRIP OUTL 2 Output of digital filter drives CTRIP OUTL 3 Latched output of digital filter drives CTRIP OUTL Reset type: SYSRSn
11-10	CTRIP LSEL	R/W	0h	Low comparator CTRIP L source select. 0 Asynchronous comparator output drives CTRIP L 1 Synchronous comparator output drives CTRIP L 2 Output of digital filter drives CTRIP L 3 Latched output of digital filter drives CTRIP L Reset type: SYSRSn
9	COMPL INV	R/W	0h	Low comparator output invert. 0 Output of comparator is not inverted 1 Output of comparator is inverted Reset type: SYSRSn
8	COMPL SORC E	R/W	0h	Low comparator input source. 0 Inverting input of comparator driven by internal DAC 1 Inverting input of comparator driven through external pin Reset type: SYSRSn
7	RESERVED	R	0h	Reserved

**Table 17-5. COMPCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	ASYNCHEN	R/W	0h	High comparator asynchronous path enable. Allows asynchronous comparator output to feed into OR gate with latched digital filter signal when CTRIPHSEL=3 or CTRIPOUTHSEL=3. 0 Asynchronous comparator output does not feed into OR gate with latched digital filter output 1 Asynchronous comparator output feeds into OR gate with latched digital filter output Reset type: SYSRSn
5-4	CTRIPOUTHSEL	R/W	0h	High comparator CTRIPOUTH source select. 0 Asynchronous comparator output drives CTRIPOUTH 1 Synchronous comparator output drives CTRIPOUTH 2 Output of digital filter drives CTRIPOUTH 3 Latched output of digital filter drives CTRIPOUTH Reset type: SYSRSn
3-2	CTRIPHSEL	R/W	0h	High comparator CTRIPH source select. 0 Asynchronous comparator output drives CTRIPH 1 Synchronous comparator output drives CTRIPH 2 Output of digital filter drives CTRIPH 3 Latched output of digital filter drives CTRIPH Reset type: SYSRSn
1	COMPHINV	R/W	0h	High comparator output invert. 0 Output of comparator is not inverted 1 Output of comparator is inverted Reset type: SYSRSn
0	COMPHSOURCE	R/W	0h	High comparator input source. 0 Inverting input of comparator driven by internal DAC 1 Inverting input of comparator driven through external pin Reset type: SYSRSn

### 17.9.2.2 COMPHYSCTL Register (Offset = 1h) [Reset = 0000h]

COMPHYSCTL is shown in [Figure 17-8](#) and described in [Table 17-6](#).

Return to the [Summary Table](#).

CMPSS Comparator Hysteresis Control Register

**Figure 17-8. COMPHYSCTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				COMPHYS			
R-0h				R/W-0h			

**Table 17-6. COMPHYSCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	COMPHYS	R/W	0h	Comparator hysteresis. Sets the amount of hysteresis on the comparator inputs. 0 None 1 Set to typical hysteresis 2 Set to 2x of typical hysteresis 3 Set to 3x of typical hysteresis 4 Set to 4x of typical hysteresis others : undefined Reset type: SYSRSn

### 17.9.2.3 COMPSTS Register (Offset = 2h) [Reset = 0000h]

COMPSTS is shown in [Figure 17-9](#) and described in [Table 17-7](#).

Return to the [Summary Table](#).

CMPSS Comparator Status Register

**Figure 17-9. COMPSTS Register**

15	14	13	12	11	10	9	8
RESERVED						COMPLLATCH	COMPLSTS
R-0h						R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED						COMPHLATCH	COMPHSTS
R-0h						R-0h	R-0h

**Table 17-7. COMPSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9	COMPLLATCH	R	0h	Latched value of low comparator digital filter output Reset type: SYSRSn
8	COMPLSTS	R	0h	Low comparator digital filter output Reset type: SYSRSn
7-2	RESERVED	R	0h	Reserved
1	COMPHLATCH	R	0h	Latched value of high comparator digital filter output Reset type: SYSRSn
0	COMPHSTS	R	0h	High comparator digital filter output Reset type: SYSRSn

### 17.9.2.4 COMPSTSCLR Register (Offset = 3h) [Reset = 0000h]

COMPSTSCLR is shown in [Figure 17-10](#) and described in [Table 17-8](#).

Return to the [Summary Table](#).

CMPSS Comparator Status Clear Register

**Figure 17-10. COMPSTSCLR Register**

15	14	13	12	11	10	9	8
RESERVED					LSYNCCLREN	LLATCHCLR	RESERVED
R-0h					R/W-0h	R-0/W1S-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED					HSYNCCLREN	HLATCHCLR	RESERVED
R-0h					R/W-0h	R-0/W1S-0h	R-0h

**Table 17-8. COMPSTSCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10	LSYNCCLREN	R/W	0h	Low comparator latch EPWMSYNCPER clear. Enable EPWMSYNCPER reset of low comparator digital filter output latch COMPSTS[COMPLLATCH]. 0 EPWMSYNCPER will not reset latch 1 EPWMSYNCPER will reset latch Reset type: SYSRSn
9	LLATCHCLR	R-0/W1S	0h	Low comparator latch software clear. Perform software reset of low comparator digital filter output latch COMPSTS[COMPLLATCH]. Reads always return 0. 0 No effect 1 Generate a single pulse of latch reset signal for COMPSTS[COMPLLATCH] Reset type: SYSRSn
8-3	RESERVED	R	0h	Reserved
2	HSYNCCLREN	R/W	0h	High comparator latch EPWMSYNCPER clear. Enable EPWMSYNCPER reset of high comparator digital filter output latch COMPSTS[COMPHLATCH]. 0 EPWMSYNCPER will not reset latch 1 EPWMSYNCPER will reset latch Reset type: SYSRSn
1	HLATCHCLR	R-0/W1S	0h	High comparator latch software clear. Perform software reset of high comparator digital filter output latch COMPSTS[COMPHLATCH]. Reads always return 0. 0 No effect 1 Generate a single pulse of latch reset signal for COMPSTS[COMPHLATCH] Reset type: SYSRSn
0	RESERVED	R	0h	Reserved



### 17.9.2.5 COMPDACHCTL Register (Offset = 4h) [Reset = 0000h]

COMPDACHCTL is shown in [Figure 17-11](#) and described in [Table 17-9](#).

Return to the [Summary Table](#).

CMPSS High DAC Control Register

**Figure 17-11. COMPDACHCTL Register**

15	14	13	12	11	10	9	8
FREESOFT		RAMPDIR	BLANKEN	BLANKSOURCE			
R/W-0h		R/W-0h	R/W-0h	R/W-0h			
7	6	5	4	3	2	1	0
SWLOADSEL	RAMPLOADSEL	RESERVED	RAMPSOURCE				DACSOURCE
R/W-0h	R/W-0h	R/W-0h	R/W-0h				R/W-0h

**Table 17-9. COMPDACHCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	FREESOFT	R/W	0h	Free-run or software-run emulation behavior. Behavior of the High/Low ramp generators during emulation suspend. 00b Ramp generator stops immediately during emulation suspend 01b Ramp generator completes current ramp and stops at next EPWMSYNCPER during emulation suspend 1Xb Ramp generator runs freely Reset type: SYSRSn
13	RAMPDIR	R/W	0h	High Ramp Generator Direction control bit. 0 Decrementing Ramp. 1 Incrementing Ramp. Reset type: SYSRSn
12	BLANKEN	R/W	0h	COMPH EPWMBLANK enable. This bit enables the EPWMBLANK signal. 0 EPWMBLANK signal is disabled. 1 EPWMBLANK signal is enabled. Reset type: SYSRSn
11-8	BLANKSOURCE	R/W	0h	COMPH EPWMBLANK source select. This bit field determines which EPWMnBLANK is passed on as the EPWMBLANK signal. Where n represents the maximum number of EPWMBLANK signals available on the device: 0 EPWM1BLANK 1 EPWM2BLANK 2 EPWM3BLANK ... n-1 EPWMnBLANK Reset type: SYSRSn
7	SWLOADSEL	R/W	0h	Software load select. Determines whether DACxVALA is updated from DACxVALS on SYSCLK or EPWMSYNCPER. 0 DACxVALA is updated from DACxVALS on SYSCLK 1 DACxVALA is updated from DACxVALS on EPWMSYNCPER Reset type: SYSRSn
6	RAMPLOADSEL	R/W	0h	Ramp load select. Determines whether RAMPHSTS is updated from RAMPHREFA or RAMPHREFS when COMPSTS[COMPHSTS] is triggered. 0 RAMPHSTS is loaded from RAMPHREFA 1 RAMPHSTS is loaded from RAMPHREFS Reset type: SYSRSn
5	RESERVED	R/W	0h	Reserved

**Table 17-9. COMPDACHCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-1	RAMPSOURCE	R/W	0h	High Ramp generator source select. Determines which EPWMSYNCPER signal is used within the COMPH Where n represents the maximum number of EPWMSYNCPER signals available on the device: 0 EPWM1SYNCPER 1 EPWM2SYNCPER 2 EPWM3SYNCPER ... n-1 EPWMnSYNCPER Reset type: SYSRSn
0	DACSOURCE	R/W	0h	DACH source select. Determines whether DACHVALA is updated from DACHVALS or from the high ramp generator. 0 DACHVALA is updated from DACHVALS 1 DACHVALA is updated from the high ramp generator Reset type: SYSRSn

### 17.9.2.6 COMPDACHCTL2 Register (Offset = 5h) [Reset = 0000h]

COMPDACHCTL2 is shown in [Figure 17-12](#) and described in [Table 17-10](#).

Return to the [Summary Table](#).

CMPSS High DAC Control Register 2

**Figure 17-12. COMPDACHCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED		XTRIGCFG		RESERVED	RAMPSOURCE USEL	RESERVED	BLANKSOURC EUSEL
R-0h		R/W-0h		R-0h	R/W-0h	R-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED		RESERVED					RESERVED
R-0h		R/W-0h					R/W-0h

**Table 17-10. COMPDACHCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13-12	XTRIGCFG	R/W	0h	Ramp Generator Cross Trigger Configuration 00 : RAMPH and RAMPL operate independently (RAMPH SOR and RAMPL SOR are triggered by their corresponding selected PWMSYNCx signals) 01 : RAMPL is cross triggered by RAMPH (RAMPH SOR is triggered by its selected PWMSYNCx signal and RAMPL SOR is triggered by RAMPH EOR) 10 : RAMPH is cross triggered by RAMPL (RAMPL SOR is triggered by its selected PWMSYNCx signal and RAMPH SOR is triggered by RAMPL EOR) 11 : Reserved Note : RAMPy SOR = Start of Ramp, RAMPy EOR = End of Ramp (COMPySTS signal) XTRIGCFG[0] = XTRIGCFG-L XTRIGCFG[1] = XTRIGCFG-H Reset type: SYSRSn
11	RESERVED	R	0h	Reserved
10	RAMPSOURCEUSEL	R/W	0h	0: Selects EPWM1 to 16 as RAMP source for RAMPH 1: Selects EPWM17 to 32 as RAMP source for RAMPH Reset type: SYSRSn
9	RESERVED	R	0h	Reserved
8	BLANKSOURCEUSEL	R/W	0h	0: Selects EPWM1 to 16 as BLANK source for COMPH 1: Selects EPWM17 to 32 as BLANK source for COMPH Reset type: SYSRSn
7-6	RESERVED	R	0h	Reserved
5-1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 17.9.2.7 DACHVALS Register (Offset = 6h) [Reset = 0000h]

DACHVALS is shown in [Figure 17-13](#) and described in [Table 17-11](#).

Return to the [Summary Table](#).

CMPSS High DAC Value Shadow Register

**Figure 17-13. DACHVALS Register**

15	14	13	12	11	10	9	8
RESERVED				DACVAL			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DACVAL							
R/W-0h							

**Table 17-11. DACHVALS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVAL	R/W	0h	High DAC shadow value. When COMPDACCTL[DACSOURCE]=0, the value of DACHVALS is loaded into DACHVALA on the trigger signal selected by COMPDACCTL[SWLOADSEL]. Reset type: SYSRSn

### 17.9.2.8 DACHVALA Register (Offset = 7h) [Reset = 0000h]

DACHVALA is shown in [Figure 17-14](#) and described in [Table 17-12](#).

Return to the [Summary Table](#).

CMPSS High DAC Value Active Register

**Figure 17-14. DACHVALA Register**

15	14	13	12	11	10	9	8
RESERVED				DACVAL			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DACVAL							
R-0h							

**Table 17-12. DACHVALA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVAL	R	0h	High DAC active value. Value that is actively driven by the high DAC. Reset type: SYSRSn

### 17.9.2.9 RAMPHREFA Register (Offset = 8h) [Reset = 0000h]

RAMPHREFA is shown in [Figure 17-15](#) and described in [Table 17-13](#).

Return to the [Summary Table](#).

CMPSS High Ramp Reference Active Register

**Figure 17-15. RAMPHREFA Register**

15	14	13	12	11	10	9	8
RAMPHREF							
R-0h							
7	6	5	4	3	2	1	0
RAMPHREF							
R-0h							

**Table 17-13. RAMPHREFA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPHREF	R	0h	High Ramp reference active value. Latched value to be loaded into ramp generator RAMHPSTS. Reset type: SYSRSn

### 17.9.2.10 RAMPHREFS Register (Offset = Ah) [Reset = 0000h]

RAMPHREFS is shown in [Figure 17-16](#) and described in [Table 17-14](#).

Return to the [Summary Table](#).

CMPSS High Ramp Reference Shadow Register

**Figure 17-16. RAMPHREFS Register**

15	14	13	12	11	10	9	8
RAMPHREF							
R/W-0h							
7	6	5	4	3	2	1	0
RAMPHREF							
R/W-0h							

**Table 17-14. RAMPHREFS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPHREF	R/W	0h	High Ramp reference shadow. Unlatched value to be loaded into ramp generator RAMPHSTS. Reset type: SYSRSn

### 17.9.2.11 RAMPHSTEPVALA Register (Offset = Ch) [Reset = 0000h]

RAMPHSTEPVALA is shown in [Figure 17-17](#) and described in [Table 17-15](#).

Return to the [Summary Table](#).

CMPSS High Ramp Step Value Active Register

**Figure 17-17. RAMPHSTEPVALA Register**

15	14	13	12	11	10	9	8
RAMPHSTEPVAL							
R-0h							
7	6	5	4	3	2	1	0
RAMPHSTEPVAL							
R-0h							

**Table 17-15. RAMPHSTEPVALA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPHSTEPVAL	R	0h	High Ramp step value active. Latched value that will be subtracted from RAMPHSTS. Reset type: SYSRSn



### 17.9.2.12 RAMPHCTLA Register (Offset = Dh) [Reset = 0000h]

RAMPHCTLA is shown in [Figure 17-18](#) and described in [Table 17-16](#).

Return to the [Summary Table](#).

CMPSS High Ramp Control Active Register

**Figure 17-18. RAMPHCTLA Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RAMPCLKDIV			
R-0h				R-0h			

**Table 17-16. RAMPHCTLA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	RAMPCLKDIV	R	0h	Ramp High Clock Divider Active Value $RAMPCLK = SYSCLK/(RAMPCLKDIV+1)$ Reset type: SYSRSn

### 17.9.2.13 RAMPHSTEPVALS Register (Offset = Eh) [Reset = 0000h]

RAMPHSTEPVALS is shown in [Figure 17-19](#) and described in [Table 17-17](#).

Return to the [Summary Table](#).

CMPSS High Ramp Step Value Shadow Register

**Figure 17-19. RAMPHSTEPVALS Register**

15	14	13	12	11	10	9	8
RAMPHSTEPVAL							
R/W-0h							
7	6	5	4	3	2	1	0
RAMPHSTEPVAL							
R/W-0h							

**Table 17-17. RAMPHSTEPVALS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPHSTEPVAL	R/W	0h	High Ramp step value shadow. Unlatched value to be loaded into RAMPHSTEPVALA. Reset type: SYSRSn

### 17.9.2.14 RAMPHTLS Register (Offset = Fh) [Reset = 0000h]

RAMPHTLS is shown in [Figure 17-20](#) and described in [Table 17-18](#).

Return to the [Summary Table](#).

CMPSS High Ramp Control Shadow Register

**Figure 17-20. RAMPHTLS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RAMPCLKDIV			
R-0h				R/W-0h			

**Table 17-18. RAMPHTLS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	RAMPCLKDIV	R/W	0h	Ramp High Clock Divider Shadow Value This will be the unlatched value that will be loaded into the RAMPCLKDIV field of the RAMPCTLA register Reset type: SYSRSn

### 17.9.2.15 RAMPHSTS Register (Offset = 10h) [Reset = 0000h]

RAMPHSTS is shown in [Figure 17-21](#) and described in [Table 17-19](#).

Return to the [Summary Table](#).

CMPSS High Ramp Status Register

**Figure 17-21. RAMPHSTS Register**

15	14	13	12	11	10	9	8
RAMPHVALUE							
R-0h							
7	6	5	4	3	2	1	0
RAMPHVALUE							
R-0h							

**Table 17-19. RAMPHSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPHVALUE	R	0h	High Ramp value. Present value of ramp generator. Reset type: SYSRSn

### 17.9.2.16 DACLVALS Register (Offset = 12h) [Reset = 0000h]

DACLVALS is shown in [Figure 17-22](#) and described in [Table 17-20](#).

Return to the [Summary Table](#).

CMPSS Low DAC Value Shadow Register

**Figure 17-22. DACLVALS Register**

15	14	13	12	11	10	9	8
RESERVED				DACVAL			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DACVAL							
R/W-0h							

**Table 17-20. DACLVALS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVAL	R/W	0h	Low DAC shadow value. value to be loaded into DACVALA on the trigger signal selected by COMPDACCTL[SWLOADSEL]. Reset type: SYSRSn

### 17.9.2.17 DACLVALA Register (Offset = 13h) [Reset = 0000h]

DACLVALA is shown in [Figure 17-23](#) and described in [Table 17-21](#).

Return to the [Summary Table](#).

CMPSS Low DAC Value Active Register

**Figure 17-23. DACLVALA Register**

15	14	13	12	11	10	9	8
RESERVED				DACVAL			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DACVAL							
R-0h							

**Table 17-21. DACLVALA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVAL	R	0h	Low DAC active value. Value that is actively driven by the low DAC. Reset type: SYSRSn

### 17.9.2.18 RAMPHDLYA Register (Offset = 14h) [Reset = 0000h]

RAMPHDLYA is shown in [Figure 17-24](#) and described in [Table 17-22](#).

Return to the [Summary Table](#).

CMPSS High Ramp Delay Active Register

**Figure 17-24. RAMPHDLYA Register**

15	14	13	12	11	10	9	8
RESERVED				DELAY			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DELAY							
R-0h							

**Table 17-22. RAMPHDLYA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	DELAY	R	0h	High Ramp delay active value. Latched value of the number of cycles to delay the start of the ramp generator stepper after a EPWMSYNCPER is received. Reset type: SYSRSn

### 17.9.2.19 RAMPHDLYS Register (Offset = 15h) [Reset = 0000h]

RAMPHDLYS is shown in [Figure 17-25](#) and described in [Table 17-23](#).

Return to the [Summary Table](#).

CMPSS High Ramp Delay Shadow Register

**Figure 17-25. RAMPHDLYS Register**

15	14	13	12	11	10	9	8
RESERVED				DELAY			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DELAY				R/W-0h			

**Table 17-23. RAMPHDLYS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	DELAY	R/W	0h	High Ramp delay shadow value. Unlatched value to be loaded into RAMPHDLYA. Reset type: SYSRSn



### 17.9.2.20 CTRIPLFILCTL Register (Offset = 16h) [Reset = 0000h]

CTRIPLFILCTL is shown in [Figure 17-26](#) and described in [Table 17-24](#).

Return to the [Summary Table](#).

CTRIPL Filter Control Register

**Figure 17-26. CTRIPLFILCTL Register**

15	14	13	12	11	10	9	8
FILINIT		THRESH				SAMPWIN	
R-0/W1S-0h		R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
SAMPWIN				FILTINSEL			
R/W-0h				R/W-0h			

**Table 17-24. CTRIPLFILCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	Low filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn
14-9	THRESH	R/W	0h	Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1. Reset type: SYSRSn
8-3	SAMPWIN	R/W	0h	Low filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn
2-0	FILTINSEL	R/W	0h	Low filter Input Mux Select Bit 0 Selects the COMPL output as the filter input 1 Selects the external signal EXT_FILTIN_L[1] as the filter input 2 Selects the external signal EXT_FILTIN_L[2] as the filter input ... ... 7 Selects the external signal EXT_FILTIN_L[7] as the filter input Reset type: SYSRSn

### 17.9.2.21 CTRIPLFILCLKCTL Register (Offset = 17h) [Reset = 0000h]

CTRIPLFILCLKCTL is shown in [Figure 17-27](#) and described in [Table 17-25](#).

Return to the [Summary Table](#).

CTRIPL Filter Clock Control Register

**Figure 17-27. CTRIPLFILCLKCTL Register**

15	14	13	12	11	10	9	8
CLKPRESCALE							
R/W-0h							
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W-0h							

**Table 17-25. CTRIPLFILCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CLKPRESCALE	R/W	0h	Low filter sample clock prescale. Number of system clocks between samples is CLKPRESCALE+1. Reset type: SYSRSn

### 17.9.2.22 CTRIPFILCTL Register (Offset = 18h) [Reset = 0000h]

CTRIPFILCTL is shown in [Figure 17-28](#) and described in [Table 17-26](#).

Return to the [Summary Table](#).

CTRIPH Filter Control Register

**Figure 17-28. CTRIPFILCTL Register**

15	14	13	12	11	10	9	8
FILINIT		THRESH				SAMPWIN	
R-0/W1S-0h		R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
SAMPWIN				FILTINSEL			
R/W-0h				R/W-0h			

**Table 17-26. CTRIPFILCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	High filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn
14-9	THRESH	R/W	0h	High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1. Reset type: SYSRSn
8-3	SAMPWIN	R/W	0h	High filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn
2-0	FILTINSEL	R/W	0h	High filter Input Mux Select Bit 0 Selects the COMPH output as the filter input 1 Selects the external signal EXT_FILTIN_H[1] as the filter input 2 Selects the external signal EXT_FILTIN_H[2] as the filter input ... ... 7 Selects the external signal EXT_FILTIN_H[7] as the filter input Reset type: SYSRSn

### 17.9.2.23 CTRIPFILCLKCTL Register (Offset = 19h) [Reset = 0000h]

CTRIPFILCLKCTL is shown in [Figure 17-29](#) and described in [Table 17-27](#).

Return to the [Summary Table](#).

CTRIPH Filter Clock Control Register

**Figure 17-29. CTRIPFILCLKCTL Register**

15	14	13	12	11	10	9	8
CLKPRESCALE							
R/W-0h							
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W-0h							

**Table 17-27. CTRIPFILCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CLKPRESCALE	R/W	0h	High filter sample clock prescale. Number of system clocks between samples is CLKPRESCALE+1. Reset type: SYSRSn

### 17.9.2.24 COMPLOCK Register (Offset = 1Ah) [Reset = 0000h]

COMPLOCK is shown in [Figure 17-30](#) and described in [Table 17-28](#).

Return to the [Summary Table](#).

CMPSS Lock Register

**Figure 17-30. COMPLOCK Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	CTRIIP	DACCTL	COMPHYSTL	COMPCTL
R-0h			R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 17-28. COMPLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4	RESERVED	R/WOnce	0h	Reserved
3	CTRIIP	R/WOnce	0h	Lock write-access to the CTRIPxFILTCTL and CTRIPxFILCLKCTL* registers. 0 CTRIPxFILCTL and CTRIPxFILCLKCTL* registers are not locked. Write 0 to this bit has no effect. 1 CTRIPxFILCTL and CTRIPxFILCLKCTL* registers are locked. Only a system reset can clear this bit. Reset type: SYSRSn
2	DACCTL	R/WOnce	0h	Lock write-access to the COMPDAC*CTL* register(s). 0 COMPDAC*CTL* register(s) not locked. Write 0 to this bit has no effect. 1 COMPDAC*CTL* register(s) locked. Only a system reset can clear this bit. Reset type: SYSRSn
1	COMPHYSTL	R/WOnce	0h	Lock write-access to the COMPHYSTL register. 0 COMPHYSTL register is not locked. Write 0 to this bit has no effect. 1 COMPHYSTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn
0	COMPCTL	R/WOnce	0h	Lock write-access to the COMPCTL register. 0 COMPCTL register is not locked. Write 0 to this bit has no effect. 1 COMPCTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn

**17.9.2.25 COMPDACTL Register (Offset = 24h) [Reset = 0000h]**

 COMPDACTL is shown in [Figure 17-31](#) and described in [Table 17-29](#).

 Return to the [Summary Table](#).

CMPSS Low DAC Control Register

**Figure 17-31. COMPDACTL Register**

15	14	13	12	11	10	9	8
RESERVED		RAMPDIR	BLANKEN	BLANKSOURCE			
R-0h		R/W-0h	R/W-0h	R/W-0h			
7	6	5	4	3	2	1	0
RESERVED	RAMPLOADSEL	RESERVED	RAMPSOURCE			DACSOURCE	
R-0h	R/W-0h	R-0h	R/W-0h			R/W-0h	

**Table 17-29. COMPDACTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13	RAMPDIR	R/W	0h	Low Ramp Generator Direction control bit. 0 Decrementing Ramp. 1 Incrementing Ramp. Reset type: SYSRSn
12	BLANKEN	R/W	0h	COMPL EPWMBLANK enable. This bit enables the EPWMBLANK signal. 0 EPWMBLANK signal is disabled. 1 EPWMBLANK signal is enabled. Reset type: SYSRSn
11-8	BLANKSOURCE	R/W	0h	COMPL EPWMBLANK source select. This bit field determines which EPWMnBLANK is passed on as the EPWMBLANK signal. Where n represents the maximum number of EPWMBLANK signals available on the device: 0 EPWM1BLANK 1 EPWM2BLANK 2 EPWM3BLANK ... n-1 EPWMnBLANK Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6	RAMPLOADSEL	R/W	0h	Ramp load select. Determines whether RAMPLSTS is updated from RAMPLREFA or RAMPLREFS when COMPSTS[COMPLSTS] is triggered. 0 RAMPLSTS is loaded from RAMPLREFA 1 RAMPLSTS is loaded from RAMPLREFS Reset type: SYSRSn
5	RESERVED	R	0h	Reserved
4-1	RAMPSOURCE	R/W	0h	Low Ramp generator source select. Determines which EPWMSYNCPER signal is used within the COMPL Where n represents the maximum number of EPWMSYNCPER signals available on the device: 0 EPWM1SYNCPER 1 EPWM2SYNCPER 2 EPWM3SYNCPER ... n-1 EPWMnSYNCPER Reset type: SYSRSn

**Table 17-29. COMPDACLCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	DACSOURCE	R/W	0h	DACL source select. Determines whether DACLVALA is updated from DACLVALS or from the low ramp generator. 0 DACLVALA is updated from DACLVALS 1 DACLVALA is updated from the low ramp generator Reset type: SYSRSn

### 17.9.2.26 COMPDACTL2 Register (Offset = 25h) [Reset = 0000h]

COMPDACTL2 is shown in [Figure 17-32](#) and described in [Table 17-30](#).

Return to the [Summary Table](#).

CMPSS Low DAC Control Register 2

**Figure 17-32. COMPDACTL2 Register**

15	14	13	12	11	10	9	8
RESERVED					RAMPSOURCE USEL	RESERVED	BLANKSOURC EUSEL
R-0h					R/W-0h	R-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED							
R-0h							

**Table 17-30. COMPDACTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10	RAMPSOURCEUSEL	R/W	0h	0: Selects EPWM1 to 16 as RAMP source for RAMPL 1: Selects EPWM17 to 32 as RAMP source for RAMPL Reset type: SYSRSn
9	RESERVED	R	0h	Reserved
8	BLANKSOURCEUSEL	R/W	0h	0: Selects EPWM1 to 16 as BLANK source for COMPL 1: Selects EPWM17 to 32 as BLANK source for COMPL Reset type: SYSRSn
7-0	RESERVED	R	0h	Reserved



**17.9.2.27 RAMPLREFA Register (Offset = 28h) [Reset = 0000h]**

RAMPLREFA is shown in [Figure 17-33](#) and described in [Table 17-31](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Reference Active Register

**Figure 17-33. RAMPLREFA Register**

15	14	13	12	11	10	9	8
RAMPLREF							
R-0h							
7	6	5	4	3	2	1	0
RAMPLREF							
R-0h							

**Table 17-31. RAMPLREFA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPLREF	R	0h	Low Ramp reference active value. Latched value to be loaded into ramp generator RAMHPSTS. Reset type: SYSRSn

### 17.9.2.28 RAMPLREFS Register (Offset = 2Ah) [Reset = 0000h]

RAMPLREFS is shown in [Figure 17-34](#) and described in [Table 17-32](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Reference Shadow Register

**Figure 17-34. RAMPLREFS Register**

15	14	13	12	11	10	9	8
RAMPLREF							
R/W-0h							
7	6	5	4	3	2	1	0
RAMPLREF							
R/W-0h							

**Table 17-32. RAMPLREFS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPLREF	R/W	0h	Low Ramp reference shadow. Unlatched value to be loaded into ramp generator RAMPHSTS. Reset type: SYSRSn

### 17.9.2.29 RAMPLSTEPVALA Register (Offset = 2Ch) [Reset = 0000h]

RAMPLSTEPVALA is shown in [Figure 17-35](#) and described in [Table 17-33](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Step Value Active Register

**Figure 17-35. RAMPLSTEPVALA Register**

15	14	13	12	11	10	9	8
RAMPLSTEPVAL							
R-0h							
7	6	5	4	3	2	1	0
RAMPLSTEPVAL							
R-0h							

**Table 17-33. RAMPLSTEPVALA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPLSTEPVAL	R	0h	Low Ramp step value active. Latched value that will be subtracted from RAMPHSTS. Reset type: SYSRSn

### 17.9.2.30 RAMPLCTLA Register (Offset = 2Dh) [Reset = 0000h]

RAMPLCTLA is shown in [Figure 17-36](#) and described in [Table 17-34](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Control Active Register

**Figure 17-36. RAMPLCTLA Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RAMPCLKDIV			
R-0h				R-0h			

**Table 17-34. RAMPLCTLA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	RAMPCLKDIV	R	0h	Ramp Low Clock Divider Active Value $RAMPCLK = SYSCLK / (RAMPCLKDIV + 1)$ Reset type: SYSRSn

### 17.9.2.31 RAMPLSTEPVALS Register (Offset = 2Eh) [Reset = 0000h]

RAMPLSTEPVALS is shown in [Figure 17-37](#) and described in [Table 17-35](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Step Value Shadow Register

**Figure 17-37. RAMPLSTEPVALS Register**

15	14	13	12	11	10	9	8
RAMPLSTEPVAL							
R/W-0h							
7	6	5	4	3	2	1	0
RAMPLSTEPVAL							
R/W-0h							

**Table 17-35. RAMPLSTEPVALS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPLSTEPVAL	R/W	0h	Low Ramp step value shadow. Unlatched value to be loaded into RAMPHSTEPVALA. Reset type: SYSRSn

### 17.9.2.32 RAMPLCTL5 Register (Offset = 2Fh) [Reset = 0000h]

RAMPLCTL5 is shown in [Figure 17-38](#) and described in [Table 17-36](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Control Shadow Register

**Figure 17-38. RAMPLCTL5 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RAMPCLKDIV			
R-0h				R/W-0h			

**Table 17-36. RAMPLCTL5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	RAMPCLKDIV	R/W	0h	Ramp Low Clock Divider Shadow Value This will be the unlatched value that will be loaded into the RAMPCLKDIV field of the RAMPCTLA register Reset type: SYSRSn

### 17.9.2.33 RAMPLSTS Register (Offset = 30h) [Reset = 0000h]

RAMPLSTS is shown in [Figure 17-39](#) and described in [Table 17-37](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Status Register

**Figure 17-39. RAMPLSTS Register**

15	14	13	12	11	10	9	8
RAMPLVALUE							
R-0h							
7	6	5	4	3	2	1	0
RAMPLVALUE							
R-0h							

**Table 17-37. RAMPLSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPLVALUE	R	0h	Low Ramp value. Present value of ramp generator. Reset type: SYSRSn

### 17.9.2.34 RAMPLDLYA Register (Offset = 34h) [Reset = 0000h]

RAMPLDLYA is shown in [Figure 17-40](#) and described in [Table 17-38](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Delay Active Register

**Figure 17-40. RAMPLDLYA Register**

15	14	13	12	11	10	9	8
RESERVED				DELAY			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DELAY							
R-0h							

**Table 17-38. RAMPLDLYA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	DELAY	R	0h	Low Ramp delay active value. Latched value of the number of cycles to delay the start of the ramp generator stepper after a EPWMSYNCPER is received. Reset type: SYSRSn



### 17.9.2.35 RAMPLDLYS Register (Offset = 35h) [Reset = 0000h]

RAMPLDLYS is shown in [Figure 17-41](#) and described in [Table 17-39](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Delay Shadow Register

**Figure 17-41. RAMPLDLYS Register**

15	14	13	12	11	10	9	8
RESERVED				DELAY			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DELAY				R/W-0h			

**Table 17-39. RAMPLDLYS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	DELAY	R/W	0h	Low Ramp delay shadow value. Unlatched value to be loaded into RAMPHDLYA. Reset type: SYSRSn

### 17.9.2.36 CTRIPLFILCLKCTL2 Register (Offset = 37h) [Reset = 0000h]

CTRIPLFILCLKCTL2 is shown in [Figure 17-42](#) and described in [Table 17-40](#).

Return to the [Summary Table](#).

CTRIPL Filter Clock Control Register 2

**Figure 17-42. CTRIPLFILCLKCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
CLKPRESCALEU							
R/W-0h							

**Table 17-40. CTRIPLFILCLKCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	CLKPRESCALEU	R/W	0h	COMP Low filter sample clock prescale Upper Bits. The effective prescale value is (CLKPRESCALEH:CLKPRESCALE)+1 Reset type: SYSRSn

### 17.9.2.37 CTRIPHFILCLKCTL2 Register (Offset = 39h) [Reset = 0000h]

CTRIPHFILCLKCTL2 is shown in [Figure 17-43](#) and described in [Table 17-41](#).

Return to the [Summary Table](#).

CTRIPH Filter Clock Control Register 2

**Figure 17-43. CTRIPHFILCLKCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
CLKPRESCALEU							
R/W-0h							

**Table 17-41. CTRIPHFILCLKCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	CLKPRESCALEU	R/W	0h	COMP High filter sample clock prescale Upper Bits. The effective prescale value is (CLKPRESCALEH:CLKPRESCALE)+1 Reset type: SYSRSn

Chapter 18  
**Programmable Gain Amplifier (PGA)**

---



The Programmable Gain Amplifier (PGA) is used to amplify an input voltage for the purpose of increasing the dynamic range of the downstream ADC and CMPSS modules.

<b>18.1 Programmable Gain Amplifier (PGA) Overview</b> .....	<b>2357</b>
<b>18.2 Linear Output Range</b> .....	<b>2358</b>
<b>18.3 Gain Values</b> .....	<b>2358</b>
<b>18.4 Modes of Operation</b> .....	<b>2359</b>
<b>18.5 External Filtering</b> .....	<b>2363</b>
<b>18.6 Error Calibration</b> .....	<b>2365</b>
<b>18.7 Chopping Feature</b> .....	<b>2366</b>
<b>18.8 Enabling and Disabling the PGA Clock</b> .....	<b>2367</b>
<b>18.9 Lock Register</b> .....	<b>2367</b>
<b>18.10 Analog Front-End Integration</b> .....	<b>2368</b>
<b>18.11 Examples</b> .....	<b>2372</b>
<b>18.12 Software</b> .....	<b>2375</b>
<b>18.13 PGA Registers</b> .....	<b>2376</b>

## 18.1 Programmable Gain Amplifier (PGA) Overview

The integrated PGA helps to reduce cost and design effort for many control applications that traditionally require external, standalone amplifiers. On-chip integration makes sure that the PGA is compatible with the downstream analog-to-digital converter (ADC) and comparator subsystem (CMPSS) modules. Software selectable gain, filter settings, and different operational modes make the PGA adaptable to various performance needs.

### 18.1.1 Features

Features available to PGA modules are:

- Rail to rail input and output voltage within VDDA and VSSA range
- Programmable gain modes including unity gain and other values from  $2^x$  to  $64^x$
- Standalone gain mode using off-chip passive components
- Post-gain filtering using on-chip resistors
- Differential input support
- Hardware assisted chopping for offset reduction
- Support for Kelvin ground connections using PGA\_INM pins

### 18.1.2 Block Diagram

Figure 18-1 shows the block diagram of the PGA. The active component in the PGA is an embedded operational amplifier (op-amp) that is configurable as a non-inverting or inverting amplifier with internal feedback resistors. These internal feedback resistor values are paired to produce software selectable voltage gains.

Three PGA signals are available at the device pins:

- PGA\_INP is the positive input to the PGA op-amp.
- PGA\_INM is the negative input to the PGA op-amp.
- PGA\_OUT supports op-amp output filtering with RC components. The filtered signal is available for sampling and monitoring by on-chip ADC and CMPSS modules.

Take note that PGA\_OUT\_INT is an internal signal at the op-amp output, which is available for sampling and monitoring by the internal ADC and CMPSS modules.




Figure 18-1. PGA Block Diagram

## 18.2 Linear Output Range

The absolute output range of the PGA is bounded by the analog VDDA and VSSA supplies – the PGA cannot produce output voltages greater than VDDA or less than VSSA.

Although the PGA can produce full-scale output across the absolute voltage range of VSSA to VDDA, the amplifier output is only linear within a subset of the absolute range. This reduced range is referred to as the linear output range.

The PGA performance specifications in the device data sheet only apply to the linear output range. For best performance, the input signal can be conditioned in such a way that the PGA stays within the linear output range during normal system operation.

---

### Note

The voltage input range required to operate the PGA in the linear output range is unique for each gain mode. See the device data sheet for the linear output range.

---

## 18.3 Gain Values

Gain values of PGA are software-selectable using the PGACTL[GAIN] register field. The gain of the PGA in the subtractor and non-inverting modes is determined by a preset ratio between resistors  $R_{ia}$  and  $R_{ib}$ .

The target values for the gain resistors for subtractor and non-inverting modes are shown in [Table 18-1](#).

**Table 18-1. Different Gain Values and Corresponding Resistor Values**

PGACTL[GAIN]	Non-inverting Gain	Inverting Gain	$R_{ia}$	$R_{ib}$
000	1	NA	256K	0 <sup>(1)</sup>
001	2	-1	16K	16K
010	4	-3	8K	24K
011	8	-7	8K	56K
100	16	-15	8K	120K
101	32	-31	8K	248K
110	64	-63	4K	252K

(1) These values are nominal; tolerance is specified in electrical spec table given in the device data sheet.

---

### Note

Changing the gain mode during normal operation is allowed, but a minimum configuration settling time can be observed when doing so. See the device data sheet for the gain switch settling time.

---

## 18.4 Modes of Operation

PGA can support four different operational modes based on the values in MUXSEL register, which are given in Table 18-2:


1. Buffer mode: PGA works in unity gain mode.
2. Standalone mode: PGA operates as a conventional op-amp.
3. Non-inverting mode: PGA works as a non-inverting op-amp.
4. Subtractor mode: PGA output voltage equals to the subtraction of the two inputs.

**Table 18-2. Modes of Operation**

Mode	MUXSEL[PMUXSEL]	MUXSEL[NMUXSEL]	MUXSEL[MMUXSEL]
Buffer mode	0	0	0
Standalone mode	0	2	0
Non-inverting mode	0	1	1
Subtractor mode	0	1	2 or 3

### 18.4.1 Buffer Mode


In this mode, PGA provides a high input impedance, low output impedance, and a voltage gain of approximately one. The block diagram of PGA in this mode is shown in Figure 18-2. This mode is also known as voltage follower, or unity gain mode. Even though this mode does not provide any voltage amplification, this mode is extremely useful because this mode prevents one stage's input impedance from loading the prior stage's output impedance. Not only does buffer mode isolate the load from the signal source, but also offers impedance matching between different parts of a circuit. The buffer op-amp also has a low output impedance that can drive a load without being affected by the load's impedance. Moreover, the low output impedance helps to maintain the signal voltage across the load, preventing voltage drops that can affect the performance of the circuit.



**Figure 18-2. Buffer Mode**

### 18.4.2 Standalone Mode

In this mode, a standalone operational amplifier is available that can support a number of analog applications using a minimum number of external components. Figure 18-3 Shows the block diagram of PGA in this mode. In this mode, the output voltage is determined by the external resistors connected to the inverting and non-inverting pins, as well as the feedback circuitry connected to the output.



**Figure 18-3. Standalone Mode**



### 18.4.3 Non-inverting Mode

In non-inverting mode, the input voltage signal is applied directly to the non-inverting pin PGA\_INP and generates an amplified output signal that is proportional and in phase with the input signal. The block diagram of PGA in this mode is illustrated in Figure 18-4. Feedback control of the non-inverting operational amplifier is achieved by applying a small part of the output voltage signal back to the inverting input terminal by way of a voltage divider network  $R_{ia} - R_{ib}$ . The voltage gain in this mode can be calculated using Equation 14:

$$V_{PGA\_OUT} = \left(1 + \frac{R_{ib}}{R_{ia}}\right) V_{PGA\_INP} \quad (14)$$




Figure 18-4. Non-inverting Mode



## 18.5 External Filtering

To remove any unwanted high-frequency noise, two types of low-pass filter can be implemented using internal resistors of PGA module:

1. Low-pass filter using internal filter resistors  $R_{FILT}$  and external capacitor
2. Low-pass filter using internal gain resistors  $R_{ib}$  and external capacitor

### 18.5.1 Low-Pass Filter Using Internal Filter Resistor and External Capacitor

The PGA output can be routed to a pin through an embedded series resistor for the purpose of low-pass filtering the amplified signal. The filter resistance is software selectable using the PGACTL[FILT\_RES\_SEL] register field. The default selection of PGACTL[FILT\_RES\_SEL] = 0 disables the filter path.

The cutoff frequency can be estimated using the standard low-pass RC given by:

$$f_{cutoff} = \frac{1}{2\pi R_{FILT} C_{FILTER}} \quad (16)$$

Each gain mode requires a minimum amount of series resistance when filtering is enabled. The values are shown in [Table 18-3](#). Also, the external capacitor value  $C_{FILTER}$  influences the ADC sampling performance. See [Section 18.10.2.2](#) for more information.

**Table 18-3. Minimum Filter Resistance**

PGACTL[GAIN]	Minimum $R_{FILT}$ Required PGACTL[FILT_RES_SEL]
0	50Ω
1	50Ω
2	50Ω
3	100Ω
4	100Ω
5	200Ω
6	400Ω

### 18.5.2 Single Pole Low-Pass Filter Using Internal Gain Resistor and External Capacitor

Some applications cannot tolerate having an RC network at the output of the amplifier. Amplifier output current flowing through the filter resistor creates a voltage offset that introduces output error. In this case, one can opt to filter the noise spikes by placing a feedback capacitor across the feedback loop. In fact, a simple single-pole low pass filter can be implemented by placing an external capacitance between PGA\_INM and PGA\_OUT in internal gain mode, which is shown in Figure 18-6.


This form of very simple filter is normally used in instances where a small amount of roll off is required. PGA feedback node RTAP can be brought on pin PGA\_INM for external filtering by selecting PMUXSEL = 00, NMUXSEL = 01, and MMUXSEL = 01. Also, to enable this mode, PGA\_FB\_ON\_PIN input/register needs to be set to 1.

The cutoff frequency for this type of filter can be calculated very easily by working out the frequency at which the reactance of the capacitor equals the resistance of the resistor  $R_{ib}$ , which is defined by Equation 17:

$$f_{cutoff} = \frac{1}{2\pi R_{ib} C_{Ext}} \quad (17)$$

The gain for this op amp circuit can be calculated in the normal way ignoring the effect of the capacitor:

$$Gain = \left(1 + \frac{R_{ib}}{R_{ia}}\right) \quad (18)$$



**Figure 18-6. Low-Pass Filter Using External Capacitor**

## 18.6 Error Calibration

Op-Amp error calibration is the process of adjusting the Op-Amp parameters to minimize or eliminate errors. Calibration can be done using different methods, depending on the type of error and the Op-Amp configuration. To reduce inherent offset, factory-generated values are written to the trim registers by calling the Device\_cal() function that is located in TI reserved OTP.

### 18.6.1 Offset Error

This error occurs due to mismatches in the Op-Amp input terminals. The offset error appears as a constant DC offset across the PGA output range, see Figure 18-7. The built-in Device\_cal() function reduces the offset error so that the error falls within the data sheet specifications.




Figure 18-7. PGA Offset Trim

### 18.6.2 Gain Error

This error occurs due to mismatches in the Op-Amp gain. After the offset error has been removed, the remaining error, the gain error appears as a scaled error that increases in magnitude with increasing PGA output voltage, see Figure 18-8. The hardware trim targets the gain performance so that the hardware trim falls within the data sheet specifications.





Figure 18-8. PGA Gain Error

## 18.7 Chopping Feature

The PGA supports chopping feature, which is a continuous-time modulation technique in which the signal and offset are modulated to different frequencies. The motivation behind adding this feature is primarily to reduce input referred offset to a very small number (in micro volt order). Not only chopping is dynamic technique that continuously reduces offset, but also this technique removes low frequency  $1/f$  noise as well as offset drift over temperature or time.


The chopping feature is demonstrated in [Figure 18-9](#). In broad terms, an input voltage first passes through a chopper by a clock at frequency  $f_{ch}$ ; so, the voltage is converted to a square-wave voltage. Then, the modulated signal along with the offset are amplified by the fully differential amplifier. The second chopper then demodulates the amplified input signal back to DC, while the offset is shifted to the frequency of the clock  $f_{ch}$  harmonics. The DC offset can be filtered out by a low-pass filter.



**Figure 18-9. General Chopping Technique**

This device supports ADC-assisted method. In this method, the chopping control signal comes from the on-chip ADC module. Moreover, Start of Conversion (SOC) in the ADC module can be used to implement chopping. In this method, PGA output is sampled by the on-chip ADC module. Note that the ADC-assisted method relies on ADC module for filtering the output instead of using external low-pass filter. To remove the offset, an average of the output signal can be taken in ADC module. This functionality is provided in post-processing block in ADC module. (See [Chapter 15](#)). The ADC-assisted chopping stands out from purely analog chopping methods due to the ability to offer higher accuracy and precision.

[Figure 18-10](#) shows the general diagram of ADC-assisted chopping mode, in which a logic block is used to generate the necessary signal to handle chopping. To configure the ADC-assisted chopping, write to the PGA\_CHOP field in the MUXSEL register. To configure control signal for ADC-assisted chopping, write to the CHOP\_EXTCTRL field in the PGACTL register.



**Figure 18-10. ADC-Assisted Chopping Block Diagram**

This logic takes care of different scenarios, like two ADCs using the same PGA at different time intervals. For a given PGA, the ADC assisted chopping feature is supported on ADCs which are connected to PGA\_OUT\_INT for that PGA. [Table 18-4](#) shows the connectivity between PGA and ADC modules.

**Table 18-4. PGA and ADC Connection**

PGA Connectivity to ADC	ADC
PGA1_OUT_INT	A21, B21
PGA2_OUT_INT	C21, B22
PGA3_OUT_INT	C22, A22

## 18.8 Enabling and Disabling the PGA Clock

If the clock to the PGA is disabled while the PGA is outputting a voltage, the output voltage remains unaffected but the PGA registers are no longer updated with register writes. Enabling the clock resumes register writes.

## 18.9 Lock Register


The PGALOCK register provides the ability to block writes to certain PGA configuration registers. Locking register writes can prevent spurious or malicious code from modifying critical register settings. Once a register has been locked using the PGALOCK register, only a module-level or device-level reset can restore write functionality.

## 18.10 Analog Front-End Integration

The PGAs operate in concert with the other embedded analog modules (ADC, CMPSS, Buffered DAC) as an analog front-end system.

### 18.10.1 Buffered DAC

Buffered DACs are commonly used in a variety of applications such as dc-coupled applications, in which the drive amplifier must provide the required gain and offset voltage, to match the signal to the input voltage range of the ADC. As a best practice, the PGA input signal is conditioned so that the PGA output is centered within the linear range. The input signal requires some combination of offset and attenuation to achieve this goal. For example, an external resistor divider can attenuate the input signal while the embedded buffered DAC can provide a positive voltage offset, see [Figure 18-11](#).



**Figure 18-11. Level Shifting Using Internal DAC**

With the topology shown in [Figure 18-11](#), the voltage seen at the PGA\_INP pin can be calculated as:

$$V_{PGA\_OUT} = \frac{R_{ib} + R_{ia}}{R_{ia}} \left( \frac{R_{eb}}{R_{ea} + R_{eb}} V_{signal} + \frac{R_{ea}}{R_{ea} + R_{eb}} V_{REF} \right) \quad (19)$$

Supplying a  $V_{DAC\_OUT}$  of 1.65V transforms a bipolar  $V_{SIGNAL}$  range of -0.5V to +0.5V into a  $V_{PGA\_INP}$  range of 0.22V to 0.88V, which is an excellent choice for the 3<sup>x</sup> gain mode.

See [Chapter 16](#) for buffered DAC usage information.



### 18.10.2 Analog-to-Digital Converter (ADC)

In the simplest application, the PGA amplifies small input signals to increase the ADC dynamic range. The PGA also provides the additional benefit of buffering input signals from the ADC sample and hold capacitor, which further reduces sampling error.

Both the filtered and unfiltered PGA output paths are available for ADC sampling. Minimum ADC acquisition windows are recommended when sampling the PGA paths.

#### 18.10.2.1 Unfiltered Acquisition Window

The device data sheet provides a minimum estimated ADC acquisition window for sampling the PGA\_OUT signal with one ADC. This estimated value can provide sampling accuracy close to the specified performance parameters of the ADC. A longer acquisition window can be used for better performance.

#### 18.10.2.2 Filtered Acquisition Window

The minimum ADC acquisition window for sampling the PGA\_OF filtered signal with one ADC varies based on the values of  $R_{FILTER}$  and  $C_{FILTER}$ . To make sure of good performance, choose a  $C_{FILTER}$  capacitor that is large enough to satisfy most of the ADC sample and hold capacitor ( $C_h$ ) charge requirements. The  $C_{FILTER}$  value can be sized based on the acceptable amount of ADC sampling error ( $LSB_{Err}$ ):

$$C_{FILTER} = \frac{C_h \times 4096}{LSB_{Err}} \quad (20)$$

See [Chapter 15](#) to determine the ADC acquisition window, where the ADC source resistance ( $R_s$ ) is equal to  $R_{FILTER}$ .

### 18.10.3 Comparator Subsystem (CMPSS)

The PGA output can be monitored by a CMPSS module for trips above or below a reference voltage. Up to two independent reference thresholds per CMPSS can be used for trip detection.

Both the filtered and unfiltered PGA output paths are available for CMPSS trip monitoring.

See [Chapter 17](#) for CMPSS usage information.

### 18.10.4 PGA\_NEG\_SHARED Feature

This feature allows sharing PGA\_INM pin across three available PGA modules, which helps to save two pins for applications where multiple PGAs are required, but the PGA modules all can have a common negative sense point. To enable this feature, MMUXSEL and NMUXSEL must be set to 3 and 1, respectively. As you can see in [Figure 18-12](#), PGA\_NEG\_SHARED is shared among three PGA modules internally so that the user can employ these PGA modules with only one inverting pin. In three-phase current measurement, three modules of PGA can be employed to monitor the shunt current by using only four pins. The schematic of three-phase current sensing is shown in [Figure 18-13](#).




Figure 18-12. Sharing PGA\_NEG Pin Between PGA Modules




Figure 18-13. Three-phase Current Sensing Using PGA\_NEG\_SHARED Feature

### 18.10.5 Alternate Functions

Each PGA has up to three device terminals for operation: non-inverting pin PGA\_INP, inverting pin PGA\_INM, and output pin PGA\_OUT, see Figure 18-14. Alternate paths at the device level allow the input and output filter terminals to take on alternate functions. This can be especially valuable, if the respective PGA resource is not used for an application. See Chapter 14 for more information.





Figure 18-14. PGA Pin Alternate Functions

## 18.11 Examples

### 18.11.1 Non-Inverting Amplifier Using Non-Inverting Mode

Given a small positive signal, the PGA can be used to amplify the signal to increase the dynamic range of ADC sampling and comparator trip monitoring. For example, an input signal with a valid range between 0.25V to 0.75V can be amplified in 4<sup>x</sup> mode to produce an output signal between 1V to 3V.




**Figure 18-15. Signal Conditioning Using Non-inverting Mode**

The amplified output voltage is calculated as:

$$V_{PGA\_OUT} = \left(1 + \frac{R_{ib}}{R_{ia}}\right) V_{Signal} \quad (21)$$

### 18.11.2 Buffer Mode

Assume that there is an analog sensor that gives a 0 to 12V range signal. To sample the signal using the ADC, a voltage divider along with a unity-gain op-amp is required. In the circuit shown in Figure 18-16, the voltage divider (36k $\Omega$  and 100k $\Omega$ ) brings the 12V sensor voltage down to something less than 3.3V. The 100 $\Omega$  filter resistor and 1nF capacitor form a low-pass filter with a cut-off frequency of 1.5MHz.



**Figure 18-16. Buffer Mode Example**

### 18.11.3 Low-Side Current Sensing

Low-side current sensing connects the sensing resistor between the load and ground. To not adversely affect current flow, the current resistors have a small value that produces a proportionally small voltage across them. The small voltage across the shunt resistor must usually be boosted from tens or hundreds of millivolts to tenths of a volt or volts for upstream conversion by an analog-to-digital converter (ADC). This task can be performed by PGA. Figure 18-17 shows the low-side current sensing using PGA.




Figure 18-17. PGA Shunt Current Example

In this circuit, the amplifier gain is set by the ratio of  $R_{ib}$  divided by  $R_{ia}$ . If the divider resistors  $R_1=R_{ib}$  and  $R_2=R_{ia}$ , then the amplified voltage can be calculated by:

$$V_{PGA\_OUT} = \frac{R_{ib}}{R_{ia}} (R_{shunt} I_{load}) \quad (22)$$

If low-pass filtering is desired, an external capacitor in conjunction with internal filter resistors  $R_{FILT}$  can be used. The filter cutoff frequency is estimated using:

$$f_{cutoff} = \frac{1}{2\pi R_{FILT} C_{FILTER}} \quad (23)$$

### 18.11.4 Bidirectional Current Sensing

The PGA senses current flow through a sense resistor in both directions, demonstrated in Figure 18-18. The bidirectional current-sensing capability is achieved by applying a positive voltage at the non-inverting pin to offset the output voltage. A positive differential voltage sensed at the inputs results in an output voltage that is greater than the applied reference voltage; likewise, a negative differential voltage at the inputs results in output voltage that is less than the applied reference voltage. The output voltage of the PGA is given by:

$$V_{PGA\_OUT} = \frac{R_{ib}}{R_{ia}}(R_{sense}I_{load}) + V_{REF} \quad (24)$$




Figure 18-18. Bidirectional Current Sensing

## 18.12 Software

### 18.12.1 PGA Registers to Driverlib Functions

**Table 18-5. PGA Registers to Driverlib Functions**

File	Driverlib Function
<b>PGACTL</b>	
pga.h	PGA_enable
pga.h	PGA_disable
pga.h	PGA_setGain
pga.h	PGA_setFilterResistor
pga.h	PGA_enableOutput
pga.h	PGA_disableOutput
pga.h	PGA_enableInternalGainOutput
pga.h	PGA_disableInternalGainOutput
pga.h	PGA_enableExternalChop
pga.h	PGA_disableExternalChop
<b>PGAMUXSEL</b>	
pga.h	PGA_selectPMUXInput
pga.h	PGA_selectNMUXInput
pga.h	PGA_selectMMUXInput
pga.h	PGA_configurefeedbackOnPin
pga.h	PGA_chop
<b>PGAOFFSETTRIM</b>	
pga.c	PGA_setOffsetTrimNMOS
pga.c	PGA_setOffsetTrimPMOS
<b>PGATYPE</b>	
pga.h	PGA_getPGARevision
pga.h	PGA_getPGAType
<b>PGALOCK</b>	
pga.h	PGA_lockRegisters

### 18.12.2 PGA Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/pga

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples/).

#### 18.12.2.1 PGA DAC-ADC External Loopback Example

FILE: pga\_ex1\_dac\_adc\_ext\_loopback.c

This example generates 400 mV using the DAC output (it uses an internal voltage reference). The output of the DAC is externally connected to PGA2 for a 3x gain amplification. It uses two ADC channels to sample the DAC output and the amplified voltage output from PGA2. The ADC is connected to these signals internally.

- *External Connections*
- Connect DACA\_OUT (Analog Pin A0) to PGA2\_INP (Analog Pin A2).
- Connect PGA1\_INM (Analog Pin A3) to GND

#### Watch Variables

- *dacResult* - The DAC output voltage.

- *pgaResult* - The amplified DAC voltage.
- *pgaGain* - The ratio of the amplified DAC voltage to the original DAC output. This should always read a value of ~3.0.

## 18.13 PGA Registers

This Section describes the PGA Registers.

### 18.13.1 PGA Base Address Table

**Table 18-6. PGA Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
Pga1Regs	<a href="#">PGA_REGS</a>	PGA1_BASE	0x0000_5B00	YES	YES	YES	YES
Pga2Regs	<a href="#">PGA_REGS</a>	PGA2_BASE	0x0000_5B10	YES	YES	YES	YES
Pga3Regs	<a href="#">PGA_REGS</a>	PGA3_BASE	0x0000_5B20	YES	YES	YES	YES



### 18.13.2 PGA\_REGS Registers

Table 18-7 lists the memory-mapped registers for the PGA\_REGS registers. All register offset addresses not listed in Table 18-7 should be considered as reserved locations and the register contents should not be modified.

**Table 18-7. PGA\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	PGACTL	PGA Control Register	EALLOW,LOCK: PGALOCK_TYP E2.PGACTL	<a href="#">Go</a>
1h	MUXSEL	Mux Selection Register	EALLOW,LOCK: PGALOCK_TYP E2.MUXSEL	<a href="#">Go</a>
2h	OFFSETTRIM	Offset Trim Register	EALLOW,LOCK: PGALOCK_TYP E2.OFFSETTRIM	<a href="#">Go</a>
5h	PGATYPE	PGA Type Register		<a href="#">Go</a>
6h	PGALOCK	PGA Lock Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 18-8 shows the codes that are used for access types in this section.

**Table 18-8. PGA\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
WSonce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value

### 18.13.2.1 PGACTL Register (Offset = 0h) [Reset = 0000h]

PGACTL is shown in [Figure 18-19](#) and described in [Table 18-9](#).

Return to the [Summary Table](#).

PGA Control Register

**Figure 18-19. PGACTL Register**

15	14	13	12	11	10	9	8
CHOP_EXTCT RL	RESERVED					PGA_OUTEN_I NTGAIN	PGA_OUTENA BLE
R/W-0h	R-0h					R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GAIN			RESERVED	FILT_RES_SEL			PGAEN
R/W-0h			R-0h	R/W-0h			R/W-0h

**Table 18-9. PGACTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	CHOP_EXTCTRL	R/W	0h	CHOP Signal Control 0 Chop signal is low 1 Chop signal is high Reset type: SYSRSn
14-10	RESERVED	R	0h	Reserved
9	PGA_OUTEN_INTGAIN	R/W	0h	PGA Internal Gain on Pin 0 PGA internal gain path comes to a pin 1 PGA internal gain path does not come to a pin Reset type: SYSRSn
8	PGA_OUTENABLE	R/W	0h	PGA Output Enable 0 PGA Output does not come to a pin 1 PGA Output does come to a pin Reset type: SYSRSn
7-5	GAIN	R/W	0h	PGA Gain programming-1-64 000 x 1 001 x 2/-1 010 x 4/-3 011 x 8/-7 100 x 16/-15 101 x 32/-31 110 x 64/-63 111 reserved Reset type: SYSRSn
4	RESERVED	R	0h	Reserved
3-1	FILT_RES_SEL	R/W	0h	Filter Resistor Select 000 Filter Disabled 001 50 010 100 011 200 100 400 101 800 110 Filter Disabled 111 Filter Disabled Reset type: SYSRSn
0	PGAEN	R/W	0h	PGA Enable. 0 PGA is disabled and powered down. 1 PGA is enabled. Reset type: SYSRSn

### 18.13.2.2 MUXSEL Register (Offset = 1h) [Reset = 0000h]

MUXSEL is shown in [Figure 18-20](#) and described in [Table 18-10](#).

Return to the [Summary Table](#).

Mux Selection Register

**Figure 18-20. MUXSEL Register**

15	14	13	12	11	10	9	8
RESERVED	PGA_CHOP		PGA_FBONPIN	RESERVED		MMUXSEL	
R-0h	R/W-0h		R/W-0h	R-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		NMUXSEL		RESERVED		PMUXSEL	
R-0h		R/W-0h		R-0h		R/W-0h	

**Table 18-10. MUXSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14-13	PGA_CHOP	R/W	0h	PGA Output Chopping Control 00 Chopping Disabled 01 Reserved 10 ADC assisted chop (using ADCSOC as ctrl) 11 ADC assisted chop (using PGA_CHOP_EXTCTRL register) Reset type: SYSRSn
12	PGA_FBONPIN	R/W	0h	PGA Feedback to Negative Input Connection 0 PGA_INM and Inverting Input are not connected 1 PGA_INM and Inverting Input are connected Reset type: SYSRSn
11-10	RESERVED	R	0h	Reserved
9-8	MMUXSEL	R/W	0h	PGA M Mux Select 00 Naked op-amp or G=1 mode select 01 Non-Inverting gain mode Select, feedback resistors have path to VSSA 10 Inverting gain mode Select, feedback resistors have path to local PGA_INM pin 11 Inverting Gain Mode Select, feedback resistors have path to PGA_INM_SHARED pin Reset type: SYSRSn
7-6	RESERVED	R	0h	Reserved
5-4	NMUXSEL	R/W	0h	PGA Negative Input Mux Select 00 Select RTOP(Inter Gain Resistor Tap Point) as inverting input 01 Select RTAP(Pre Gain Resistor Tap Point) as inverting input 10 Select PGA_INM pin as inverting input 11 Reserved Reset type: SYSRSn
3-2	RESERVED	R	0h	Reserved
1-0	PMUXSEL	R/W	0h	PGA Positive Input Mux Select 00 Select PGA_INP pin as non inverting input 01 Select VSSA as non-inverting input 10 Reserved 11 Reserved Reset type: SYSRSn

### 18.13.2.3 OFFSETTRIM Register (Offset = 2h) [Reset = 0000000h]

OFFSETTRIM is shown in [Figure 18-21](#) and described in [Table 18-11](#).

Return to the [Summary Table](#).

Offset Trim Register

**Figure 18-21. OFFSETTRIM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED								PGA_OFFSETTRIMP							
R-0h								R/W-0h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								PGA_OFFSETTRIMN							
R-0h								R/W-0h							

**Table 18-11. OFFSETTRIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	PGA_OFFSETTRIMP	R/W	0h	PGA internal (analog) offset trim feature for i/p PMOS pair Reset type: SYSRSn
15-8	RESERVED	R	0h	Reserved
7-0	PGA_OFFSETTRIMN	R/W	0h	PGA internal (analog) offset trim feature for i/p NMOS pair Reset type: SYSRSn

### 18.13.2.4 PGATYPE Register (Offset = 5h) [Reset = 0200h]

PGATYPE is shown in [Figure 18-22](#) and described in [Table 18-12](#).

Return to the [Summary Table](#).

PGA Type Register

**Figure 18-22. PGATYPE Register**

15	14	13	12	11	10	9	8
TYPE							
R-2h							
7	6	5	4	3	2	1	0
REV							
R-0h							

**Table 18-12. PGATYPE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	TYPE	R	2h	PGA Type. Reset type: SYSRSn
7-0	REV	R	0h	PGA Revision. Reset type: SYSRSn

### 18.13.2.5 PGALOCK Register (Offset = 6h) [Reset = 0000h]

PGALOCK is shown in [Figure 18-23](#) and described in [Table 18-13](#).

Return to the [Summary Table](#).

PGA Lock Register

**Figure 18-23. PGALOCK Register**

15		14		13		12		11		10		9		8	
RESERVED															
R-0h															
7		6		5		4		3		2		1		0	
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PGATMCTL	OFFSETTRIM	MUXSEL	PGACTL				
WSonce-0h		R-0h		R-0h		R-0h		WSonce-0h		WSonce-0h		WSonce-0h		WSonce-0h	

**Table 18-13. PGALOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	RESERVED	WSonce	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	PGATMCTL	WSonce	0h	0 Writes to PGATMCTL are enabled. 1 Writes to PGATMCTL are disabled. Reset type: SYSRSn
2	OFFSETTRIM	WSonce	0h	0 Writes to OFFSETTRIM are enabled. 1 Writes to OFFSETTRIM are disabled. Reset type: SYSRSn
1	MUXSEL	WSonce	0h	0 Writes to MUXSEL are enabled. 1 Writes to MUXSEL are disabled. Reset type: SYSRSn
0	PGACTL	WSonce	0h	0 Writes to PGACTL are enabled. 1 Writes to PGACTL are disabled. Reset type: SYSRSn

## Chapter 19 Enhanced Pulse Width Modulator (ePWM)



The enhanced pulse width modulator (ePWM) peripheral is a key element in controlling many of the power electronic systems found in both commercial and industrial equipment. These systems include digital motor control, switch mode power supply control, uninterruptible power supplies (UPS), and other forms of power conversion. The ePWM peripheral can also perform a digital-to-analog (DAC) function, where the duty cycle is equivalent to a DAC analog value; it is sometimes referred to as a power DAC.

This chapter is applicable for ePWM type 4 with added register protection capability. See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with an ePWM module of the same type, to determine the differences between the types, and for a list of device-specific differences within a type.

<b>19.1 Introduction</b> .....	2384
<b>19.2 Configuring Device Pins</b> .....	2391
<b>19.3 ePWM Modules Overview</b> .....	2391
<b>19.4 Time-Base (TB) Submodule</b> .....	2393
<b>19.5 Counter-Compare (CC) Submodule</b> .....	2408
<b>19.6 Action-Qualifier (AQ) Submodule</b> .....	2414
<b>19.7 Dead-Band Generator (DB) Submodule</b> .....	2427
<b>19.8 PWM Chopper (PC) Submodule</b> .....	2434
<b>19.9 Trip-Zone (TZ) Submodule</b> .....	2438
<b>19.10 Event-Trigger (ET) Submodule</b> .....	2444
<b>19.11 Digital Compare (DC) Submodule</b> .....	2449
<b>19.12 ePWM Crossbar (X-BAR)</b> .....	2459
<b>19.13 Applications to Power Topologies</b> .....	2460
<b>19.14 Register Lock Protection</b> .....	2478
<b>19.15 High-Resolution Pulse Width Modulator (HRPWM)</b> .....	2479
<b>19.16 Software</b> .....	2505
<b>19.17 EPWM Registers</b> .....	2524

## 19.1 Introduction

This chapter includes an overview and information about each submodule:

- [Time Base \(TB\) Submodule](#)
- [Counter Compare \(CC\) Submodule](#)
- [Action Qualifier \(AQ\) Submodule](#)
- [Dead-Band Generator \(DB\) Submodule](#)
- [PWM Chopper \(PC\) Submodule](#)
- [Trip Zone \(TZ\) Submodule](#)
- [Event Trigger \(ET\) Submodule](#)
- [Digital Compare \(DC\) Submodule](#)

The ePWM Type 4 is functionally compatible to Type 2 (a Type 3 does not exist). Type 4 has the following enhancements in addition to the Type 2 features:

- **Register Address Map:** Additional registers are required for new features on ePWM Type 4. The ePWM register address space has been remapped for better alignment and easy usage.
- **Delayed Trip Functionality:** Changes have been added to achieve deadband insertion capabilities to support, for example, delayed trip functionality needed for peak current mode control type application scenarios. This has been accomplished by allowing comparator events to go into the Action Qualifier as a trigger event (Events T1 and T2). If comparator T1 / T2 events are used to edit the PWM, changes to the PWM waveform do not take place immediately. Instead, the waveform synchronizes to the next TBCLK.
- **Dead-Band Generator Submodule Enhancements:** Shadowing of the DBCTL register to allow dynamic configuration changes.
- **One Shot and Global Load of Registers:** The ePWM Type 4 allows one shot and global load capability from shadow to active registers to avoid partial loads in, for example, multiphase applications. ePWM Type 4 also allows a programmable prescale of shadow to active load events. ePWM Type 4 Global Load can simplify ePWM software by removing interrupts and making sure that all registers are loaded at the same time.
- **Trip-Zone Submodule Enhancements:** Independent flags have been added to reflect the trip status for each of the TZ sources. Changes have been made to the trip-zone submodule to support certain power converter switching techniques like valley switching.
- **Digital Compare Submodule Enhancements:** Blanking window filter register width has been increased from 8 to 16 bits. DCCAP functionality has been enhanced to provide more programmability.
- **PWM SYNC Related Enhancements:** The ePWM Type 4 allows PWM SYNCOUT generation based on CMPC and CMPD events. These events can also be used for PWMSYNC pulse selection.

The ePWM Type 2 is fully compatible to Type 1. Type 2 has the following enhancements in addition to the Type 1 features:

- **High-Resolution Dead-Band Capability:** High-resolution capability is added to dead-band RED and FED in half-cycle clocking mode.
- **Dead-Band Generator Submodule Enhancements:** The ePWM Type 2 has features to enable both RED and FED on either PWM outputs. Provides increased dead band with 14-bit counters and dead-band / dead-band high-resolution registers are shadowed
- **High-Resolution Extension available on ePWMxB outputs:** Provides the ability to enable high-resolution period and duty cycle control on ePWMxB outputs. This is discussed in more detail in [Section 19.15](#).
- **Counter Compare Submodule Enhancements:** The ePWM Type 2 allows interrupts and SOC events to be generated by additional counter compares CMPC and CMPD.
- **Event Trigger Submodule Enhancements:** Prescaling logic to issue interrupt requests and ADC start of conversion expanded up to every 15 events. This submodule allows software initialization of event counters on SYNC event.
- **Digital Compare Submodule Enhancements:** Digital Compare Trip Select logic [DCTRIPSEL] has up to 12 external trip sources selected by the Input X-BAR logic in addition to an ability to OR all of them (up to 14 [external and internal sources]) to create the respective DCxEVTs.



- **Simultaneous Writes to TBPRD and CMPx Registers:** This feature allows writes to TBPRD, CMPA:CMPAHR, CMPB:CMPBHR, CMPC and CMPD of any ePWM module to be tied to any other ePWM module, and also allows all ePWM modules to be tied to a particular ePWM module if desired.
- **Shadow to Active Load on SYNC of TBPRD and CMP Registers:** This feature supports simultaneous writes of TBPRD and CMPA/B/C/D registers.

An effective PWM peripheral must be able to generate complex pulse width waveforms with minimal CPU overhead or intervention and must be highly programmable and very flexible while being easy to understand and use. The ePWM unit described here addresses these requirements by allocating all needed timing and control resources on a per PWM channel basis. Cross coupling or sharing of resources has been avoided; instead, the ePWM is built up from smaller single channel submodules with separate resources that can operate together as required to form a system. This modular approach results in an orthogonal architecture and provides a more transparent view of the peripheral structure, helping users to understand the operation quickly.

In this document, the letter x within a signal or submodule name is used to indicate a generic ePWM instance on a device. For example, output signals EPWMxA and EPWMxB refer to the output signals from the ePWMx instance. Thus, EPWM1A and EPWM1B belong to ePWM1 and likewise EPWM4A and EPWM4B belong to ePWM4.

### Type0 to Type1 Enhancements

- **Increased Dead-Band Resolution:** Dead-band clocking has been enhanced to allow half-cycle clocking to double resolution.
- **Enhanced Interrupt and SOC Generation:** Interrupts and ADC start-of-conversion can now be generated on both the TBCTR == zero and TBCTR == period events. This feature enables dual edge PWM control. Additionally, the ADC start-of-conversion can be generated from an event defined in the digital compare submodule.
- **High-Resolution Period Capability:** Provides the ability to enable high-resolution period. This is discussed in more detail in [Section 19.15](#).
- **Digital Compare Submodule:** The digital compare submodule enhances the event triggering and trip zone submodules by providing filtering, blanking and improved trip functionality to digital compare signals. Such features are essential for peak current mode control and for support of analog comparators.

---

#### Note

The name of the sync signal that goes to the CMPSS has been updated from PWMSYNC to EPWMSYNCPER (SYNCPER/PWMSYNCPER/EPWMxSYNCPER) to avoid confusion with the other EPWM sync signals EPWMSYNCI and EPWMSYNCO. For a description of these signals, see [Table 19-2](#).

---

### 19.1.1 EPWM Related Collateral

#### Foundational Materials

- [C2000 Academy - EPWM](#)
- [Real-Time Control Reference Guide](#)
  - Refer to the EPWM section

#### Getting Started Materials

- [C2000 ePWM Developer's Guide Application Report](#)
- [Enhanced Pulse Width Modulator \(ePWM\) Training for C2000 MCUs \(Video\)](#)
- [Flexible PWMs Enable Multi-Axis Drives, Multi-Level Inverters Application Report](#)
- [Getting Started with the C2000 ePWM Module \(Video\)](#)
- [Using PWM Output as a Digital-to-Analog Converter on a TMS320F280x Digital Signal Control Application Report](#)

- Chapters 1 to 6 are Fundamental material, derivations, and explanations that are useful for learning about how PWM can be used to implement a DAC. Subsequent chapters are Getting Started and Expert material for implementing in a system.
- [Using the Enhanced Pulse Width Modulator \(ePWM\) Module Application Report](#)

### Expert Materials

- [C2000 real-time microcontrollers - Reference designs](#)
  - See TI designs related to specific end applications used.
- [CRM/ZVS PFC Implementation Based on C2000 Type-4 PWM Module Application Report](#)
- [Leverage New Type ePWM Features for Multiple Phase Control Application Report](#)

#### 19.1.2 Submodule Overview

The ePWM module represents one complete PWM channel composed of two PWM outputs: EPWMxA and EPWMxB. Multiple ePWM modules are instanced within a device as shown in [Figure 19-1](#). Each ePWM instance is identical with one exception. Some instances include a hardware extension that allows more precise control of the PWM outputs. This extension is the high-resolution pulse width modulator (HRPWM) and is described in [Section 19.15](#). See the device data sheet to determine which ePWM instances include this feature. Each ePWM module is indicated by a numerical value starting with 1. For example, ePWM1 is the first instance and ePWM3 is the third instance in the system and ePWMx indicates any instance.


The ePWM modules are chained together by way of a clock synchronization scheme that allows them to operate as a single system when required. Additionally, this synchronization scheme can be extended to the capture peripheral submodules (eCAP). The number of submodules is device-dependent and based on target application needs. Submodules can also operate standalone.

Each ePWM module supports the following features:

- Dedicated 16-bit time-base counter with period and frequency control
- Two PWM outputs (EPWMxA and EPWMxB) that can be used in the following configurations:
  - Two independent PWM outputs with single-edge operation
  - Two independent PWM outputs with dual-edge symmetric operation
  - One independent PWM output with dual-edge asymmetric operation
- Asynchronous override control of PWM signals through software.
- Programmable phase-control support for lag or lead operation relative to other ePWM modules.
- Hardware-locked (synchronized) phase relationship on a cycle-by-cycle basis.
- Dead-band generation with independent rising and falling edge delay control.
- Programmable trip zone allocation of both cycle-by-cycle trip and one-shot trip on fault conditions.
- A trip condition can force either high, low, or high-impedance state logic levels at PWM outputs.
- All events can trigger both CPU interrupts and ADC start of conversion (SOC)
- Programmable event prescaling minimizes CPU overhead on interrupts.
- PWM chopping by high-frequency carrier signal, useful for pulse transformer gate drives.

Each ePWM module is connected to the input/output signals shown in [Figure 19-1](#). The signals are described in detail in subsequent sections.

The order in which the ePWM modules are connected can differ from what is shown in [Figure 19-1](#). See [Section 19.4.3.3](#) for the synchronization scheme for a particular device. Each ePWM module consists of eight submodules and is connected within a system by way of the signals shown in [Figure 19-2](#).



A. This signal exists only on devices with an eQEP submodule.

Figure 19-1. Multiple ePWM Modules




Figure 19-2. Submodules and Signal Connections for an ePWM Module

Figure 19-3 shows more internal details of a single ePWM module. The main signals used by the ePWM module are:

- **PWM output signals (EPWMxA and EPWMxB)**

The PWM output signals are made available external to the device.

- **Trip-zone signals ( $\overline{TZ1}$  to  $\overline{TZ6}$ )**

These input signals alert the ePWM module of fault conditions external to the ePWM module. Each submodule on a device can be configured to either use or ignore any of the trip-zone signals. The  $\overline{TZ1}$  to  $\overline{TZ3}$  trip-zone signals can be configured as asynchronous inputs through the GPIO peripheral using the Input X-BAR logic, refer to Figure 19-51.  $\overline{TZ4}$  is connected to an inverted EQEPx error signal (EQEPxERR), which can be generated from any one of the EQEP submodule (for those devices with an EQEP module).  $\overline{TZ5}$  is connected to the system clock fail logic, and  $\overline{TZ6}$  is connected to the EMUSTOP output from the CPU. This allows configuring a trip action when the clock fails or the CPU halts.

- **Time-base synchronization input (EPWMxSYNCl), output (EPWMxSYNCO), and peripheral (EPWMxSYNCPER) signals**

Each ePWM module can be synchronized with other ePWM modules or other peripherals, using EPWMSYNCINSEL. Each ePWM module can also generate a synchronization output signal. The source of the EPWMxSYNCO can be selected and enabled by EPWMSYNCOOUTEN and TBCTL2.OSHTSYNCPERMODE. For more information, see Section 19.4.3.3.

Each ePWM module also generates another PWMSYNC signal called EPWMxSYNCPER. EPWMxSYNCPER goes to the GPDAC and CMPSS for synchronization purposes. Functionality is configured using the HRPCTL register, but has no relation with the HRPWM. For more information on how EPWMxSYNCPER is used by the GPDAC and CMPSS, see the respective chapters.

- **ADC start-of-conversion signals (EPWMxSOCA and EPWMxSOCB)**


Each ePWM module has two ADC start of conversion signals. Any ePWM module can trigger a start of conversion. Whichever event triggers the start of conversion is configured in the event-trigger submodule of the ePWM.

- **Comparator output signals (COMPxOUT)**

Output signals from the comparator module can be fed through the Input X-BAR and EPWM X-BAR to one or all of the 12 trip inputs [TRIPIN1-TRIPIN12] and in conjunction with the trip zone signals can generate digital compare events.

- **Peripheral bus**

The peripheral bus is 32-bits wide and allows both 16-bit and 32-bit writes to the ePWM register file.



A. These events are generated by the ePWM Digital Compare (DC) submodule based on the levels of the TRIPIN inputs.

**Figure 19-3. ePWM Modules and Critical Internal Signal Interconnects**

## 19.2 Configuring Device Pins

To connect the device input pins to the module, the Input X-BAR and EPWM X-BAR must be used. Some examples of when an external signal can be needed are TZx, TRIPx, and EXTSYNCIN. Any GPIO on the device can be configured as an input. The GPIO input qualification can be set to asynchronous mode by setting the appropriate GPxQSEL register bits to 11b. The internal pullups can be configured in the GPyPUD register. Since the GPIO mode is used, the GPyINV register can invert the signals. Additionally, some TRIPx (TRIP4-12 excluding TRIP6) signals must be routed through the ePWM X-Bar in addition to the Input X-Bar.

The GPIO mux registers must be configured for this peripheral. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux, GPIO settings, and XBAR configuration.

## 19.3 ePWM Modules Overview

Eight submodules are included in every ePWM peripheral. Each of these submodules performs specific tasks that can be configured by software.

[Table 19-1](#) lists the key submodules together with a list of the main configuration parameters. For example, if you need to adjust or control the duty cycle of a PWM waveform, see the counter-compare submodule in [Section 19.5](#) for relevant details.

**Table 19-1. Submodule Configuration Parameters**

Submodule	Configuration Parameter or Option
<a href="#">Time Base (TB)</a>	<ul style="list-style-type: none"> <li>• Scale the time-base clock (TBCLK) relative to the ePWM clock (EPWMCLK).</li> <li>• Configure the PWM time-base counter (TBCTR) frequency or period.</li> <li>• Set the mode for the time-base counter:               <ul style="list-style-type: none"> <li>– count-up mode: used for asymmetric PWM</li> <li>– count-down mode: used for asymmetric PWM</li> <li>– count-up-and-down mode: used for symmetric PWM</li> </ul> </li> <li>• Configure the time-base phase relative to another ePWM module.</li> <li>• Synchronize the time-base counter between modules through hardware or software.</li> <li>• Configure the direction (up or down) of the time-base counter after a synchronization event.</li> <li>• Simultaneous writes to the TBPRD registers on all PWM's corresponding to the configuration on EPWMXLINK.</li> <li>• Configure how the time-base counter behaves when the device is halted by an emulator.</li> <li>• Specify the source for the synchronization output of the ePWM module</li> <li>• Configure one shot and global load of registers in this module.</li> </ul>
<a href="#">Counter Compare (CC)</a>	<ul style="list-style-type: none"> <li>• Specify the PWM duty cycle for output EPWMxA and output EPWMxB</li> <li>• Specify the time at which switching events occur on the EPWMxA or EPWMxB output</li> <li>• Specify the programmable delay for interrupt and SOC generation with additional comparators</li> <li>• Simultaneous writes to the CMPA, CMPB, CMPC, CMPD registers on all PWM's corresponding to the configuration on EPWMXLINK.</li> <li>• Configure one shot and global load of registers in this module.</li> </ul>

**Table 19-1. Submodule Configuration Parameters (continued)**

Submodule	Configuration Parameter or Option
Action Qualifier (AQ)	<ul style="list-style-type: none"> <li>• Specify the type of action taken when a time-base counter-compare, trip-zone submodule, or comparator event occurs:                             <ul style="list-style-type: none"> <li>– No action taken</li> <li>– Output EPWMxA and EPWMxB switched high</li> <li>– Output EPWMxA and EPWMxB switched low</li> <li>– Output EPWMxA and EPWMxB toggled</li> </ul> </li> <li>• Force the PWM output state through software control</li> <li>• Configure and control the PWM dead band through software</li> <li>• Configure one shot and global load of registers in this module.</li> </ul>
Dead-Band Generator (DB)	<ul style="list-style-type: none"> <li>• Control of traditional complementary dead-band relationship between upper and lower switches</li> <li>• Specify the output rising-edge-delay value</li> <li>• Specify the output falling-edge delay value</li> <li>• Bypass the dead-band module entirely. In this case the PWM waveform is passed through without modification.</li> <li>• Option to enable half-cycle clocking for double resolution.</li> <li>• Allow ePWMxB phase shifting with respect to the ePWMxA output.</li> <li>• Configure one shot and global load of registers in this module.</li> </ul>
PWM Chopper (PC)	<ul style="list-style-type: none"> <li>• Create a chopping (carrier) frequency.</li> <li>• Pulse width of the first pulse in the chopped pulse train.</li> <li>• Duty cycle of the second and subsequent pulses.</li> <li>• Bypass the PWM chopper module entirely. In this case the PWM waveform is passed through without modification.</li> </ul>
Trip Zone (TZ)	<ul style="list-style-type: none"> <li>• Configure the ePWM module to react to one, all, or none of the trip-zone signals or digital compare events.</li> <li>• Specify the trip action taken when a fault occurs:                             <ul style="list-style-type: none"> <li>– Force EPWMxA and EPWMxB high</li> <li>– Force EPWMxA and EPWMxB low</li> <li>– Force EPWMxA and EPWMxB to a high-impedance state</li> <li>– Configure EPWMxA and EPWMxB to ignore any trip condition.</li> </ul> </li> <li>• Configure how often the ePWM reacts to each trip-zone signal:                             <ul style="list-style-type: none"> <li>– One-shot</li> <li>– Cycle-by-cycle</li> </ul> </li> <li>• Enable the trip-zone to initiate an interrupt.</li> <li>• Bypass the trip-zone module entirely.</li> <li>• Programmable option for cycle-by-cycle trip clear</li> <li>• If desired, independently configure trip actions taken when time-base counter is counting down.</li> </ul>
Event Trigger (ET)	<ul style="list-style-type: none"> <li>• Enable the ePWM events that trigger an interrupt.</li> <li>• Enable ePWM events that trigger an ADC start-of-conversion event.</li> <li>• Specify the rate at which events cause triggers (every occurrence or every 2nd or up to 15th occurrence)</li> <li>• Poll, set, or clear event flags</li> </ul>
Digital Compare (DC)	<ul style="list-style-type: none"> <li>• Enables comparator (COMP) module outputs and trip zone signals which are configured using the Input X-BAR to create events and filtered events</li> <li>• Specify event-filtering options to capture TBCTR counter, generate blanking window, or insert delay in PWM output or time-base counter based on captured value.</li> </ul>



## 19.4 Time-Base (TB) Submodule

Each ePWM module has a time-base submodule that determines all of the event timing for the ePWM module. Built-in synchronization logic allows the time-base of multiple ePWM modules to work together as a single system.

Figure 19-4 illustrates the time-base submodule within the ePWM.




Figure 19-4. Time-Base Submodule

### 19.4.1 Purpose of the Time-Base Submodule

The time-base submodule can be configured for the following:


- Specify the ePWM time-base counter (TBCTR) frequency or period to control how often events occur.
- Manage time-base synchronization with other ePWM modules.
- Maintain a phase relationship with other ePWM modules.
- Set the time-base counter to count-up, count-down, or count-up-and-down mode.
- Generate the following events:
  - CTR = PRD: Time-base counter equal to the specified period (TBCTR = TBPRD).
  - CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00).
- Configure the rate of the time-base clock; a prescaled version of the ePWM clock (EPWMCLK). This allows the time-base counter to increment/decrement at a slower rate.

#### Note

If required by the application code to update the TBCTR value through software while the TBCTR is counting, note that the time-base module needs at least 1 TBCLK cycle for the time-base related events to be realized. Hence, the TBCTR can be written with TBCTR = PRD-1 instead of TBCTR = PRD (in case the counter is counting up) and can be written as TBCTR = 1 instead of TBCTR = 0 (in case the counter is counting down) for the events to be realized.

### 19.4.2 Controlling and Monitoring the Time-Base Submodule

The block diagram in Figure 19-5 shows the critical signals and registers of the time-base submodule. Table 19-2 provides descriptions of the key signals associated with the time-base submodule.



A. These signals are generated by the digital compare (DC) submodule.

**Figure 19-5. Time-Base Submodule Signals and Registers**

**Table 19-2. Key Time-Base Signals**


Signal	Description
EPWMxSYNCl	Time-base synchronization input.  Input pulse used to synchronize the time-base counter with the counter of other ePWM modules. For more information on all of the signals available for synchronization, see EPWMSYNClNSEL. For information on the synchronization order of a particular device, see <a href="#">Section 19.4.3.3</a> .
EPWMxSYNCO	Time-base synchronization output.  This output pulse is used to synchronize the counter of other ePWM modules. Using EPWMSYNCOOUTEN, TBCTL2, TBCTL3 and GLDCTL2, the source of the output pulse is selected.
EPWMxSYNCPER	Time-base peripheral synchronization output.  This output signal is used to synchronize the CMPSS to the EPWM. The output signal can be configured using the HRPCTL register. Note that this signal has no relation with the HRPWM.
CTR = PRD	Time-base counter equal to the specified period.  This signal is generated whenever the counter value is equal to the active period register value. That is when TBCTR = TBPRD.
CTR = Zero	Time-base counter equal to zero  This signal is generated whenever the counter value is zero. That is when TBCTR equals 0x00.
CTR = CMPB	Time-base counter equal to active counter-compare B register (TBCTR = CMPB).  This event is generated by the counter-compare submodule and used by the synchronization out logic
CTR_dir	Time-base counter direction.  Indicates the current direction of the ePWM's time-base counter. The signal is high when the counter is increasing and the signal is low when the counter is decreasing.
CTR_max	Time-base counter equal max value. (TBCTR = 0xFFFF)  Generated event when the TBCTR value reaches the maximum value. This signal is only used only as a status bit
TBCLK	Time-base clock.  This is a prescaled version of the ePWM clock (EPWMCLK) and is used by all submodules within the ePWM. This clock determines the rate at which time-base counter increments or decrements.

### 19.4.3 Calculating PWM Period and Frequency

The frequency of PWM events is controlled by the time-base period (TBPRD) register and the mode of the time-base counter. Figure 19-6 shows the period ( $T_{PWM}$ ) and frequency ( $F_{PWM}$ ) relationships for the up-count, down-count, and up-down-count time-base counter modes when the period is set to 4 (TBPRD = 4). The time increment for each step is defined by the time-base clock (TBCLK) which is a prescaled version of the ePWM clock (EPWMCLK).

The time-base counter has three modes of operation selected by the time-base control register (TBCTL):

- **Up-Down Count Mode:** In up-down count mode, the time-base counter starts from zero and increments until the period (TBPRD) value is reached. When the period value is reached, the time-base counter then decrements until the counter reaches zero. At this point, the counter repeats the pattern and begins to increment.
- **Up-Count Mode:** In up-count mode, the time-base counter starts from zero and increments until the counter reaches the value in the period register (TBPRD). When the period value is reached, the time-base counter resets to zero and begins to increment once again.
- **Down-Count Mode:** In down-count mode, the time-base counter starts from the period (TBPRD) value and decrements until the counter reaches zero. When the counter reaches zero, the time-base counter is reset to the period value and begins to decrement once again.



**Figure 19-6. Time-Base Frequency and Period**

### 19.4.3.1 Time-Base Period Shadow Register

The time-base period register (TBPRD) has a shadow register. Shadowing allows the register update to be synchronized with the hardware. The following definitions are used to describe all shadow registers in the ePWM module:

- **Active Register:** The active register controls the hardware and is responsible for actions that the hardware causes or invokes.
- **Shadow Register:** The shadow register buffers provide a temporary holding location for the active register and have no direct effect on any control hardware. At a strategic point in time, the shadow register content is transferred to the active register. This prevents corruption or spurious operation due to the register being asynchronously modified by software.

The memory address of the shadow period register is the same as the active register. Which register is written to or read from is determined by the TBCTL[PRDL] bit. This bit enables and disables the TBPRD shadow register as follows:

- **Time-Base Period Shadow Mode:** The TBPRD shadow register is enabled when TBCTL[PRDL] = 0. Reads from and writes to the TBPRD memory address go to the shadow register. The shadow register contents are transferred to the active register (TBPRD (Active) ← TBPRD (shadow)) when the time-base counter equals zero (TBCTR = 0x00) and/or a sync event as determined by the TBCTL2[PRDLDSYNC] bit. The PRDLDSYNC bit is valid only if TBCTL[PRDL] = 0. By default the TBPRD shadow register is enabled. The sources for the SYNC input is explained in [Section 19.4.3.3](#).

The global load control mechanism can also be used with the time-base period register by configuring the appropriate bits in the global load configuration register (GLDCFG). When global load mode is selected the transfer of contents from shadow register to active register, for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in Global Shadow to Active Load Control Register (GLDCTL). Global load control mechanism is explained in [Section 19.4.7](#).

- **Time-Base Period Immediate Load Mode:** If immediate load mode is selected (TBCTL[PRDL] = 1), then a read from or a write to the TBPRD memory address goes directly to the active register.

### 19.4.3.2 Time-Base Clock Synchronization

The TBCLKSYNC bit in the peripheral clock enable registers allows all users to globally synchronize all enabled ePWM modules to the time-base clock (TBCLK). When set, all enabled ePWM module clocks are started with the first rising edge of TBCLK aligned. For synchronized TBCLKs, the prescalers for each ePWM module must be set identically.

The proper procedure for enabling ePWM clocks is as follows:

1. Enable ePWM module clocks in the PCLKCRx register
2. Set TBCLKSYNC = 0
3. Configure ePWM modules
4. Set TBCLKSYNC = 1

### 19.4.3.3 Time-Base Counter Synchronization

The ePWM synchronization scheme allows for increased flexibility of synchronization of the ePWM modules. Each ePWM module has a synchronization input (SYNCI), a synchronization output (SYNCO) and a peripheral synchronization output (SYNCPER). In Figure 19-7, EXTSYNCCIN1 is sourced from INPUTXBAR5 and EXTSYNCCIN2 is sourced from INPUTXBAR6, which can be configured to select any GPIO as the synchronization input. Refer to Section 19.4.3.4 for a list of all sync inputs including INPUTXBAR5 and INPUTXBAR6. Figure 19-8 shows the sources that can be used for EXTSYNCCOUT.





Figure 19-7. Time-Base Counter Synchronization Scheme



**Figure 19-8. ePWM External SYNC Output**

**Note**

See the data sheet for the number of ePWM and eCAP modules available on your specific device.

Each ePWM module can be configured to use or ignore the synchronization input. If the TBCTL[PHSEN] bit is set, then the time-base counter (TBCTR) of the ePWM module is automatically loaded with the phase register (TBPHS) contents when one of the following conditions occur:

- **EPWMxSYNCl: Synchronization Input Pulse:** The value of the phase register is loaded into the counter register when an input synchronization pulse is detected (TBPHS → TBCTR). This operation occurs on the next valid time-base clock (TBCLK) edge.

The delay from internal control module to target modules is given by:

- if (TBCLK = EPWMCLK): 2 x EPWMCLK
- if (TBCLK < EPWMCLK): 1 x TBCLK
- **Software Forced Synchronization Pulse:** Writing a 1 to the TBCTL[SWFSYNC] control bit invokes a software forced synchronization. This pulse is ORed with the synchronization input signal, and therefore has the same effect as a pulse on EPWMxSYNCl.
- **Digital Compare Event Synchronization Pulse:** DCAEVT1 and DCBEVT1 digital compare events can be configured to generate synchronization pulses which have the same affect as EPWMxSYNCl.

**Note**

If the EPWMxSYNCl signal is held high, the sync does not continuously occur. The EPWMxSYNCl is rising edge activated.

### Note

When modifying the TBPHS register during run-time, missed action qualifier events can occur due to sudden jumps in the TBCTR value at the time of the SYNCIN pulse. To recreate the behavior of missed action qualifier events, configure an action qualifier event on a T1 or T2 event on a SYNCIN event. The T1 or T2 action qualifier event must be enabled and disabled during runtime depending on the value of TBPHS.

This feature enables the ePWM module to be automatically synchronized to the time base of another ePWM module. Lead or lag phase control can be added to the waveforms generated by different ePWM modules to synchronize them. In up-down-count mode, the TBCTL[PHSDIR] bit configures the direction of the time-base counter immediately after a synchronization event. The new direction is independent of the direction prior to the synchronization event. The PHSDIR bit is ignored in count-up or count-down modes. See [Figure 19-9](#) through [Figure 19-12](#) for examples.

Clearing the TBCTL[PHSEN] bit configures the ePWM to ignore the synchronization input pulse.

#### 19.4.3.4 ePWM SYNC Selection

[Table 19-3](#) specifies the sources for the ePWM SYNC input and output.

**Table 19-3. ePWM SYNC Selection**

EPWMSYNCINSEL.SEL, ECAPSYNCINSEL.SEL	SYNC Source
0	EPWM_SYNC_DISABLE
1	EPWM1_SYNCOUT
2	EPWM2_SYNCOUT
3	EPWM3_SYNCOUT
4	EPWM4_SYNCOUT
5	EPWM5_SYNCOUT
6	EPWM6_SYNCOUT
7	EPWM7_SYNCOUT
8	EPWM8_SYNCOUT
9	EPWM9_SYNCOUT
10	EPWM10_SYNCOUT
11	EPWM11_SYNCOUT
12	EPWM12_SYNCOUT
13-16	Reserved
17	ECAP1_SYNCOUT
18	ECAP2_SYNCOUT
19-23	Reserved
24	INPUTXBAR5
25	INPUTXBAR6

#### 19.4.4 Phase Locking the Time-Base Clocks of Multiple ePWM Modules

The TBCLKSYNC bit can be used to globally synchronize the time-base clocks of all enabled ePWM modules on a device. This bit is part of the device's clock enable registers and is described in the *System Control and Interrupts* section of this manual. When TBCLKSYNC = 0, the time-base clock of all ePWM modules is stopped (default). When TBCLKSYNC = 1, all ePWM time-base clocks are started with the rising edge of TBCLK aligned. For synchronized TBCLKs, the prescaler bits in the TBCTL register of each ePWM module must be set identically. The proper procedure for enabling the ePWM clocks is:

1. Enable the individual ePWM module clocks. This is described in the *System Control and Interrupts* chapter.



2. Set TBCLKSYNC = 0. This stops the time-base clock within any enabled ePWM module.
3. Configure the prescaler values and desired ePWM modes.
4. Set TBCLKSYNC = 1.

#### 19.4.5 Simultaneous Writes to TBPRD and CMPx Registers Between ePWM Modules

For variable frequency applications, there is a need for simultaneous writes of TBPRD and CMPx registers between ePWM modules. This prevents situations where a CTR = 0 or CTR = PRD pulse forces a shadow to active load of these registers before all registers are updated between ePWM modules (resulting in some registers being loaded from new shadow values while others are loaded from old shadow values). To support this, an ePWM register linking scheme for TBPRD:TBPRDHR, CMPA:CMPAHR, CMPB:CMPBHR, CMPC, and CMPD registers between PWM modules has been added.

Refer to the register description for EPWMXLINK to see the linked register bit-field values for corresponding ePWM. An example of using the EPWMXLINK is linking ePWM2 CMPA with CMPA of ePWM1 through ePWM2's EPWMXLINK[CMPALINK] register bit-field. In this case, a write to CMPA of ePWM1 also changes the CMPA value for ePWM2.

---

#### Note

For devices with multiple CPUs, if the XLINK feature is enabled between ePWM modules, the ePWM modules that require XLINK must be selected for the same core for this feature to work. For example, if CPU2 has ePWM3 selected, and CPU1 has ePWM1 selected and XLINK is enabled on ePWM3 to copy the contents of CPU1's ePWM when written to. A write to CPU1's ePWM does not result in a change in CPU2's ePWM register that has XLINK enabled.

---

#### 19.4.6 Time-Base Counter Modes and Timing Waveforms

The time-base counter operates in one of four modes:

- Up-count mode that is asymmetrical
- Down-count mode that is asymmetrical
- Up-down-count that is symmetrical
- Frozen where the time-base counter is held constant at the current value

To illustrate the operation of the first three modes, the following timing diagrams show when events are generated and how the time-base responds to an EPWMxSYNCl signal.




Figure 19-9. Time-Base Up-Count Mode Waveforms






Figure 19-10. Time-Base Down-Count Mode Waveforms



**Figure 19-11. Time-Base Up-Down-Count Waveforms, TBCTL[PHSDIR = 0] Count Down On Synchronization Event**



**Figure 19-12. Time-Base Up-Down Count Waveforms, TBCTL[PHSDIR = 1] Count Up On Synchronization Event**

### 19.4.7 Global Load

Figure 19-13 shows the signals and registers associated with the global load feature.




Figure 19-13. Global Load: Signals and Registers

**Note**

The SYNCEVT signal is only propagated through when PHSEN is SET.

When this feature is enabled, the transfer of contents from the shadow register to the active register, for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in Global Shadow to Active Load Control Register (GLDCTL[GLDMODE]). When GLDCTL[GLD] = 1, shadow to active load event selection bits for individual shadowed registers are ignored and global load mode takes effect for the corresponding registers enabled by GLDCFG[REGx].

When GLDCTL[GLD] = 1 and GLDCFG[REGx] = 0, global load mode does not affect the corresponding register (REGx). Shadow to active load event selection bits for individual shadowed registers decide how the transfer of contents from shadow register to active register takes place.

#### 19.4.7.1 Global Load Pulse Pre-Scalar

This feature provides the capability to choose shadow to active transfers to happen once in 'N' occurrences of selected global load pulse (GLDCTL[GLDMODE]). This pre-scale functionality is not available for registers that cannot or are not configured to use the global load mechanism (that is, GLDCTL[GLD] = 0 or GLDCFG[REGx] = 0).

### 19.4.7.2 One-Shot Load Mode

This feature allows users to cause the shadow register to active register transfers to occur once. When  $GLDCTL2[OSHTLD] = 1$  the shadow to active register transfer, for registers that are configured to use the global load mechanism, takes place on the event selected by  $GLDCTL[GLDMODE]$ .

Software force loading of contents from shadow register to active register is possible by using  $GLDCTL2[GFRCLD]$ . The  $GLDCTL2$  register can also be linked across multiple PWM modules by using  $EPWMXLINK[GLDCTL2LINK]$ . This, along with the one-shot load mode feature discussed above, provides a method to correctly update multiple PWM registers in one or more PWM modules at certain PWM events or, if desired, in the same clock cycle. This is very useful in variable frequency applications and/or multi-phase interleaved applications.

#### Note

One-shot load mode must not be used when high-resolution mode is enabled.

### 19.4.7.3 One-Shot Sync Mode

To enable the one-shot sync mode to generate a SYNCOUT pulse, configure the  $TBCTL2[OSHTSYNCMODE]$  bit and set the  $TBCTL2[OSHTSYNC]$  bit as shown in Figure 19-14.





Figure 19-14. One-Shot Sync Mode

## 19.5 Counter-Compare (CC) Submodule

Figure 19-15 illustrates the counter-compare submodule within the ePWM.



**Figure 19-15. Counter-Compare Submodule**

### 19.5.1 Purpose of the Counter-Compare Submodule

The counter-compare submodule takes as input the time-base counter value. This value is continuously compared to the counter-compare A (CMPA), counter-compare B (CMPB), counter-compare C (CMPC), and counter-compare D (CMPD) registers. When the time-base counter is equal to one of the compare registers, the counter-compare unit generates an appropriate event.


The counter-compare:

- Generates events based on programmable time stamps using the CMPA, CMPB, CMPC, and CMPD registers:
  - CTR = CMPA: Time-base counter equals counter-compare A register (TBCTR = CMPA)
  - CTR = CMPB: Time-base counter equals counter-compare B register (TBCTR = CMPB)
  - CTR = CMPC: Time-base counter equals counter-compare C register (TBCTR = CMPC)
  - CTR = CMPD: Time-base counter equals counter-compare D register (TBCTR = CMPD)
- Controls the PWM duty cycle, if the action-qualifier submodule is configured appropriately using counter-compare A (CMPA) and counter-compare B (CMPB)
- Shadows new compare values to prevent corruption or glitches during the active PWM cycle



### 19.5.2 Controlling and Monitoring the Counter-Compare Submodule

The counter-compare submodule operation is shown in Figure 19-16.



A. These events are generated by the ePWM digital compare (DC) submodule based on the levels of the TRIPIN inputs (for example, CMPSSx and TZ signals).

**Figure 19-16. Detailed View of the Counter-Compare Submodule**

### 19.5.3 Operational Highlights for the Counter-Compare Submodule

The counter-compare submodule is responsible for generating events that can be used in the action-qualifier and event-trigger submodules. There are four independent compare events:

1. CTR = CMPA: Time-base counter equal to counter-compare A register (TBCTR = CMPA).
2. CTR = CMPB: Time-base counter equal to counter-compare B register (TBCTR = CMPB).
3. CTR = CMPC: Time-base counter equal to counter-compare C register (TBCTR = CMPC). This event can be used to generate an event in the event trigger submodule only.
4. CTR = CMPD: Time-base counter equal to counter-compare D register (TBCTR = CMPD). This event can be used to generate an event in the event trigger submodule only.

For up-count or down-count mode, each event occurs only once per cycle. For up-down count mode, each event occurs twice per cycle if the compare value is between 0x00-TBPRD; and once per cycle if the compare value is equal to 0x00 or equal to TBPRD. These events are applied to the action-qualifier submodule where the events are qualified by the counter direction and converted into actions if enabled. Refer to [Section 19.6.1](#) for more details.

The counter-compare registers CMPA and CMPB each have an associated shadow register. Shadowing provides a way to keep updates to the registers synchronized with the hardware. When shadowing is used, updates to the active registers only occur at strategic points. This prevents corruption or spurious operation due to the register being asynchronously modified by software. The memory address of the active register and the shadow register is identical. The register that is written to or read from is determined by the CMPCTL[SHDWAMODE] and CMPCTL[SHDWBMODE] bits. These bits enable and disable the CMPC shadow register and CMPD shadow register, respectively. The behavior of the two load modes is:

#### Shadow Mode:

The shadow mode for the CMPA is enabled by clearing the CMPCTL[SHDWAMODE] bit and the shadow register for CMPB is enabled by clearing the CMPCTL[SHDWBMODE] bit. Shadow mode is enabled by default for both CMPA and CMPB.

If the shadow register is enabled then the content of the shadow register is transferred to the active register on one of the following events as specified by the CMPCTL[LOADAMODE], CMPCTL[LOADBMODE], CMPCTL[LOADASYNC], and CMPCTL[LOADBSYNC] register bits:

- CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD).
- CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
- Both CTR = PRD and CTR = Zero
- SYNC event caused by DCAEVT1 or DCBEVT1 or EPWMxSYNCl or TBCTL[SWFSYNC]
- Both SYNC event or a selection made by LOADAMODE/LOADBMODE

Only the active register contents are used by the counter-compare submodule to generate events to be sent to the action-qualifier.

---

#### Note

Refer to [Section 19.6.5](#) for valid configurations of CMPA/CMPB and LOADAMODE/LOADBMODE.

---

#### Immediate Load Mode:

If the immediate load mode is selected (that is, CMPCTL[SHDWAMODE] = 1 or CMPCTL[SHDWBMODE] = 1), then a read from or a write to the register goes directly to the active register.

## Additional Comparators

The counter-compare submodule on ePWMs type 2 and later are responsible for generating two additional independent compare events based on two compare registers, which is fed to Event Trigger submodule:

1. CTR = CMPC: Time-base counter equal to counter-compare C register (TBCTR = CMPC).
2. CTR = CMPD: Time-base counter equal to counter-compare D register (TBCTR = CMPD).

The counter-compare registers CMPC and CMPD each have an associated shadow register. By default this register is shadowed. The memory address of the active register and the shadow register is identical. The value in the active CMPC and CMPD register is compared to the time-base counter (TBCTR). When the values are equal, the counter compare module generates a “time-base counter equal to counter compare C or counter compare D” event respectively. Shadowing of this register is enabled and disabled by the CMPCTL2[SHDWCMODE] and CMPCTL2[SHDWDMODE] bit. These bits enable and disable the CMPC shadow register and CMPD shadow register respectively. The behavior of the two load modes is described below:

### Shadow Mode:

The shadow mode for the CMPC is enabled by clearing the CMPCTL2[SHDWCMODE] bit and the shadow register for CMPD is enabled by clearing the CMPCTL2[SHDWDMODE] bit. Shadow mode is enabled by default for both CMPC and CMPD.

If the shadow register is enabled then the content of the shadow register is transferred to the active register on one of the following events as specified by the CMPCTL2[LOADCMODE], CMPCTL2[LOADDMODE], CMPCTL2[LOADCSYNC], and CMPCTL2[LOADDSYNC] register bits:

- CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD).
- CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
- Both CTR = PRD and CTR = Zero
- SYNC event caused by DCAEVT1 or DCBEVT1 or EPWMxSYNCl or TBCTL[SWFSYNC]
- Both SYNC event or a selection made by LOADCMODE/LOADDMODE

Only the active register contents are used by the counter-compare submodule to generate events to be sent to the action-qualifier.

### Immediate Load Mode:

If the immediate load mode is selected (that is, CMPCTL2[SHDWCMODE] = 1 or CMPCTL2[SHDWDMODE] = 1), then a read from or a write to the register goes directly to the active register.

### Global Load Support


The global load control mechanism can also be used for all counter-compare registers by configuring the appropriate bits in the global load configuration register (GLDCFG). When the global load mode is selected the transfer of contents from shadow register to active register, for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in the Global Shadow to Active Load Control Register (GLDCTL). The global load control mechanism is explained in [Section 19.4.7](#).

### 19.5.4 Count Mode Timing Waveforms

The counter-compare module can generate compare events in all three count modes:


- Up-count mode: used to generate an asymmetrical PWM waveform.
- Down-count mode: used to generate an asymmetrical PWM waveform.
- Up-down-count mode: used to generate a symmetrical PWM waveform.

To best illustrate the operation of the first three modes, the timing diagrams in [Figure 19-17](#) through [Figure 19-20](#) show when events are generated and how the EPWMxSYNCl signal interacts.




An EPWMxSYNCl external synchronization event can cause a discontinuity in the TBCTR count sequence. This can lead to a compare event being skipped. This skipping is considered normal operation and must be taken into account.


**Figure 19-17. Counter-Compare Event Waveforms in Up-Count Mode**



**Figure 19-18. Counter-Compare Events in Down-Count Mode**



**Figure 19-19. Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 0] Count Down On Synchronization Event**




**Figure 19-20. Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 1] Count Up On Synchronization Event**

## 19.6 Action-Qualifier (AQ) Submodule

The action-qualifier submodule has the most important role in waveform construction and PWM generation. The action-qualifier submodule decides which events are converted into various action types, thereby, producing the required switched waveforms at the EPWMxA and EPWMxB outputs.

Figure 19-21 illustrates the action-qualifier submodule within the ePWM.



**Figure 19-21. Action-Qualifier Submodule**

### 19.6.1 Purpose of the Action-Qualifier Submodule

The action-qualifier submodule is responsible for the following:

- Qualifying and generating actions (set, clear, toggle) based on the following events:
  - CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD).
  - CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
  - CTR = CMPA: Time-base counter equal to the counter-compare A register (TBCTR = CMPA)
  - CTR = CMPB: Time-base counter equal to the counter-compare B register (TBCTR = CMPB)
- T1, T2 events: Trigger events based on comparator, trip or syncin events
- Managing priority when these events occur concurrently
- Providing independent control of events when the time-base counter is increasing and when the time-base counter is decreasing

### 19.6.2 Action-Qualifier Submodule Control and Status Register Definitions

The action-qualifier submodule operation is shown in Figure 19-22 and monitored by way of the registers in Section 19.17 .




Figure 19-22. Action-Qualifier Submodule Inputs and Outputs

For convenience, the possible input events are summarized again in Table 19-4.

Table 19-4. Action-Qualifier Submodule Possible Input Events

Signal	Description	Registers Compared
CTR = PRD	Time-base counter equal to the period value	TBCTR = TBPRD
CTR = Zero	Time-base counter equal to 0	TBCTR = 0x00
CTR = CMPA	Time-base counter equal to the counter-compare A	TBCTR = CMPA
CTR = CMPB	Time-base counter equal to the counter-compare B	TBCTR = CMPB
T1 event	Based on comparator, trip, or syncin events	None
T2 event	Based on comparator, trip, or syncin events	None
Software forced event	Asynchronous event initiated by software	

The software forced action is a useful asynchronous event. This control is handled by the AQSFRC and AQCSFRC registers.

**Note**

If the CSFA is not used in shadow mode, the RLDCSF bit must be configured to disable shadow mode.





























The action-qualifier submodule controls how the two outputs EPWMxA and EPWMxB behave when a particular event occurs. The event inputs to the action-qualifier submodule are further qualified by the counter direction (up or down). This allows for independent action on outputs on both the count-up and count-down phases.

The possible actions imposed on outputs EPWMxA and EPWMxB are:

- **Set High:** Set output EPWMxA or EPWMxB to a high level.
- **Clear Low:** Set output EPWMxA or EPWMxB to a low level.
- **Toggle:** If EPWMxA or EPWMxB is currently pulled high, then pull the output low. If EPWMxA or EPWMxB is currently pulled low, then pull the output high.
- **Do Nothing:** Keep outputs EPWMxA and EPWMxB at same level as currently set. Although the "Do Nothing" option prevents an event from causing an action on the EPWMxA and EPWMxB outputs, this event can still trigger interrupts and ADC start of conversion. See the description in [Section 19.10](#) for details.

Actions are specified independently for either output (EPWMxA or EPWMxB). Any or all events can be configured to generate actions on a given output. For example, both CTR = CMPA and CTR = CMPB can operate on output EPWMxA. All qualifier actions are configured using the control registers found in the *ePWM Registers* section.

For clarity, the illustrations in this chapter use a set of symbolic actions. These symbols are summarized in [Figure 19-23](#). Each symbol represents an action as a marker in time. Some actions are fixed in time (zero and period) while the CMPA and CMPB actions are moveable and the time positions are programmed by way of the counter-compare A and B registers, respectively. To turn off or disable an action, use the "Do Nothing option"(the default at reset).

SW force	TB Counter equals			Trigger Events			Actions
	Zero	Comp A	Comp B	Period	T1	T2	
							Do Nothing
							Clear Lo
							Set Hi
							Toggle

**Figure 19-23. Possible Action-Qualifier Actions for EPWMxA and EPWMxB Outputs**

The Action Qualifier Trigger Event Source Selection register (AQTSRCSEL) is used to select the source for T1 and T2 events. T1/T2 selection and configuration of a trip/digital-compare event in Action Qualifier submodule is independent of the configuration of that event in the Trip-Zone submodule. A particular trip event can or cannot



be configured to cause trip action in the Trip Zone submodule, but the same event can be used by the Action Qualifier to generate T1/T2 for controlling PWM generation.

### 19.6.3 Action-Qualifier Event Priority

It is possible for the ePWM action qualifier to receive more than one event at the same time. In this case, events are assigned a priority by the hardware. The general rule is events occurring later in time have a higher priority and software forced events always have the highest priority. The event priority levels for up-down count mode are shown in [Table 19-5](#). A priority level of 1 is the highest priority and level 10 is the lowest. The priority changes slightly depending on the direction of TBCTR.

**Table 19-5. Action-Qualifier Event Priority for Up-Down-Count Mode**

Priority Level	Event If TBCTR is Incrementing TBCTR = Zero up to TBCTR = TBPRD	Event If TBCTR is Decrementing TBCTR = TBPRD down to TBCTR = 1
1 (Highest)	Software forced event	Software forced event
2	T1 on up-count (T1U)	T1 on down-count (T1D)
3	T2 on up-count (T2U)	T2 on down-count (T2D)
4	Counter equals CMPB on up-count (CBU)	Counter equals CMPB on down-count (CBD)
5	Counter equals CMPA on up-count (CAU)	Counter equals CMPA on down-count (CAD)
6 (Lowest)	Counter equals zero	Counter equals period (TBPRD)

[Table 19-6](#) shows the action-qualifier priority for up-count mode. In this case, the counter direction is always defined as up; therefore, down-count events never are taken.

**Table 19-6. Action-Qualifier Event Priority for Up-Count Mode**

Priority Level	Event
1 (Highest)	Software forced event
2	Counter equal to period (TBPRD)
3	T1 on up-count (T1U)
4	T2 on up-count (T2U)
5	Counter equal to CMPB on up-count (CBU)
6	Counter equal to CMPA on up-count (CAU)
7 (Lowest)	Counter equal to Zero

[Table 19-7](#) shows the action-qualifier priority for down-count mode. In this case, the counter direction is always defined as down; therefore, up-count events never are taken.

**Table 19-7. Action-Qualifier Event Priority for Down-Count Mode**

Priority Level	Event
1 (Highest)	Software forced event
2	Counter equal to Zero
3	T1 on down-count (T1D)
4	T2 on down-count (T2D)
5	Counter equal to CMPB on down-count (CBD)
6	Counter equal to CMPA on down-count (CAD)
7 (Lowest)	Counter equal to period (TBPRD)

It is possible to set the compare value greater than the period. In this case, the action takes place as shown in [Table 19-8](#).

**Table 19-8. Behavior if CMPA/CMPB is Greater than the Period**

Counter Mode	Compare on Up-Count Event CAD/CBD	Compare on Down-Count Event CAD/CBD
Up-Count Mode	If $CMPA/CMPB \leq TBPRD$ period, then the event occurs on a compare match ( $TBCTR=CMPA$ or $CMPB$ ). If $CMPA/CMPB > TBPRD$ , then the event does not occur.	Never occurs.
Down-Count Mode	Never occurs.	If $CMPA/CMPB < TBPRD$ , the event occurs on a compare match ( $TBCTR=CMPA$ or $CMPB$ ). If $CMPA/CMPB \geq TBPRD$ , the event occurs on a period match ( $TBCTR=TBPRD$ ).
Up-Down Count Mode	If $CMPA/CMPB < TBPRD$ and the counter is incrementing, the event occurs on a compare match ( $TBCTR=CMPA$ or $CMPB$ ). If $CMPA/CMPB \geq TBPRD$ , the event occurs on a period match ( $TBCTR = TBPRD$ ).	If $CMPA/CMPB < TBPRD$ and the counter is decrementing, the event occurs on a compare match ( $TBCTR=CMPA$ or $CMPB$ ). If $CMPA/CMPB \geq TBPRD$ , the event occurs on a period match ( $TBCTR=TBPRD$ ).

### 19.6.4 AQCTLA and AQCTLB Shadow Mode Operations

To enable Action Qualifier mode changes which must occur at the end of a period even when the phase changes, shadowing of the AQCTLA and AQCTLB registers has been added on ePWMs type 2 and later. Additionally, shadow to active load on SYNC of these registers is supported as well. Shadowing of this register is enabled and disabled by the AQCTL[SHDWAQAMODE] and AQCTL[SHDWAQBMODE] bits. These bits enable and disable the AQCTLA shadow register and AQCTLB shadow register, respectively. The behavior of the two load modes is:

#### Shadow Mode:

The shadow mode for the AQCTLA is enabled by setting the AQCTL[SHDWAQAMODE] bit, and the shadow register for AQCTLB is enabled by setting the AQCTL[SHDWAQBMODE] bit. Shadow mode is disabled by default for both AQCTLA and AQCTLB

If the shadow register is enabled, then the content of the shadow register is transferred to the active register on one of the following events as specified by the AQCTL[LDAQAMODE], AQCTL[LDAQBMODE], AQCTL[LDAQASYNC], and AQCTL[LDAQBSYNC] register bits:

- CTR = PRD: Time-base counter equal to the period ( $TBCTR = TBPRD$ ).
- CTR = Zero: Time-base counter equal to zero ( $TBCTR = 0x00$ )
- Both CTR = PRD and CTR = Zero
- SYNC event caused by DCAEVT1 or DCBEVT1 or EPWMxSYNCl or  $TBCTL[SWFSYNC]$
- Both SYNC event or a selection made by LDAQAMODE/LDAQBMODE

#### Global Load Support

Global load control mechanism can also be used for AQCTLA:AQCTLA2, AQCTLB:AQCTLB2, and AQCSFRC registers by configuring the appropriate bits in the global load configuration register (GLDCFG). When global load mode is selected, the transfer of contents from shadow register to active register for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in the Global Shadow to Active Load Control Register (GLDCTL). The global load control mechanism is explained in [Section 19.4.7](#).


#### Immediate Load Mode:

If the immediate load mode is selected (that is,  $AQCTL[SHDWAQAMODE] = 0$  or  $AQCTL[SHDWAQBMODE] = 0$ ), then a read from or a write to the register goes directly to the active register. See [Figure 19-24](#) and [Figure 19-25](#).

**Note**


Shadow to Active Load of Action Qualifier Output A/B Control Register [AQCTLA and AQCTLB] on CMPA = 0 or CMPB = 0 boundary

If the Counter-Compare A Register (CMPA) or Counter-Compare B Register (CMPB) is set to a value of 0 and the action qualifier action on AQCTLA and AQCTLB is configured to occur in the same instant as a shadow to active load (that is, CMPA = 0 and AQCTLA shadow to active load on TBCTR = 0 using AQCTL register LDAQAMODE and LDAQAMODE bits), then both events enter contention. It is recommended to use a Non-Zero Counter-Compare when using Shadow to Active Load of Action Qualifier Output A/B Control Register on TBCTR = 0 boundary.



- A. These events are generated by the ePWM digital compare (DC) submodule based on the levels of the TRIPIN inputs (for example, CMPSSx and TZ signals).

**Figure 19-24. AQCTL[SHDWAQAMODE]**



- A. These events are generated by the ePWM digital compare (DC) submodule based on the levels of the TRIPIN inputs (for example, CMPSSx and TZ signals).

**Figure 19-25. AQCTL[SHDWAQBMODE]**

### 19.6.5 Configuration Requirements for Common Waveforms

#### Note

The waveforms in this chapter show the behavior of the ePWMs for a static compare register value. In a running system, the active compare registers (CMPA and CMPB) are typically updated from the respective shadow registers once every period. Specify when the update takes place: either when the time-base counter reaches zero or when the time-base counter reaches the period. There are some cases when the action based on the new value can be delayed by one period or the action based on the old value can take effect for an extra period. Some PWM configurations avoid this situation. These include, but are not limited to, the following:

#### Use up-down count mode to generate a symmetric PWM:

- If loading CMPA/CMPB on zero, then use CMPA/CMPB values greater than or equal to 1.
- If loading CMPA/CMPB on period, then use CMPA/CMPB values less than or equal to TBPRD-1.

This means there is always a pulse of at least one TBCLK cycle in a PWM period which, when very short, tend to be ignored by the system.

#### Use up-down count mode to generate an asymmetric PWM:

- To achieve 50%-0% asymmetric PWM use the following configuration: Load CMPA/CMPB on period and use the period action to clear the PWM and a compare-up action to set the PWM. Modulate the compare value from 0 to TBPRD to achieve 50%-0% PWM duty.

#### When using up-count mode to generate an asymmetric PWM:

- To achieve 0-100% asymmetric PWM, you **must** load CMPA/CMPB on TBPRD. When CMPA/CMPB is not loaded on TBCTR=PRD, boundary conditions can occur depending on the timing of the write and the value written to CMPA/CMPB. Use the Zero action to set the PWM and a compare-up action to clear the PWM. Modulate the compare value from 0 to TBPRD+1 to achieve 0-100% PWM duty.

#### When using up-count mode to generate an asymmetric PWM with deadband enabled:

- To achieve 0%-100% PWM use the following configuration: When the CMPA value is too close to 0 or PRD such that the following conditions are met ( $CMPX < \text{Deadband}$ ) or ( $CMPX > \text{PRD} - \text{Deadband}$ ), the actions specified by the AQCTL register for CMPX do not take effect. To avoid this, the AQCTL settings must be altered under these conditions only to generate either high or low pulses for both CAU or CAD events (both set or both clear). Make sure that this software update is occurring synchronous to the PWM carrier cycle, and shadow mode is enabled.


#### When using up-down count mode to generate an asymmetric PWM with deadband enabled:

- To achieve 0%-100% PWM use the following configuration: When the CMPA value is too close to 0 or PRD such that the following conditions are met ( $CMPX < \text{Deadband}/2$ ) or ( $CMPX > \text{PRD} - (\text{Deadband})/2$ ), the actions specified by the AQCTL register for CMPX do not take effect. To avoid this, the AQCTL settings must be altered under these conditions only to generate either high or low pulses for both CAU or CAD events (both set or both clear). Make sure that this software update is occurring synchronous to the PWM carrier cycle, and shadow mode is enabled.

See [Using Enhanced Pulse Width Modulator \(ePWM\) Module for 0-100% Duty Cycle Control](#).

Figure 19-26 shows how a symmetric PWM waveform can be generated using the up-down-count mode of the TBCTR. In this mode, 0%-100% DC modulation is achieved by using equal compare matches on the up count and down count portions of the waveform. In the example shown, CMPA is used to make the comparison. When the counter is incrementing, the CMPA match pulls the PWM output high. Likewise when the counter is decrementing, the compare match pulls the PWM signal low. When  $CMPA = 0$ , the PWM signal is high for the entire period giving a 100% duty waveform. When  $CMPA = TBPRD$ , the PWM signal is low achieving 0% duty.


When using this configuration in practice, if loading CMPA/CMPB on zero, then use CMPA/CMPB values greater than or equal to 1. If loading CMPA/CMPB on period, then use CMPA/CMPB values less than or equal to TBPRD-1. This means there is always a pulse of at least one TBCLK cycle in a PWM period which, when very short, tend to be ignored by the system.



**Figure 19-26. Up-Down Count Mode Symmetrical Waveform**


The PWM waveforms in [Figure 19-27](#) through [Figure 19-32](#) show some common action-qualifier configurations. Some conventions used in the figures and examples are as follows:

- TBPRD, CMPA, and CMPB refer to the value written in the respective registers. The active register, not the shadow register, is used by the hardware.
- CMPx, refers to either CMPA or CMPB.
- EPWMxA and EPWMxB refer to the output signals from ePWMx
- Up-Down means count-up-and-count-down mode, Up means up-count mode and Down means down-count mode
- Sym = Symmetric, Asym = Asymmetric




- PWM period =  $(TBPRD + 1) \times T_{TBCLK}$
- Duty modulation for EPWMxA is set by CMPA, and is active high (that is, high time duty proportional to CMPA).
- Duty modulation for EPWMxB is set by CMPB and is active high (that is, high time duty proportional to CMPB).
- The "Do Nothing" actions (X) are shown for completeness, but are not shown on subsequent diagrams.
- Actions at zero and period, although appearing to occur concurrently, are actually separated by one TBCLK period. TBCTR wraps from period to 0000.

**Figure 19-27. Up, Single Edge Asymmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB—Active High**




- A.  $PWM\ period = (TBPRD + 1) \times T_{TBCLK}$
- B. Duty modulation for EPWMxA is set by CMPA, and is active low (that is, the low time duty is proportional to CMPA).
- C. Duty modulation for EPWMxB is set by CMPB and is active low (that is, the low time duty is proportional to CMPB).
- D. Actions at zero and period, although appearing to occur concurrently, are actually separated by one TBCLK period. TBCTR wraps from period to 0000.

**Figure 19-28. Up, Single Edge Asymmetric Waveform with Independent Modulation on EPWMxA and EPWMxB—Active Low**



- A.  $\text{PWM frequency} = 1 / ((\text{TBPRD} + 1) \times T_{\text{TBCLK}})$
- B. Pulse can be placed anywhere within the PWM cycle (0000 - TBPRD)
- C. High time duty proportional to (CMPB - CMPA)


**Figure 19-29. Up-Count, Pulse Placement Asymmetric Waveform With Independent Modulation on EPWMxA**



- A.  $\text{PWM period} = 2 \times \text{TBPRD} \times T_{\text{TBCLK}}$
- B. Duty modulation for EPWMxA is set by CMPA, and is active low (that is, the low time duty is proportional to CMPA).
- C. Duty modulation for EPWMxB is set by CMPB and is active low (that is, the low time duty is proportional to CMPB).
- D. Outputs EPWMxA and EPWMxB can drive independent power switches.


**Figure 19-30. Up-Down Count, Dual-Edge Symmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB — Active Low**






- A. PWM period =  $2 \times \text{TBPRD} \times T_{\text{TBCLK}}$
- B. Duty modulation for EPWMxA is set by CMPA, and is active low, that is, low time duty proportional to CMPA.
- C. Duty modulation for EPWMxB is set by CMPB and is active high, that is, high time duty proportional to CMPB.
- D. Outputs EPWMx can drive upper/lower (complementary) power switches.
- E. Dead-band =  $\text{CMPB} - \text{CMPA}$  (fully programmable edge placement by software). Note the dead-band module is also available if the more classical edge delay method is required.

**Figure 19-31. Up-Down Count, Dual-Edge Symmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB — Complementary**



- A. PWM period =  $2 \times \text{TBPRD} \times \text{TBCLK}$
- B. Rising edge and falling edge can be asymmetrically positioned within a PWM cycle. This allows for pulse placement techniques.
- C. Duty modulation for EPWMxA is set by CMPA and CMPB.
- D. Low time duty for EPWMxA is proportional to  $(\text{CMPA} + \text{CMPB})$ .
- E. To change this example to active high, CMPA and CMPB actions need to be inverted (that is, Clear on CMPA, Set on CMPB).
- F. Duty modulation for EPWMxB is fixed at 50% (utilizes spare action resources for EPWMxB).

**Figure 19-32. Up-Down Count, Dual-Edge Asymmetric Waveform, with Independent Modulation on EPWMxA—Active Low**



- A.  $\text{PWM period} = 2 \times \text{TBPRD} \times \text{TTBCLK}$
- B. Independent T1 event actions when counter is counting up and when the counter is counting down are used to generate EPWMxA output.
- C. Independent T2 event actions when counter is counting up and when the counter is counting down are used to generate EPWMxB output.
- D. TZ1 is selected as the source for T1.
- E. TZ2 is selected as the source for T2.

**Figure 19-33. Up-Down Count, PWM Waveform Generation Utilizing T1 and T2 Events**

## 19.7 Dead-Band Generator (DB) Submodule

Figure 19-34 illustrates the dead-band submodule within the ePWM.




Figure 19-34. Dead\_Band Submodule

### 19.7.1 Purpose of the Dead-Band Submodule

The action-qualifier (AQ) module section discussed how the AQ module can generate the required dead band by having full control over edge placement using both the CMPA and CMPB resources of the ePWM module. However, if the more classical edge delay-based dead band with polarity control is required, then the dead-band submodule described here must be used.

The key functions of the dead-band module are:

- Generating appropriate signal pairs (EPWMxA and EPWMxB) with dead-band relationship from a single EPWMxA input
- Programming signal pairs for:
  - Active high (AH)
  - Active low (AL)
  - Active high complementary (AHC)
  - Active low complementary (ALC)
- Adding programmable delay to rising edges (RED)
- Adding programmable delay to falling edges (FED)
- Can be totally bypassed from the signal path (note dotted lines in diagram)

### 19.7.2 Dead-band Submodule Additional Operating Modes

On type 1 ePWM RED can appear on one channel output and FED can appear on the other channel output.

The following list shows the distinct difference between type 1 and type 4 modules with respect to dead-band operating modes:

- By adding S6, S7, and S8 in [Figure 19-35](#), RED and FED can appear on both the A-channel and B-channel outputs. Additionally, both RED and FED together can be applied to either the A-channel or B-channel outputs to allow B-channel phase shifting with respect to the A-channel.

---

#### Note

Phase shifting B-channel with respect to the A-channel using the dead-band submodule additional operating modes has limitations with respect to the choice of RED and FED delay with respect to the operating duty cycle of the ePWMxA and ePWMxB outputs.

---

- The dead-band counters have also been increased to 14 bits
- Deadband and deadband high-resolution registers are now shadowed
- High-resolution deadband RED and FED have been enabled using the DBREDHR and DBFEDHR registers

---

#### Note

The PWM chopper is not enabled when high-resolution deadband is enabled.

High-resolution deadband RED and FED requires half-cycle clocking mode (DBCTL[HALFCYCLE] = 1).

Cannot have both RED and FED together applied to both ePWMxA and ePWMxB. RED and FED together can be applied only to either OutA OR OutB.

Phase shifting B-channel with respect to the A-channel: When PWMxB is derived from PWMxA using the DEDB\_MODE bit and by delaying rising edge and falling edge by the phase shift amount. When the duty cycle value on PWMxA is less than this phase shift amount, PWMxA's falling edge has precedence over the delayed rising edge for PWMxB. Make sure the duty cycle value of the current waveform applied to the dead-band module is greater than the required phase shift amount.

The Type 4 action qualifier and dead-band outputs of the ePWM module are delayed by one TBCLK cycle in comparison to the Type 2 ePWM module, although the Type 4 behavior is the same as the Type 3 PWM. Both PWMA and PWMB signals are delayed under all circumstances.

---

### Shadow Mode:

The shadow mode for the DBRED is enabled by setting the DBCTL[SHDWDBREDDMODE] bit and the shadow register for DBFED is enabled by setting the DBCTL [SHDWDBFEDMODE] bit. Shadow mode is disabled by default for both DBRED and DBFED

If the shadow register is enabled, then the content of the shadow register is transferred to the active register on one of the following events as specified by the DBCTL [LOADREDDMODE] and DBCTL [LOADFEDMODE] register bits:

- CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD).
- CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
- Both CTR = PRD and CTR = Zero

The DBCTL register can be shadowed. The shadow mode for DBCTL is enabled by setting the DBCTL2[SHDWDBCTLMODE] bit. If the shadow register is enabled then the content of the shadow register is transferred to the active register on one of the following events as specified by the DBCTL2[LOADDBCTLMODE] register bit:

- CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD)
- CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
- Both CTR = PRD and CTR = Zero

---

#### Note

The application software must enable shadow load mode in the DBCTL[SHDWDBREDDMODE] and DBCTL[SHDWDBFEDMODE] **before** programming values for the DBRED and DBFED registers. If the shadow register is enabled **after** programming the DBRED and DBFED registers, the DBRED and DBFED registers are loaded with a value of 0.

---

### Global Load Support

Global load control mechanism can also be used for DBRED:DBREDHR, DBFED:DBFEDHR, and DBCTL registers by configuring the appropriate bits in the global load configuration register (GLDCFG). When global load mode is selected the transfer of contents from shadow register to active register, for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in the Global Shadow to Active Load Control Register (GLDCTL). The Global load control mechanism is explained in [Section 19.4.7](#).

---

#### Note

When DBRED/DBFED active is loaded with a new shadow value while DB counters are counting, the new DBRED/DBFED value only affects the NEXT PWMx edge and not the current edge.


A Deadband value of zero cannot be used when the Global Shadow to Active Load is set to occur at CTR=ZERO. Similarly, a Deadband value of PRD cannot be used when the Global Shadow to Active Load is set to occur at CTR=PRD.

TBPRDHR cannot be used with Global load. If high-resolution period must be changed in the application, users must write to the individual period registers from an ePWM ISR (The ISR must be synchronous with the PWM switching period), where the Global Load One-Shot bit is also written to.

---

### 19.7.3 Operational Highlights for the Dead-Band Submodule

The configuration options for the dead-band submodule are shown in [Figure 19-35](#).



**Figure 19-35. Configuration Options for the Dead-Band Submodule**

Although all combinations are supported, not all are typical usage modes. [Table 19-9](#) documents some classical dead-band configurations. These modes assume that the DBCTL[IN\_MODE] is configured such that EPWMxA In is the source for both falling-edge and rising-edge delay. Enhanced, or non-traditional modes can be achieved by changing the input signal source. The modes shown in [Table 19-9](#) fall into the following categories:

- **Mode 1: Bypass both falling-edge delay (FED) and rising-edge delay (RED):** Allows the user to fully disable the dead-band submodule from the PWM signal path.
- **Mode 2-5: Classical Dead-Band Polarity Settings:** These represent typical polarity configurations that can address all the active-high and active-low modes required by available industry power switch gate drivers. The waveforms for these typical cases are shown in [Figure 19-36](#). Note that to generate equivalent waveforms to [Figure 19-36](#), configure the action-qualifier submodule to generate the signal as shown for EPWMxA.
- **Mode 6: Bypass rising-edge delay (RED) and Mode 7: Bypass falling-edge delay (FED):** Finally the last two entries in [Table 19-9](#) show combinations where either the falling-edge delay (FED) or rising-edge delay (RED) blocks are bypassed.

[Figure 19-36](#) shows waveforms for typical cases where  $0% < \text{duty} < 100%$ .


**Table 19-9. Classical Dead-Band Operating Modes**

Mode	Mode Description	DBCTL[POLSEL]		DBCTL[OUT_MODE]	
		S3	S2	S1	S0
1	EPWMxA and EPWMxB Passed Through (No Delay)	X	X	0	0
2	Active High Complementary (AHC)	1	0	1	1
3	Active Low Complementary (ALC)	0	1	1	1
4	Active High (AH)	0	0	1	1
5	Active Low (AL)	1	1	1	1
6	EPWMxA Out = EPWMxA In (No Delay)	0 or 1	0 or 1	0	1
	EPWMxB Out = EPWMxA In with Falling-Edge Delay				
7	EPWMxA Out = EPWMxA In with Rising-Edge Delay	0 or 1	0 or 1	1	0
	EPWMxB Out = EPWMxB In with No Delay				

**Table 19-10. Additional Dead-Band Operating Modes**

Mode Description	DBCTL[DEDB-MODE]	DBCTL[OUTSWAP]	
	S8	S6	S7
EPWMxA and EPWMxB signals are as defined by OUT-MODE bits.	0	0	0
EPWMxA = A-path as defined by OUT-MODE bits.	0	0	1
EPWMxB = A-path as defined by OUT-MODE bits (rising-edge delay or delay-bypassed A-signal path)			
EPWMxA = B-path as defined by OUT-MODE bits (falling-edge delay or delay-bypassed B-signal path)	0	1	0
EPWMxB = B-path as defined by OUT-MODE bits			
EPWMxA = B-path as defined by OUT-MODE bits (falling-edge delay or delay-bypassed B-signal path)	0	1	1
EPWMxB = A-path as defined by OUT-MODE bits (rising-edge delay or delay-bypassed A-signal path)			
Rising-edge delay applied to EPWMxA / EPWMxB as selected by S4 switch (IN-MODE bits) on A signal path only.	0	X	X
Falling-edge delay applied to EPWMxA / EPWMxB as selected by S5 switch (IN-MODE bits) on B signal path only.			
Rising-edge delay and falling-edge delay applied to source selected by S4 switch (IN-MODE bits) and output to B signal path only. <sup>(1)</sup>	1	X	X

- (1) When this bit is set to 1, the user can always either set OUT\_MODE bits such that Apath = InA or set OUTSWAP bits such that EPWMxA=Bpath. Otherwise, EPWMxA is invalid.



**Figure 19-36. Dead-Band Waveforms for Typical Cases (0% < Duty < 100%)**

The dead-band submodule supports independent values for rising-edge (RED) and falling-edge (FED) delays. The amount of delay is programmed using the DBRED and DBFED registers. These are 10-bit registers and the value represents the number of TBCLK (time-base clock) pulses by which a signal edge is delayed. For example, the formula to calculate falling-edge-delay and rising-edge-delay is:

$$\text{FED} = \text{DBFED} \times T_{\text{TBCLK}}$$

$$\text{RED} = \text{DBRED} \times T_{\text{TBCLK}}$$

Where  $T_{\text{TBCLK}}$  is the period of TBCLK, the prescaled version of EPWMCLK.



For convenience, delay values for various TBCLK options are shown in [Table 19-11](#). The ePWM input clock frequency that these delay values been computed by is 100MHz.

**Table 19-11. Dead-Band Delay Values in  $\mu$ s as a Function of DBFED and DBRED**

Dead-Band Value		Dead-Band Delay ( $\mu$ s)		
DBFED, DBRED	TBCLK = EPWMCLK/1	TBCLK = EPWMCLK /2	TBCLK = EPWMCLK/4	
1	0.01	0.02	0.04	
5	0.05	0.10	0.20	
10	0.10	0.20	0.40	
100	1.00	2.00	4.00	
200	2.00	4.00	8.00	
400	4.00	8.00	16.00	
500	5.00	10.00	20.00	
600	6.00	12.00	24.00	
700	7.00	14.00	28.00	
800	8.00	16.00	32.00	
900	9.00	18.00	36.00	
1000	10.00	20.00	40.00	

When half-cycle clocking is enabled, the formula to calculate the falling-edge-delay and rising-edge-delay becomes:

$$FED = DBFED \times T_{TBCLK}/2$$

$$RED = DBRED \times T_{TBCLK}/2$$

## 19.8 PWM Chopper (PC) Submodule

The PWM chopper submodule allows a high-frequency carrier signal to modulate the PWM waveform generated by the action-qualifier and dead-band submodules. This capability is important if pulse transformer-based gate drivers to control the power switching elements are needed.

Figure 19-37 illustrates the PWM chopper submodule within the ePWM.




Figure 19-37. PWM Chopper Submodule

### 19.8.1 Purpose of the PWM Chopper Submodule

The key functions of the PWM chopper submodule are:

- Programmable chopping (carrier) frequency
- Programmable pulse width of first pulse
- Programmable duty cycle of second and subsequent pulses
- Can be fully bypassed if not required

### 19.8.2 Operational Highlights for the PWM Chopper Submodule

Figure 19-38 shows the operational details of the PWM chopper submodule. The carrier clock is derived from EPWMCLK. The clock frequency and duty cycle are controlled using the CHPFREQ and CHPDUTY bits in the PCCTL register. The one-shot block is a feature that provides a high energy first pulse to make sure hard and fast power switch turn on, while the subsequent pulses sustain pulses, making sure the power switch remains on. The one-shot width is programmed using the OSHTWTH bits. The PWM chopper submodule can be fully disabled (bypassed) using the CHPEN bit.




Figure 19-38. PWM Chopper Submodule Operational Details

### 19.8.3 Waveforms

Figure 19-39 shows simplified waveforms of the chopping action only; one-shot and duty-cycle control are not shown. Details of the one-shot and duty-cycle control are discussed in the following sections.




Figure 19-39. Simple PWM Chopper Submodule Waveforms Showing Chopping Action Only


### 19.8.3.1 One-Shot Pulse

The width of the first pulse can be programmed to any of 16 possible pulse width values. The width or period of the first pulse is given by:

$$T_{1\text{stpulse}} = T_{\text{EPWMCLK}} \times 8 \times \text{OSHTWTH}$$

Where  $T_{\text{EPWMCLK}}$  is the period of the system clock (EPWMCLK) and OSHTWTH is the four control bits (value from 1 to 16)

Figure 19-40 shows the first and subsequent sustaining pulses and Table 19-12 gives the possible pulse width values for a EPWMCLK = 80MHz.



**Figure 19-40. PWM Chopper Submodule Waveforms Showing the First Pulse and Subsequent Sustaining Pulses**

**Table 19-12. Possible Pulse Width Values for EPWMCLK = 80MHz**

OSHTWTH (hex)	Pulse Width (ns)
0	100
1	200
2	300
3	400
4	500
5	600
6	700
7	800
8	900
9	1000
A	1100
B	1200
C	1300
D	1400
E	1500
F	1600

### 19.8.3.2 Duty Cycle Control

Pulse transformer-based gate drive designs need to comprehend the magnetic properties or characteristics of the transformer and associated circuitry. Saturation is one such consideration. To assist the gate drive designer, the duty cycles of the second and subsequent pulses have been made programmable. These sustaining pulses make sure the correct drive strength and polarity is maintained on the power switch gate during the on period, and hence a programmable duty cycle allows a design to be tuned or optimized using software control.

Figure 19-41 shows the duty cycle control that is possible by programming the CHPDUTY bits. One of seven possible duty ratios can be selected ranging from 12.5% to 87.5%.




Figure 19-41. PWM Chopper Submodule Waveforms Showing the Pulse Width (Duty Cycle) Control of Sustaining Pulses

## 19.9 Trip-Zone (TZ) Submodule

Each ePWM module is connected to six  $\overline{TZn}$  signals ( $\overline{TZ1}$  to  $\overline{TZ6}$ ).  $\overline{TZ1}$  to  $\overline{TZ3}$  are sourced from the GPIO mux.  $\overline{TZ4}$  is sourced from an inverted EQEPxERR signal on those devices with an EQEP module.  $\overline{TZ5}$  is connected to the system clock fail logic, and  $\overline{TZ6}$  is sourced from the EMUSTOP output from the CPU. These signals indicate external fault or trip conditions, and the ePWM outputs can be programmed to respond accordingly when faults occur.

Figure 19-42 illustrates the trip-zone submodule within the ePWM.




Figure 19-42. Trip-Zone Submodule

### 19.9.1 Purpose of the Trip-Zone Submodule

The key functions of the trip-zone submodule are:

- Trip inputs  $\overline{TZ1}$  to  $\overline{TZ6}$  can be flexibly mapped to any ePWM module.
- Upon a fault condition, outputs EPWMxA and EPWMxB can be forced to one of the following:
  - High
  - Low
  - High-impedance
  - No action taken
- Support for one-shot trip (OSHT) for major short circuits or over-current conditions.
- Support for cycle-by-cycle tripping (CBC) for current limiting operation.
- Support for digital compare tripping (DC) based on state of on-chip analog comparator module outputs and  $\overline{TZ1}$  to  $\overline{TZ3}$  signals.
- Each trip-zone input and digital compare (DC) submodule DCAEVT1/2 or DCBEVT1/2 force event can be allocated to either one-shot or cycle-by-cycle operation.
- Interrupt generation is possible on any trip-zone input.
- Software-forced tripping is also supported.
- The trip-zone submodule can be fully bypassed if the trip-zone submodule is not required.

### 19.9.2 Operational Highlights for the Trip-Zone Submodule

The following sections describe the operational highlights and configuration options for the trip-zone submodule.

The trip-zone signals  $\overline{TZ1}$  to  $\overline{TZ6}$  (also collectively referred to as  $\overline{TZn}$ ) are active-low input signals. When one of these signals goes low, or when a DCAEVT1/2 or DCBEVT1/2 force happens based on the TZDCSEL register event selection, the indication is that a trip event has occurred. Each ePWM module can be individually configured to ignore or use each of the trip-zone signals or DC events. Which trip-zone signals or DC events are used by a particular ePWM module is determined by the TZSEL register for that specific ePWM module. The trip-zone signals can or cannot be synchronized to the ePWMclock (EPWMCLK) and digitally filtered within the GPIO MUX block. A minimum of  $3 \cdot TBCLK$  low pulse width on  $\overline{TZn}$  inputs is sufficient to trigger a fault condition on the ePWM module. If the pulse width is less than this, the trip condition cannot be latched by CBC or OST latches. The asynchronous trip makes sure that if clocks are missing for any reason, the outputs can still be tripped by a valid event present on  $\overline{TZn}$  inputs. The GPIOs or peripherals must be appropriately configured. For more information, see the *System Control and Interrupts* chapter.

Each  $\overline{TZn}$  input can be individually configured to provide either a cycle-by-cycle or one-shot trip event for an ePWM module. DCAEVT1 and DCBEVT1 events can be configured to directly trip an ePWM module or provide a one-shot trip event to the module. Likewise, DCAEVT2 and DCBEVT2 events can also be configured to directly trip an ePWM module or provide a cycle-by-cycle trip event to the module. This configuration is determined by the TZSEL[DCAEVT1/2], TZSEL[DCBEVT1/2], TZSEL[CBCn], and TZSEL[OSHTn] control bits (where n corresponds to the trip input), respectively.

- **Cycle-by-Cycle (CBC):**

When a cycle-by-cycle trip event occurs, the action specified in the TZCTL[TZA] and TZCTL[TZB] bits is carried out immediately on the EPWMxA and EPWMxB outputs. [Table 19-13](#) lists some of the possible actions. Independent actions can be specified based on the occurrence of the event while the counter is counting up or while the counter is counting down by appropriately configuring bits in the TZCTL2 register. Actions specified in the TZCTL2 register take effect only when the ETZE bit in TZCTL2 is set.

Additionally, when a cycle-by-cycle trip event occurs, the cycle-by-cycle trip event flag (TZFLG[CBC]) is set and a EPWMx\_TZINT interrupt is generated when enabled in the TZEINT register and interrupt controller. A corresponding flag for the event that caused the CBC event is also set in register TZCBCFLG.

If the CBC interrupt is enabled using the TZEINT register and DCAEVT2 or DCBEVT2 are selected as CBC trip sources using the TZSEL register, it is not necessary to also enable the DCAEVT2 or DCBEVT2 interrupts in the TZEINT register, as the DC events trigger interrupts through the CBC mechanism.

The specified condition on the inputs is automatically cleared based on the selection made with TZCLR[CBCPULSE] if the trip event is no longer present. Therefore, in this mode, the trip event is cleared or reset every PWM cycle. The TZFLG[CBC] and TZCBCFLG flag bits remain set until the flag bits are manually cleared by writing to the TZCLR[CBC] and TZCBCCLR flag bits. If the cycle-by-cycle trip event is still present when the TZFLG[CBC] and TZCBCFLG register bits are cleared, then these bits are again immediately set.

- **One-Shot (OSHT):**

When a one-shot trip event occurs, the action specified in the TZCTL[TZA] and TZCTL[TZB] bits is carried out immediately on the EPWMxA and EPWMxB output. [Table 19-13](#) lists some of the possible actions. Independent actions can be specified based on the occurrence of the event while the counter is counting up and while the counter is counting down by appropriately configuring bits in TZCTL2 register. Actions specified in TZCTL2 register take effect only when ETZE bit in TZCTL2 is set.

Additionally, when a one-shot trip event occurs, the one-shot trip event flag (TZFLG[OST]) is set and a EPWMx\_TZINT interrupt is generated when enabled in the TZEINT register and interrupt controller. A corresponding flag for the event that caused the OST event is also set in register TZOSTFLG. The one-shot trip condition must be cleared manually by writing to the TZCLR[OST] bit. If desired, the TZOSTFLG register bit can be cleared by manually writing to the corresponding bit in the TZOSTCLR register.

If the one-shot interrupt is enabled using the TZEINT register and DCAEVT1 or DCBEVT1 are selected as OSH trip sources using the TZSEL register, it is not necessary to also enable the DCAEVT1 or DCBEVT1 interrupts in the TZEINT register, as the DC events trigger interrupts through the OSH mechanism.

#### Note

Clear the TZFLG and TZOSTFLG flags after making sure that the TRIPIN source of the OST has become inactive. Otherwise, if interrupts are enabled, depending on when the flags are cleared, an OST interrupt can occur and the OST flags are zero.

- **Digital Compare Events (DCAEVT1/2 and DCBEVT1/2):**

A digital compare DCAEVT1/2 or DCBEVT1/2 event is generated based on a combination of the DCAH/DCAL and DCBH/DCBL signals as selected by the TZDCSEL register. The signals which source the DCAH/DCAL and DCBH/DCBL signals are selected using the DCTRISEL register and can be either trip zone input pins or analog comparator CMPSSx signals. For more information on the digital compare submodule signals, see [Section 19.11](#).

When a digital compare event occurs, the action specified in the TZCTL[DCAEVT1/2] and TZCTL[DCBEVT1/2] bits is carried out immediately on the EPWMxA and EPWMxB output. [Table 19-13](#) lists the possible actions. Independent actions can be specified based on the occurrence of the event while the counter is counting up and while the counter is counting down by appropriately configuring bits in TZCTLDCA and TZCTLDCA register. Actions specified in TZCTLDCA and TZCTLDCA registers take effect only when ETZE bit in TZCTL2 is set.

In addition, the relevant DC trip event flag (TZFLG[DCAEVT1/2] / TZFLG[DCBEVT1/2]) is set and a EPWMx\_TZINT interrupt is generated when enabled in the TZEINT register and interrupt controller.

The specified condition on the pins is automatically cleared when the DC trip event is no longer present. The TZFLG[DCAEVT1/2] or TZFLG[DCBEVT1/2] flag bit remains set until the flag is manually cleared by writing to the TZCLR[DCAEVT1/2] or TZCLR[DCBEVT1/2] bit. If the DC trip event is still present when the TZFLG[DCAEVT1/2] or TZFLG[DCBEVT1/2] flag is cleared, then the flag is again immediately set.

The action taken when a trip event occurs can be configured individually for each of the ePWM output pins by way of the TZCTL, TZCTL2, TZCTLDCA, and TZCTLDCA register bit fields. Some of the possible actions, shown in [Table 19-13](#), can be taken on a trip event.

**Table 19-13. Possible Actions On a Trip Event**

TZCTL Register Bitfield Settings	EPWMxA and EPWMxB	Comment
0,0	High-Impedance	Tripped
0,1	Force to High State	Tripped
1,0	Force to Low State	Tripped
1,1	No Change	Do Nothing. No change is made to the output.



### Example 19-1. Trip-Zone Configurations

#### Scenario A:

A one-shot trip event on  $\overline{TZ1}$  pulls both EPWM1A, EPWM1B low and also forces EPWM2A and EPWM2B high.

- Configure the ePWM1 registers as follows:
  - TZSEL[OSHT1] = 1: enables  $\overline{TZ1}$  as a one-shot event source for ePWM1
  - TZCTL[TZA] = 2: EPWM1A is forced low on a trip event.
  - TZCTL[TZB] = 2: EPWM1B is forced low on a trip event.
- Configure the ePWM2 registers as follows:
  - TZSEL[OSHT1] = 1: enables  $\overline{TZ1}$  as a one-shot event source for ePWM2
  - TZCTL[TZA] = 1: EPWM2A is forced high on a trip event.
  - TZCTL[TZB] = 1: EPWM2B is forced high on a trip event.

#### Scenario B:

A cycle-by-cycle event on  $\overline{TZ5}$  pulls both EPWM1A, EPWM1B low.

A one-shot event on  $\overline{TZ1}$  or  $\overline{TZ6}$  puts EPWM2A into a high impedance state.

- Configure the ePWM1 registers as follows:
  - TZSEL[CBC5] = 1: enables  $\overline{TZ5}$  as a cycle-by-cycle event source for ePWM1
  - TZCTL[TZA] = 2: EPWM1A is forced low on a trip event.
  - TZCTL[TZB] = 2: EPWM1B is forced low on a trip event.
- Configure the ePWM2 registers as follows:
  - TZSEL[OSHT1] = 1: enables  $\overline{TZ1}$  as a one-shot event source for ePWM2
  - TZSEL[OSHT6] = 1: enables  $\overline{TZ6}$  as a one-shot event source for ePWM2
  - TZCTL[TZA] = 0: EPWM2A is put into a high-impedance state on a trip event.
  - TZCTL[TZB] = 3: EPWM2B ignores the trip event.

#### Note

When configuring the GPIOs and INPUT X-BAR/EPWM X-BAR options, be aware that a change in the X-BAR input selections can cause an unwanted event. Therefore, set up the GPIO and X-BAR input configurations before enabling the ePWM Trip-Zone. If a requirement is to change the GPIO/X-BAR configurations while the ePWM Trip-Zone is enabled, the user can turn off the TRIPs by clearing the TZSEL register and reconfiguring the TRIP selection (TZSEL) after the INPUT XBAR selection is changed.

### 19.9.3 Generating Trip Event Interrupts

Figure 19-43 and Figure 19-44 illustrate the trip-zone submodule control and interrupt logic, respectively. DCAEVT1/2 and DCBEVT1/2 signals are described in further detail in Section 19.11.




Figure 19-43. Trip-Zone Submodule Mode Control Logic




Figure 19-44. Trip-Zone Submodule Interrupt Logic

These individual flags for the CBC, OST and DCxEVTy can be used to detect the source of the EPWMxTZINT Interrupt. When multiple sources are used to generate the EPWMxTZINT interrupt, reading and clearing the flags takes different actions based on the specific event.


## 19.10 Event-Trigger (ET) Submodule

The key functions of the event-trigger submodule are:

- Receives event inputs generated by the time-base, counter-compare, and digital-compare submodules
- Uses the time-base direction information for up/down event qualification
- Uses prescaling logic to issue interrupt requests and ADC start of conversion at:
  - Every event
  - Every second event
  - Up to every fifteenth event
- Provides full visibility of event generation using event counters and flags
- Allows software forcing of Interrupts and ADC start of conversion

The event-trigger submodule manages the events generated by the time-base submodule, the counter-compare submodule, and the digital-compare submodule to generate an interrupt to the CPU and a start of conversion pulse to the ADC when a selected event occurs.

Figure 19-45 illustrates the event-trigger submodule within the ePWM.




**Figure 19-45. Event-Trigger Submodule**

### 19.10.1 Operational Overview of the ePWM Event-Trigger Submodule

The event-trigger submodule monitors various event conditions (shown as inputs on the left side of Figure 19-46) and can be configured to prescale these events before issuing an Interrupt request or an ADC start of conversion. The event-trigger prescaling logic can issue Interrupt requests and ADC start of conversion at:

- Every event
- Every second event
- Up to every fifteenth event



**Figure 19-46. Event-Trigger Submodule Showing Event Inputs and Prescaled Outputs**

- ETSEL - This selects which of the possible events trigger an interrupt or start an ADC conversion.
- ETPS - This programs the event prescaling options mentioned above.
- ETFLG - These are flag bits indicating status of the selected and prescaled events.
- ETCLR - These bits allow clearing the flag bits in the ETFLG register using software.
- ETFRC - These bits allow software forcing of an event. Useful for debugging or software intervention.
- ETINTPS - This programs the interrupt event prescaling options, supporting count and period up to 15 events.
- ETSOCPS - This programs the SOC event prescaling options, supporting count and period up to 15 events.
- ETCNTINITCTL - These bits enable ETCNTINIT initialization using SYNC event or using software force.
- ETCNTINIT - These bits allow initializing INT/SOCA/SOCB counters on SYNC events (or software force) with user programmed value.

A more detailed look at how the various register bits interact with the Interrupt and ADC start of conversion logic are shown in Figure 19-47, Figure 19-48, and Figure 19-49.

Figure 19-47 shows the event-trigger's interrupt generation logic. The interrupt-period (ETPS[INTPRD]) bits specify the number of events required to cause an interrupt pulse to be generated. The choices available are:

- Do not generate an interrupt.
- Generate an interrupt on every event.
- Generate an interrupt on every second event.
- Generate an interrupt on every third event.

The selection made on ETPS[INTPSEL] bit determines whether ETINTPS register, INTCNT2 and INTPRD2 bit fields determine frequency of events (interrupt once every 0-15 events).

The event that can cause an interrupt is configured by the interrupt selection (ETSEL[INTSEL]) and (ETSEL[INTSELCMP]) bits. The event can be one of the following:

- Time-base counter equal to zero (TBCTR = 0x00).
- Time-base counter equal to period (TBCTR = TBPRD).
- Time-base counter equal to zero or period (TBCTR = 0x00 || TBCTR = TBPRD).
- Time-base counter equal to the compare A register (CMPA) when the timer is incrementing.
- Time-base counter equal to the compare A register (CMPA) when the timer is decrementing.
- Time-base counter equal to the compare B register (CMPB) when the timer is incrementing.
- Time-base counter equal to the compare B register (CMPB) when the timer is decrementing.
- Time-base counter equal to the compare C register (CMPC) when the timer is incrementing.
- Time-base counter equal to the compare C register (CMPC) when the timer is decrementing.
- Time-base counter equal to the compare D register (CMPD) when the timer is incrementing.
- Time-base counter equal to the compare D register (CMPD) when the timer is decrementing.

The number of events that have occurred can be read from the interrupt event counter ETPS[INTCNT] or ETINTPS[INTCNT2] register bits based off of the selection made using ETPS[INTPSEL]. That is, when the specified event occurs the ETPS[INTCNT] or ETINTPS[INTCNT2] bits are incremented until the bits reach the value specified by ETPS[INTPRD] or ETINTPS[INTPRD2] determined again by the selection made in ETPS[INTPSEL]. When ETPS[INTCNT] = ETPS[INTPRD], the counter stops counting and the counter output is set. The counter is only cleared when an interrupt is sent to the interrupt controller.

When ETPS[INTCNT] reaches ETPS[INTPRD], the following behavior occurs. [The following behavior is also applicable to ETINTPS[INTCNT2] and ETINTPS[INTPRD2]:

- If interrupts are enabled, ETSEL[INTEN] = 1 and the interrupt flag is clear, ETFLG[INT] = 0, then an interrupt pulse is generated and the interrupt flag is set, ETFLG[INT] = 1, and the event counter is cleared ETPS[INTCNT] = 0. The counter begins counting events again.
- If interrupts are disabled, ETSEL[INTEN] = 0, or the interrupt flag is set, ETFLG[INT] = 1, the counter stops counting events when the counter reaches the period value ETPS[INTCNT] = ETPS[INTPRD].
- If interrupts are enabled, but the interrupt flag is already set, then the counter holds the output high until the ENTFLG[INT] flag is cleared. This allows for one interrupt to be pending while one is serviced.

Writing a 0 to the INTPRD bits automatically clears the counter (INTCNT = 0) and the counter output resets (so no interrupts are generated). For all other writes to INTPRD, INTCNT retains the previous value. INTCNT resets when INTCNT overflows. Writing a 1 to the ETFRC[INT] bit increments the event counter INTCNT. The counter behaves as previously described when INTCNT = INTPRD. When INTPRD = 0, the counter is disabled and hence no events are detected and the ETFRC[INT] bit is also ignored. The same applies to ETINTPS[INTCNT2] and ETINTPS[INTPRD2].

The previous definition means that an interrupt on every event, on every second event, or on every third event if using the INTCNT and INTPRD can be generated. An interrupt on every event up to 15 events if using the INTCNT2 and INTPRD2 can be generated.

The INTCNT2 value can be initialized with the value from ETCNTINIT[INTINIT] based on the selection made in ETCNTINITCTL[INTINITEN]. When ETCNTINITCTL[INTINITEN] is set, then initialization of INTCNT2 counter with contents of ETCNTINIT[INTINIT] on a SYNC event or software force is determined by ETCNTINITCTL[INTINITFRC].





Figure 19-47. Event-Trigger Interrupt Generator


Figure 19-48 shows the operation of the event-trigger's start-of-conversion-A (SOCA) pulse generator. The enhancements include SOCASELCMP and SOCBSELCMP bit fields defined in the ETSEL register enable CMPC and CMPD events respectively to cause a start of conversion. The ETPS[SOCPSSEL] bit field determines whether SOCACNT2 and SOCAPRD2 take control or not. The ETPS[SOCACNT] counter and ETPS[SOCAPRD] period values behave similarly to the interrupt generator except that the pulses are continuously generated. That is, the pulse flag ETFLG[SOCA] is latched when a pulse is generated, but the interrupt generator does not stop further pulse generation. The enable and disable bit ETSEL[SOCAEN] stops pulse generation, but input events can still be counted until the period value is reached as with the interrupt generation logic. The event that triggers an SOCA and SOCB pulse can be configured separately in the ETSEL[SOCASEL] and ETSEL[SOCSSEL] bits. The possible events are the same events that can be specified for the interrupt generation logic with the addition of the DCAEVT1.soc and DCBEVT1.soc event signals from the digital compare (DC) submodule. The SOCACNT2 initialization scheme is very similar to the interrupt generator with respective enable, value initialize and SYNC or software force options.



NOTE: The DCAEVT1.soc signals are generated by the Digital Compare (DC) submodule in [Section 19.11](#).

**Figure 19-48. Event-Trigger SOCA Pulse Generator**

[Figure 19-49](#) shows the operation of the event-trigger's start-of-conversion-B (SOCB) pulse generator. The event-trigger's SOCB pulse generator operates the same way as the SOCA.



NOTE: The DCBEVT1.soc signals are generated by the Digital Compare (DC) submodule in [Section 19.11](#).

**Figure 19-49. Event-Trigger SOCB Pulse Generator**



### 19.11 Digital Compare (DC) Submodule

Figure 19-50 illustrates where the digital compare (DC) submodule signals interface to other submodules in the ePWM system.

The eCAP input signals are sourced from the Input X-BAR signals as shown in Figure 19-51.

On this device, any of the GPIO pins can be flexibly mapped to be the trip-zone input and trip inputs to the trip-zone submodule and digital compare submodule. The Input X-BAR Input Select (INPUTxSELECT) register defines which GPIO pins gets assigned to be the trip-zone inputs / trip inputs.

The digital compare (DC) submodule compares signals external to the ePWM module (for instance, CMPSSx signals from the analog comparators) to directly generate PWM events/actions which then feed to the event-trigger, trip-zone, and time-base submodules. Additionally, blanking window functionality is supported to filter noise or unwanted pulses from the DC event signals.

#### Note

The user is responsible for driving the correct state on the selected pin before enabling the clock and configuring the trip input for the respective ePWM peripheral to avoid spurious latch of the TRIP signal.




Figure 19-50. Digital-Compare Submodule High-Level Block Diagram




Figure 19-51. GPIO MUX-to-Trip Input Connectivity

### 19.11.1 Purpose of the Digital Compare Submodule

The key functions of the digital compare submodule are:

- Analog comparator (COMP) module outputs fed through the Input X-BAR, EPWM X-BAR, externally using the GPIO peripheral, interrupt controller signals, ECC error signals, TZ1,  $\overline{TZ2}$ , and  $\overline{TZ3}$  inputs generate Digital Compare A High/Low (DCAH, DCAL) and Digital Compare B High/Low (DCBH, DCBL) signals.
- DCAH/L and DCBH/L signals trigger events that can then either be filtered or applied directly to the trip-zone, event-trigger, and time-base submodules to:
  - generate a trip zone interrupt
  - generate an ADC start of conversion
  - force an event
  - generate a synchronization event for synchronizing the ePWM module TBCTR.
- Event filtering (blanking window logic) can optionally blank the input signal to remove noise.

### 19.11.2 Enhanced Trip Action Using CMPSS

To allow multiple CMPSS at a time to affect DCA/BEVTx events and trip actions, there is a OR logic to bring together ALL trip inputs (up to 15) from sources external to the ePWM module and feed into DCAH, DCAL, DCBH, and DCBL as a “combinational input” using the DCTRIPSEL register. This is configured by selecting “Trip combination input” (value of 0xF) in the DCTRIPSEL register.

There is a discrete choice of which trip inputs to put through the combinational logic for generating the DCAH, DCAL, DCBH, and DCBL signals. This is achieved using the DCAHTRIPSEL, DCALTRIPSEL, DCBHTRIPSEL, and DCBLTRIPSEL register selections. Inputs selected for combinational input are passed through to the DCTRIPSEL register.

### 19.11.3 Using CMPSS to Trip the ePWM on a Cycle-by-Cycle Basis

When using the CMPSS to trip the ePWM on a cycle-by-cycle basis, steps can be taken to prevent an asserted comparator trip state in one PWM cycle from extending into the following cycle. The CMPSS can be used to signal a trip condition to the downstream ePWM modules. For applications like peak current mode control, only one trip event per PWM cycle is expected. Under certain conditions, it is possible for a sustained or late trip event (arriving near the end of a PWM cycle) to carry over into the next PWM cycle if precautions are not taken. If either the CMPSS Digital Filter or the ePWM Digital Compare (DC) submodule is configured to qualify the comparator trip signal, “N” number of clock cycles of qualification are introduced before the ePWM trip logic can respond to logic changes of the trip signal. Once an ePWM trip condition is qualified, the trip condition remains active for N clock cycles after the comparator trip signal has de-asserted. If a qualified comparator trip signal remains asserted within N clock cycles prior to the end of a PWM cycle, the trip condition is not cleared until after the following PWM cycle has started. Thus, the new PWM cycle detects a trip condition as soon as the cycle begins.

To avoid this undesired trip condition, the application can take steps to make sure that the qualified trip signal seen by the ePWM trip logic is deasserted prior to the end of each PWM cycle. This can be accomplished through various methods:

- Design the system such that a comparator trip is not asserted within N clock cycles prior to the end of the PWM cycle.
- Activate blanking of the comparator trip signal using the ePWM event filter at least two clock cycles prior to the PWMSYNCPER signal and continue blanking for at least N clock cycles into the next PWM cycle.
- If the CMPSS COMPxLATCH path is used, clear the COMPxLATCH at least N clock cycles prior to the end of the PWM cycle. The latch can be cleared by software (using COMPSTSCLR) or by generating an early PWMSYNCPER signal. The ePWM modules on this device include the ability to generate PWMSYNCPER upon a CMPC or CMPD match (using HRPCTL) for arbitrary PWMSYNCPER placement within the PWM cycle.

### 19.11.4 Operation Highlights of the Digital Compare Submodule

The following sections describe the operational highlights and configuration options for the digital compare submodule.

#### 19.11.4.1 Digital Compare Events

As described in [Section 19.11.1](#), trip zone inputs ( $\overline{TZ1}$ ,  $\overline{TZ2}$ , and  $\overline{TZ3}$ ) and CMPSSx signals from the analog comparator (COMP) module can be selected using the DCTRIPSEL bits to generate the Digital Compare A High and Low (DCAH/L) and Digital Compare B High and Low (DCBH/L) signals. Then, the configuration of the TZDCSEL register qualifies the actions on the selected DCAH/L and DCBH/L signals, which generate the DCAEVT1/2 and DCBEVT1/2 events (Event Qualification A and B).

#### Note

The  $\overline{TZn}$  signals, when used as a DCEVT tripping functions, are treated as a normal input signal and can be defined to be active-high or active-low inputs. ePWM outputs are asynchronously tripped when either the  $\overline{TZn}$ , DCAEVTx.force, or DCBEVTx.force signals are active. For the condition to remain latched, a minimum of  $3 \times \text{TBCLK}$  sync pulse width is required. If pulse width is  $< 3 \times \text{TBCLK}$  sync pulse width, the trip condition can or can not get latched by CBC or OST latches.

The DCAEVT1/2 and DCBEVT1/2 events can then be filtered to provide a filtered version of the event signals (DCEVTFILT) or the filtering can be bypassed. Filtering is discussed further in [Event Filtering](#). Either the DCAEVT1/2 and DCBEVT1/2 event signals or the filtered DCEVTFILT event signals can generate a force to the trip zone module, a TZ interrupt, an ADC SOC, or a PWM sync signal.

- **force signal:** DCAEVT1/2.force signals force trip zone conditions which either directly influence the output on the EPWMxA pin (using TZCTL, TZCTLDCA, TZCTLDCB register configurations) or, if the DCAEVT1/2 signals are selected as one-shot or cycle-by-cycle trip sources (using the TZSEL register), the DCAEVT1/2.force signals can effect the trip action using the TZCTL or TZCTL2 register configurations. The DCBEVT1/2.force signals behaves similarly, but affect the EPWMxB output pin instead of the EPWMxA output pin.

The priority of conflicting actions on the TZCTL, TZCTL2, TZCTLDCA and TZCTLDCB registers is as follows (highest priority overrides lower priority):

Output EPWMxA:

- TZA (highest) -> DCAEVT1 -> DCAEVT2 (lowest)
- TZAU (highest) -> DCAEVT1U -> DCAEVT2U (lowest)
- TZAD (highest) -> DCAEVT1D -> DCAEVT2D (lowest)

Output EPWMxB:

- TZB (highest) -> DCBEVT1 -> DCBEVT2 (lowest)
- TZBU (highest) -> DCBEVT1U -> DCBEVT2U (lowest)
- TZBD (highest) -> DCBEVT1D -> DCBEVT2D (lowest)

- **interrupt signal:** DCAEVT1/2.interrupt signals generate trip zone interrupts to the interrupt controller. To enable the interrupt, set the DCAEVT1, DCAEVT2, DCBEVT1, or DCBEVT2 bits in the TZEINT register. Once one of these events occurs, an EPWMxTZINT interrupt is triggered, and the corresponding bit in the TZCLR register must be set to clear the interrupt.
- **soc signal:** The DCAEVT1.soc signal interfaces with the event-trigger submodule and can be selected as an event which generates an ADC start-of-conversion-A (SOCA) pulse using the ETSEL[SOCASEL] bit. Likewise, the DCBEVT1.soc signal can be selected as an event which generates an ADC start-of-conversion-B (SOCB) pulse using the ETSEL[SOCBSEL] bit.
- **sync signal:** The DCAEVT1.sync and DCBEVT1.sync events are ORed with the EPWMxSYNCl input signal and the TBCTL[SWFSYNC] signal to generate a synchronization pulse to the time-base counter.

Figure 19-52 and Figure 19-53 show how the DCxEVT1, DCxEVT2, or DCEVTFLT signals are processed to generate the digital compare A and B event force, interrupt, soc and sync signals.

In some of the applications like Phase Shifted Full Bridge (PSFB) Converters, it is required that different actions are taken on a CBC trip event and an OST trip event. This can be achieved using the DCxEVT1LAT.

- This latch can be cleared on CNT = 0, CTR = PRD, and CNT = 0 OR CTR = PRD events based on the setting of DCxCTL.EVTy.LATCLRSEL setting. This is similar to CBC latch clear mechanism.
- DCxEVTy.force signal can be chosen to be either the latched version or the unlatched version based on DCxCTL.EVTyLATSEL value.
- The status of DCxEVTyLAT signal can be accessed by reading DCxCTL.EVTyLAT field.




Figure 19-52. DCxEVT1 Event Triggering




Figure 19-53. DCxEVT2 Event Triggering

### 19.11.4.2 Event Filtering

**Blank Control Logic:** The DCAEVT1/2 and DCBEVT1/2 events can be filtered using event filtering logic to remove noise by optionally blanking events for a certain period of time. This is useful for cases where the analog comparator outputs can be selected to trigger DCAEVT1/2 and DCBEVT1/2 events, and the blank control logic is used to filter out potential noise on the signal prior to tripping the PWM outputs or generating an interrupt or ADC start-of-conversion. Blank control logic is used to define a blanking window, which ignores all event occurrences on the signal while the window is active. The blanking window is configured in the DCFCTL, DCFOFFSET, and DCFWINDOW registers. The DCFCTL register enables the blanking window and aligns the blanking window to either a CTR = PRD pulse or a CTR = 0 pulse or both CTR = PRD and CTR = 0 as specified by DCFCTL[PULSESEL]. DCFCTL[SRCSSEL] selects the DCxEV<sub>Ty</sub> event source for the DCEVTFILT signal. An offset value in TBCLK counts is programmed into the DCFOFFSET register, which determines at what point after the CTR = PRD or CTR = 0 pulse the blanking window starts. The duration of the blanking window, in number of TBCLK counts after the offset counter expires, is written to the DCFWINDOW register. Before and after the blanking window ends, events can generate soc, sync, interrupt, and force signals as before. Figure 19-54 shows the details of the event filtering logic.




Figure 19-54. Event Filtering

**Capture Control Logic:** The event filtering can also capture the TBCTR value of the selected DCxEV<sub>Ty</sub> event as configured in the DCCAPCTL register. When capture control logic is enabled, the selected DCxEV<sub>Ty</sub> event triggers capture of the TBCTR to the active register. The CPU reads directly from the active register unless shadow mode is enabled by DCCAPCTL[SHDWMODE]. When shadow mode is enabled, the active register information is copied to shadow register on the event specified by DCFCTL[PULSESEL], and the CPU reads from the shadow register. After the selected DCxEV<sub>Ty</sub> event, no further capture events occur until the event specified by DCCAPCTL[CAPMODE]. The CAPMODE can be configured two ways: (1) no further capture events occur until the event defined by DCFCTL[PULSESEL] or (2) no further capture events occur until the compare-event flag at DCCAPCTL[CAPSTS] is cleared by DCCAPCTL[CAPCLR].

#### Note

You must configure the ePWM blanking window appropriately so that the Trip Input stays valid for at least 3 ePWM cycles after the blanking window has expired.

Figure 19-55 illustrates several timing conditions for the offset and blanking window within an ePWM period. Notice that if the blanking window crosses the CTR = 0 or CTR = PRD boundary, the next window still starts at the same offset value after the CTR = 0 or CTR = PRD pulse.




Figure 19-55. Blanking Window Timing Diagram

### BLANKPULSEMIX Signals

The DCFCTL MUX (available for Blank Control Logic and Capture Control Logic) has new options that allows the mux to select the BLANKPULSEMIX signal. The BLANKPULSEMIX signal is used, if the signal is selected by DCFCTL[PULSESEL]



### 19.11.4.3 Valley Switching

Event filtering depicts the valley switching function along with the event filtering logic described in Event Filtering. This function can be used to achieve programmable valley switching without any additional external circuitry. This module provides an on-chip hardware mechanism that can:

- Capture the oscillation period
- Accurately delay the PWM switching instant
- Allow a programmable number of edges before the delay takes effect
- Provide multiple choices of triggers and events
- Allow easy adaptability for optimum performance under changing system/operating conditions

The DCxEVTy signal needs further processing to support valley switching. Here is a brief description of how valley switching function is enabled:

1. Select one of the DCxEVTy events as input to the valley switching block (DCFCTL[SRSEL]) with an option to add the blanking window (Blank Control Logic). This is where the comparator output (or external input) above is selected as an input to the valley switching block.
2. Configure the edge filter to capture 'n' rising, falling or both edges through the edge selection logic (DCFCTL[EDGEMODE, EDGECOUNT]).
3. Select the correct event to reset and restart the edge filter (VCAPCTL[TRIGSEL]). Edge capturing event is triggered or armed by this selected edge.
4. Enable valley capture logic (VCAPCTL[VCAPE]).
5. Select the start edge that indicates the start of capture for oscillation period measurement (VCNTCFG[STARTEDGE]). This is where the 16-bit counter starts counting.
6. Select the stop edge (VCNTCFG[STOPEDGE]) that indicates the edge at which the 16-bit counter stops counting. The captured counter value (CNTVAL) provides oscillation period information.
  - The STOPEDGE value must always be greater than STARTEDGE value.
7. Configure and apply the captured delay (CNTVAL) to the edge filtered DCxEVTy signal. The CNTVAL value can be applied as is or applied in conjunction with a software programmed value (useful for offset adjustment) (SWVDELVAL) or only a fraction of the delay can be applied with or without SWVDELVAL. This is useful to correctly apply a delay corresponding to the valley point. (VCAPCTL[VDELAYDIV])
8. Configure VCAPCTL[EDGEFILTDLYSEL] to apply hardware delay based on the captured value above.

Once the counter is stopped, counter value is copied into CNTVAL register and counter is reset to zero. No further captures are done until the logic is triggered again by occurrence of event selected by VCAPCTL[TRIGSEL]. In this implementation, the software trigger is used as the source for VCAPCTL[TRIGSEL]. Upon occurrence of the trigger event, irrespective of the current status of the counter, the counter is reset and starts counting from zero upon occurrence of the STARTEDGE. Similarly, upon occurrence of the trigger event, the edge filter is reset and starts counting from zero upon occurrence of the STARTEDGE.

Output from the valley switching block (DCEVTFILT) is then used to synchronize the PWM time-base. The process is shown in [Figure 19-56](#).

---

#### Note

A specific application example showcasing the usage of valley switching hardware and software is available in C2000Ware.

---



### 19.12 ePWM Crossbar (X-BAR)

Figure 19-57 shows the architecture of the ePWM Crossbar (X-BAR). This module enables selection of various trigger sources into any of the eight dedicated EPWM trips inputs, namely the TRIP4, TRIP5, TRIP7, TRIP8, TRIP9, TRIP10, TRIP11, and TRIP12.

**Note**

Refer to the *Crossbar (X-BAR)* chapter for more information on the X-BAR modules, including X-BAR flags.





Figure 19-57. ePWM X-BAR

## 19.13 Applications to Power Topologies

An ePWM module has all the local resources necessary to operate completely as a standalone module or to operate in synchronization with other identical ePWM modules.

### 19.13.1 Overview of Multiple Modules

Previously in this chapter, all discussions have described the operation of a single module. To facilitate the understanding of multiple modules working together in a system, the ePWM module described in reference is represented by the more simplified block diagram shown in Figure 19-58. This simplified ePWM block shows only the key resources needed to explain how a multiswitch power topology is controlled with multiple ePWM modules working together.



**Figure 19-58. Simplified ePWM Module**

### 19.13.2 Key Configuration Capabilities

The key configuration choices available to each module are as follows:

- Options for SyncIn
  - Load own counter with phase register on an incoming sync strobe—enable (EN) switch closed
  - Do nothing or ignore incoming sync strobe—enable switch open
  - Sync flow-through - SyncOut connected to SyncIn
  - Sync Source mode, provides a sync at PWM boundaries—SyncOut connected to CTR = PRD
  - Sync Source mode, provides a sync at any programmable point in time—SyncOut connected to CTR = CMPB
  - Module is in standalone mode and provides no sync to other modules—SyncOut connected to X (disabled)
- Options for SyncOut
  - Sync flow-through - SyncOut connected to SyncIn
  - Sync Source mode, provides a sync at PWM boundaries—SyncOut connected to CTR = PRD
  - Sync Source mode, provides a sync at any programmable point in time—SyncOut connected to CTR = CMPB
  - Module is in standalone mode and provides no sync to other modules—SyncOut connected to X (disabled)

For each choice of SyncOut, a module can also choose to load the counter with a new phase value on a SyncIn strobe input or choose to ignore the value (that is, by the enable switch). Although various combinations are possible, the two most common—Sync Source module and Sync Receiver module modes—are shown in [Figure 19-59](#).





Figure 19-59. EPWM1 Configured as a Typical Sync Source, EPWM2 Configured as a Sync Receiver

### 19.13.3 Controlling Multiple Buck Converters With Independent Frequencies

One of the simplest power converter topologies is the buck. A single ePWM module configured as a sync source can control two buck stages with the same PWM frequency. If independent frequency control is required for each buck converter, then one ePWM module must be allocated for each converter stage. Figure 19-60 shows four buck stages, each running at independent frequencies. In this case, all four ePWM modules are configured as Sync Sources and no synchronization is used. Figure 19-61 shows the waveforms generated by the setup shown in Figure 19-60; note that only three waveforms are shown, although there are four stages.



A.  $\phi = X$  indicates value in phase register is a "don't care"

**Figure 19-60. Control of Four Buck Stages. Here  $F_{PWM1} \neq F_{PWM2} \neq F_{PWM3} \neq F_{PWM4}$**





Figure 19-61. Buck Waveforms for Control of Four Buck Stages (Note: Only three bucks shown here)

### 19.13.4 Controlling Multiple Buck Converters With Same Frequencies


If synchronization is a requirement, ePWM module 2 is configured as a sync receiver and operates at integer multiple (N) frequencies of module 1. The sync signal from sync source to sync receiver makes sure these modules remain locked. Figure 19-62 shows such a configuration; Figure 19-63 shows the waveforms generated by the configuration.



A.  $\phi = X$  indicates value in phase register is a "don't care"

**Figure 19-62. Control of Four Buck Stages. (Note:  $F_{PWM2} = N \times F_{PWM1}$ )**





A. Starts ADC conversion.

**Figure 19-63. Buck Waveforms for Control of Four Buck Stages (Note:  $F_{PWM2} = F_{PWM1}$ )**

### 19.13.5 Controlling Multiple Half H-Bridge (HNB) Converters

Topologies that require control of multiple switching elements can also be addressed with these same ePWM modules. It is possible to control a Half-H bridge stage with a single ePWM module. This control can be extended to multiple stages. Figure 19-64 shows control of two synchronized Half-H bridge stages where stage 2 can operate at integer multiple (N) frequencies of stage 1. Figure 19-65 shows the waveforms generated by the configuration shown in Figure 19-64.

ePWM module 2 (sync receiver) is configured for Sync flow-through; if required, this configuration allows for a third Half-H bridge to be controlled by ePWM module 3 and also, most importantly, to remain in synchronization with sync source ePWM module 1.




Figure 19-64. Control of Two Half-H Bridge Stages ( $F_{PWM2} = N \times F_{PWM1}$ )




Figure 19-65. Half-H Bridge Waveforms for Control of Two Half-H Bridge Stages (Note: Here  $F_{PWM2} = F_{PWM1}$ )

### 19.13.6 Controlling Dual 3-Phase Inverters for Motors (ACI and PMSM)

The idea of multiple modules controlling a single power stage can be extended to the 3-phase inverter case. In such a case, six switching elements are controlled using three PWM modules, one for each leg of the inverter. Each leg must switch at the same frequency and all legs must be synchronized. A sync receivers configuration easily addresses this requirement. Figure 19-66 shows how six PWM modules control two independent 3-phase inverters; each running a motor.

As in the cases shown in the previous sections, we have a choice of running each inverter at a different frequency (module 1 and module 4 are sync sources as in Figure 19-66), or both inverters can be synchronized by using one sync source (module 1) and five sync receivers. In this case, the frequency of modules 4, 5, and 6 (all equal) can be integer multiples of the frequency for modules 1, 2, and 3 (also all equal).




Figure 19-66. Control of Dual 3-Phase Inverter Stages as Is Commonly Used in Motor Control





Figure 19-67. 3-Phase Inverter Waveforms for Control of Dual 3-Phase Inverter Stages (Only One Inverter Shown)

### 19.13.7 Practical Applications Using Phase Control Between PWM Modules

So far, none of the examples have made use of the phase register (TBPHS). It has either been set to zero or a don't care. However, by programming appropriate values into TBPHS, multiple PWM modules can address another class of power topologies that rely on phase relationship between legs (or stages) for correct operation. As described in the time-base submodule section, a PWM module can be configured to allow a SyncIn pulse to cause the TBPHS register to be loaded into the TBCTR register. To illustrate this concept, [Figure 19-68](#) shows a sync source and sync receiver module with a phase relationship of 120° (that is, the sync receiver leads the sync source).



**Figure 19-68. Configuring Two PWM Modules for Phase Control**

[Figure 19-69](#) shows the associated timing waveforms for this configuration. Here,  $TBPRD = 600$  for both sync source and sync receiver. For the sync receiver,  $TBPHS = 200$  (that is,  $200/600 \times 360^\circ = 120^\circ$ ). Whenever the sync source generates a SyncIn pulse ( $CTR = PRD$ ), the value of  $TBPHS = 200$  is loaded into the sync receiver TBCTR register so the sync receiver time-base is always leading the sync source time-base by 120°.




Figure 19-69. Timing Waveforms Associated with Phase Control Between Two Modules

### 19.13.8 Controlling a 3-Phase Interleaved DC/DC Converter

A popular power topology that makes use of phase-offset between modules is shown in [Figure 19-70](#). This system uses three PWM modules, with module 1 configured as the sync source. To work, the phase relationship between adjacent modules must be  $F = 120^\circ$ . This is achieved by setting the sync receiver TBPHS registers 2 and 3 with values of 1/3 and 2/3 of the period value, respectively. For example, if the period register is loaded with a value of 600 counts, then TBPHS (sync receiver 2) = 200 and TBPHS (sync receiver 3) = 400. Both sync receiver modules are synchronized to the sync source module 1.

This concept can be extended to four or more phases, by setting the TBPHS values appropriately. The following formula gives the TBPHS values for N phases:

$$TBPHS(N,M) = (TBPRD/N) \times (M - 1)$$

Where:

N = number of phases

M = PWM module number

For example, for the 3-phase case (N = 3), TBPRD = 600,

TBPHS(3,2) = (600/3) × (2 - 1) = 200 (that is, Phase value for Sync Receiver module 2)

TBPHS(3,3) = 400 (that is, Phase value for Sync Receiver module 3)

[Figure 19-71](#) shows the waveforms for the configuration in [Figure 19-70](#).




Figure 19-70. Control of 3-Phase Interleaved DC/DC Converter







Figure 19-71. 3-Phase Interleaved DC/DC Converter Waveforms for Control of 3-Phase Interleaved DC/DC Converter

### 19.13.9 Controlling Zero Voltage Switched Full Bridge (ZVSFB) Converter

The example given in [Figure 19-72](#) assumes a static or constant phase relationship between legs (modules). In such a case, control is achieved by modulating the duty cycle. It is also possible to dynamically change the phase value on a cycle-by-cycle basis. This feature lends to controlling a class of power topologies known as *phase-shifted full bridge*, or *zero voltage switched full bridge*. Here the controlled parameter is not duty cycle (this is kept constant at approximately 50 percent); instead it is the phase relationship between legs. Such a system can be implemented by allocating the resources of two PWM modules to control a single power stage, which in turn requires control of four switching elements. [Figure 19-73](#) shows a sync source and sync receiver module combination synchronized together to control a full H-bridge. In this case, both sync source and sync receiver modules are required to switch at the same PWM frequency. The phase is controlled by using the sync receiver phase register (TBPHS). The sync source phase register is not used and therefore can be initialized to zero.



**Figure 19-72. Control of Full-H Bridge Stage ( $F_{PWM2} = F_{PWM1}$ )**




Figure 19-73. ZVS Full-H Bridge Waveforms

### 19.13.10 Controlling a Peak Current Mode Controlled Buck Module

Peak current control techniques offer a number of benefits like automatic over current limiting, fast correction for input voltage variations and reducing magnetic saturation. Figure 19-74 shows the use of ePWM1A along with the on-chip analog comparator for buck converter topology. The output current is sensed through a current sense resistor and fed to the positive terminal of the on-chip comparator. The internal programmable 12-bit DAC can be used to provide a reference peak current at the negative terminal of the comparator. Alternatively, an external reference can be connected at this input. The comparator output is an input to the Digital compare sub-module. The ePWM module is configured in such a way so as to trip the ePWM1A output as soon as the sensed current reaches the peak reference value. A cycle-by-cycle trip mechanism is used. Figure 19-75 shows the waveforms generated by the configuration.




Figure 19-74. Peak Current Mode Control of Buck Converter





Figure 19-75. Peak Current Mode Control Waveforms for Control of Buck Converter


### 19.13.11 Controlling H-Bridge LLC Resonant Converter

Various topologies of resonant converters are well-known in the field of power electronics for many years. In addition to these, H-bridge LLC resonant converter topology has recently gained popularity in many consumer electronics applications where high efficiency and power density are required. In this example, single channel configuration of ePWM1 is detailed, yet the configuration can easily be extended to multichannel. Here the controlled parameter is not duty cycle (this is kept constant at approximately 50 percent); instead the parameter is frequency. Although the deadband is not controlled and kept constant as 300ns (that is, 30 at 100MHz TBCLK), the user can update the deadband in real time to enhance the efficiency by adjusting enough time delay for soft switching.



NOTE 0 = X indicates value in phase register is a "don't care"

Figure 19-76. Control of Two Resonant Converter Stages



**P**  
**I** Indicates this event triggers an interrupt

**CB**  
**A** Indicates this event triggers an ADC start of conversion

Figure 19-77. H-Bridge LLC Resonant Converter PWM Waveforms

## 19.14 Register Lock Protection

The register lock protection mechanism is added to protect the critical ePWM registers from being corrupted by accidental writes in case of runaway code. The register EPWMLOCK contains the definition of Lock bits (Table 19-14 shows the lock bits and the corresponding registers). This register also has a KEY field; writes to this register succeed only if the KEY field is written with a value of 0xa5a5. Refer to the register descriptions for more details.

**Table 19-14. Lock Bits and Corresponding Registers**

Bit Field	Definition	Registers Locked
HRLOCK	HRPWM Register Set Lock	HRCNFG, HRPWR, HRMSTEP, HRPCTL
GLLOCK	Global Load Register Set Lock	GLDCTL, GLDCFG
TZCFGLOCK	TripZone Register Set Lock	TZSEL, TZDCSEL, TZCTL, TZCTL2, TZCTLDCA, TZCTLDCB, TZEINT
TZCLRLOCK	TripZone Clear Register Set Lock	TZCLR, TZCBCCLR, TZOSTCLR, TZFRC
DCLOCK	Digital Compare Register Set Lock	DCTRIPSEL, DCACTL, DCBCTL, DCFCTL, DCCAPCTL, DCAHTRIPSEL, DCALTRIPSEL, DCBHTRIPSEL, DCBLTRIPSEL

### Note

Due to the presence of the KEY field in the same register, only 32-bit writes succeed if the KEY matches. The 16-bit writes to the upper or lower half of this register are ignored.


### 19.15 High-Resolution Pulse Width Modulator (HRPWM)

Figure 19-78 shows a block diagram of the HRPWM. This module extends the time resolution capabilities of the conventionally derived digital pulse width modulator (PWM). HRPWM is typically used when PWM resolution falls below approximately 9-10 bits. The key features of HRPWM are:

- Extended time resolution capability
- Used in both duty cycle and phase-shift control methods
- Finer time granularity control or edge positioning using extensions to the Compare A, Compare B and Phase registers
- Implemented using the A and B signal path of PWM, that is, on the EPWMxA and EPWMxB output
- Dead band high-resolution control for falling and rising edge delay in half cycle clocking operation
- Self-check diagnostics software mode to check if the micro edge positioner (MEP) logic is running how designed
- Enables high-resolution output swapping on the EPWMxA and EPWMxB output
- Enables high-resolution output on EPWMxB signal output using inversion of EPWMxA signal output
- Enables high-resolution period, duty and phase control on the EPWMxA and EPWMxB output on devices with an ePWM module

**Note**


See the device data sheet to determine if your device has an ePWM module with high-resolution period support.



- A. From ePWM Time-base (TB) submodule
- B. From ePWM counter-compare (CC) submodule
- C. From ePWM Deadband (DB) submodule

**Figure 19-78. HRPWM Block Diagram**

The ePWM peripheral is used to perform a function mathematically equivalent to a digital-to-analog converter (DAC). As shown in Figure 19-79, the effective resolution for conventionally generated PWM is a function of PWM frequency (or period) and system clock frequency.



**Figure 19-79. Resolution Calculations for Conventionally Generated PWM**

If the required PWM operating frequency does not offer sufficient resolution in PWM mode, consider using HRPWM. As an example of improved performance offered by HRPWM, Table 19-15 shows resolution in bits for various PWM frequencies. These values assume a MEP step size of 180ps. See the device data sheet for typical and maximum performance specifications for the MEP.

**Table 19-15. Resolution for PWM and HRPWM**

PWM Frequency (kHz)	Regular Resolution (PWM) 100MHz EPWMCLK		High Resolution (HRPWM)	
	Bits	%	Bits	%
20	12.3	0.02	18.1	0.000
50	11	0.05	16.8	0.001
100	10	0.1	15.8	0.002
150	9.4	0.15	15.2	0.003
200	9	0.2	14.8	0.004
250	8.6	0.25	14.4	0.005
500	7.6	0.5	13.4	0.009
1000	6.6	1	12.4	0.018
1500	6.1	1.5	11.9	0.027
2000	5.6	2	11.4	0.036

Although each application can differ, typical low-frequency PWM operation (below 250kHz) does not require HRPWM. HRPWM capability is most useful for high-frequency PWM requirements of power conversion topologies such as:

- Single-phase buck, boost, and flyback
- Multiphase buck, boost, and flyback
- Phase-shifted full bridge
- Direct modulation of D-Class power amplifiers




### 19.15.1 Operational Description of HRPWM

The HRPWM is based on micro-edge positioner (MEP) technology. MEP logic is capable of positioning an edge very finely by sub-dividing one coarse system clock of a conventional PWM generator. The time step accuracy is on the order of 150ps. See the device data sheet for the typical MEP step size on a particular device. The HRPWM also has a self-check software diagnostics mode to check if the MEP logic is running as designed under all operating conditions. Details on software diagnostics and functions are in [Section 19.15.1.7](#).

[Figure 19-80](#) shows the relationship between one coarse system clock and edge position in terms of MEP steps, which are controlled using an 8-bit field in the Compare A extension register (CMPAHR). The same operating logic applies to CMPBHR as well.

To generate an HRPWM waveform, configure the ePWM registers to generate a conventional PWM of a given frequency and polarity. The HRPWM works together with the ePWM registers to extend edge resolution. Although many programming combinations are possible, only a few are needed and practical. These methods are described in [Section 19.15.1.8](#).




**Figure 19-80. Operating Logic Using MEP**

#### 19.15.1.1 Controlling the HRPWM Capabilities

The MEP of the HRPWM is controlled by six extension registers. These HRPWM registers are concatenated with the 16-bit TBPHS, TBPRD, CMPA, CMPBM, DBREDM, and DBFEDM registers used to control PWM operation.

- TBPHSHR - Time Base Phase High Resolution Register
- CMPAHR - Counter Compare A High Resolution Register; CMPAHR is for use with the AQ output of Channel A, and is not related to CMPA
- TBPRDHR - Time Base Period High Resolution Register. (available on some devices)
- CMPBHR - Counter Compare B High Resolution Register; CMPBHR is for use with the AQ output of Channel B, and is not related to CMPB
- DBREDHR - Dead-band Generator Rising Edge Delay High Resolution Register
- DBFEDHR - Dead-band Generator Falling Edge Delay High Resolution Register




A. Dependent upon your device, these registers can be mirrored and can be written to at two different memory locations.

**Figure 19-81. HRPWM Extension Registers and Memory Configuration**

**Note**

HRPWM capabilities on Deadband Rising Edge Delay and Falling Edge Delay is applicable only during dead band half cycle clocking Operation. The number of MEP steps is half in size [bits 15:9] than duty and phase high-resolution registers for the same reason.

HRPWM capabilities are controlled using the Channel A and B PWM signal path. HRPWM support on the Dead band signal path is available by properly configuring the HRCNFG2 register. shows how the HRPWM interfaces with the 8-bit extension registers.




A. These events are generated by the ePWM Digital Compare (DC) submodule based on the levels of the TRIPIN inputs.

**Figure 19-82. HRPWM System Interface**

### 19.15.1.2 HRPWM Source Clock

Each HRPWM module is clocked from the respective EPWMxCLK. HRCAL has a separate clock. For example, HRPWM1 is sourced from EPWM1CLK while HRPWM2 is clocked from the EPWM2CLK. Figure 19-83 shows the HRCAL and HRPWM modules are sourced from the respective ePWM clock source.



**Figure 19-83. HRPWM and HRCAL Source Clock**

### 19.15.1.3 Configuring the HRPWM

Once the ePWM has been configured to provide conventional PWM of a given frequency and polarity, the HRPWM is configured by programming the HRCNFG register in that particular ePWM module's register space. This register provides the following configuration options:

- Edge Mode** The MEP can be programmed to provide precise position control on the rising edge (RE), falling edge (FE) or both edges (BE) at the same time. FE and RE are used for power topologies requiring duty cycle control (CMPA or CMPB high-resolution control), while BE is used for topologies requiring phase shifting, for example, phase shifted full bridge (TBPHS or TBPRD high-resolution control).
- Control Mode** The MEP is programmed to be controlled either from the CMPAHR/CMPBHR register in case of duty cycle control or the TBPHSHR register (phase control). RE or FE control mode can be used with the CMPAHR or CMPBHR register. BE control mode can be used with the TBPHSHR register. When the MEP is controlled from the TBPRDHR register (period control), the duty cycle and phase can also be controlled using the respective high-resolution registers.
- Shadow Mode** This mode provides the same shadowing (double buffering) option as in regular PWM mode. This option is valid only when operating from the CMPAHR, CMPBHR, and TBPRDHR registers and can be chosen to be the same as the regular load option for the CMPA/CMPB register. If TBPHSHR is used, then this option has no effect.
- High-Resolution B Signal Control** The B signal path of an ePWM channel can generate a high-resolution output by outputting an inverted version of the high-resolution ePWMxA signal on the ePWMxB pin. A Type 2 or Type 4 HRPWM module can also enable high-resolution features on the B signal path independently of the A signal path as well.
- Swap ePWMxA and ePWMxB Outputs** This mode enables the swapping of the high-resolution A and B outputs. The mode selection allows either A and B Outputs Unchanged or A Output Comes Out On B and B Output Comes Out On A.

**Auto-  
conversion  
Mode**

This mode is used in conjunction with the scale factor optimization (SFO) software only. For a type 4 HRPWM module, below is a description of the Auto-conversion Mode taking CMPAHR as an example. If auto-conversion is enabled,  $\text{CMPAHR} = \text{fraction}(\text{PWMduty} \times \text{PWMperiod}) \ll 8$ . The scale factor optimization software calculates the MEP scale factor in the background code and automatically updates the HRMSTEP register with the calculated number of MEP steps per coarse step. The MEP Calibration Module then uses the values in the HRMSTEP and CMPAHR registers to automatically calculate the appropriate number of MEP steps represented by the fractional duty cycle and moves the high-resolution ePWM signal edge accordingly. If auto-conversion is disabled, the CMPAHR register behaves like a type 0 HRPWM module and  $\text{CMPAHR} = (\text{fraction}(\text{PWMduty} \times \text{PWMperiod}) \times \text{MEP Scale Factor} + 0.5) \ll 8$ . All calculations need to be performed by your code in this mode, and the HRMSTEP register is ignored. Auto-conversion for high-resolution period has the same behavior as auto-conversion for high-resolution duty cycle. Auto-conversion must always be enabled for high-resolution period mode.

---

**Note**

If the HRPWM module is configured in UP-DOWN counter mode, the shadow mode for the HRPWM registers must be set to load on both ZERO AND PERIOD. New values from the user are loaded to the shadow registers only at CTR = ZERO, but the shadow mode of for the registers must be set to both ZERO AND PERIOD. The CTR = PRD event is used for specific internal logic inside the HRPWM module.

Auto-conversion Mode performs the calculation for CMPBHR, DBREDHR, and DBFEDHR. The scale factor optimization software calculates the MEP scale factor in the background code and automatically updates the HRMSTEP register with the calculated number of MEP steps per coarse step. The MEP Calibration Module then uses the values in the HRMSTEP and CMPBHR or DBREDHR/DBFEDHR register to automatically calculate the appropriate number of MEP steps represented by the fractional components and moves the high-resolution ePWM signal edge accordingly. If auto-conversion is disabled, CMPBHR behaves the same as CMPAHR.  $\text{CMPBHR} = (\text{fraction}(\text{PWMduty} \times \text{PWMperiod}) \times \text{MEP Scale Factor} + 0.5) \ll 8$ .

You are expected to disable protection for both ePWM1 and HRPWM when the application requires access to either of these modules.

---

### 19.15.1.4 Configuring High-Resolution in Deadband Rising-Edge and Falling-Edge Delay

Once the ePWM has been configured to provide conventional PWM of a given frequency, polarity, and dead band enabled in half-cycle clocking mode, the high-resolution operation on dead band RED and FED lines are enabled by programming the HRCNFG2 register in that particular ePWM module register space. This register provides the following configuration options:

- Edge Mode** The MEP can be programmed to provide precise position control on the dead band rising edge (RED), dead band falling edge (FED), or both edges (rising edge of DBRED signal and falling edge of DBFED signal) at the same time.
- Control Mode** Selects the time event that loads the shadow value in the active register for DBRED and DBFED in high-resolution mode. Select the pulse to match the selection in the ePWM DBCTL[LOADREDMODE] and DBCTL[LOADFEDMODE] bits.

### 19.15.1.5 Principle of Operation

The MEP logic is capable of placing an edge in one of 255 (8 bits) discrete time steps (see the device data sheet for typical MEP step size). The MEP works with the TBM and CCM registers to be certain that time steps are applied and that edge placement accuracy is maintained over a wide range of PWM frequencies, system clock frequencies, and other operating conditions. Table 19-16 shows the typical range of operating frequencies supported by the HRPWM.

**Table 19-16. Relationship Between MEP Steps, PWM Frequency, and Resolution**

System (MHz)	MEP Steps Per EPWMCLK <sup>(1) (2) (3)</sup>	PWM Minimum (Hz) <sup>(4)</sup>	PWM Maximum (MHz)	Resolution at Maximum (Bits) <sup>(5)</sup>
60.0	93	916	3.00	10.9
70.0	79	1068	3.50	10.6
80.0	69	1221	4.00	10.4
90.0	62	1373	4.50	10.3
100.0	56	1526	5.00	10.1

(1) TBCLK = EPWMCLK.

(2) Table data based on a MEP time resolution of 180ps (this is an example value. See the device data sheet for MEP limits)

(3) MEP steps applied =  $T_{EPWMCLK}/180ps$  in this example.

(4) PWM minimum frequency is based on a maximum period value, (TBPRD = 65535). PWM mode is asymmetrical up-count.

(5) Resolution in bits is given for the maximum PWM frequency stated.


**19.15.1.5.1 Edge Positioning**

**Note**

The following example is presented using the [CMPA:CMPAHR] register combination. The theory of operation and equations are the same, if intending to use the [CMPBM:CMPBHRM] for duty cycle control.

In a typical power control loop, a digital controller issues a duty command, usually expressed in a per unit or percentage terms. Assume that for a particular operating point, the demanded duty cycle is 0.405 or 40.5% on time and the required converter PWM frequency is 1.25MHz. In conventional PWM generation with a system clock of 100MHz, the duty cycle choices are in the vicinity of 40.5%. As shown in Figure 19-84, a compare value of 32 counts (duty = 40%) is the closest to 40.5% that can be attained. This is equivalent to an edge position of 320ns instead of the desired 324ns. This data is shown in Table 19-17.

By utilizing the MEP, an edge position much closer to the desired point of 324ns can be achieved. Table 19-17 shows that in addition to the CMPA value, 22 steps of the MEP (CMPAHR register) positions the edge at 323.96ns, resulting in almost zero error. In this example, assume that the MEP has a step resolution of 180ps.



**Figure 19-84. Required PWM Waveform for a Requested Duty = 40.5%**

**Table 19-17. CMPA versus Duty (left), and [CMPA:CMPAHR] versus Duty (right)**

CMPA (count) <sup>(1) (2) (3)</sup>	Duty (%)	High Time (ns)	CMPA (count)	CMPAHR (count)	Duty (%)	High Time (ns)
28	<b>35.0</b>	280	32	18	<b>40.405</b>	323.24
29	<b>36.3</b>	290	32	19	<b>40.428</b>	323.42
30	<b>37.5</b>	300	32	20	<b>40.450</b>	323.60
31	<b>38.8</b>	310	32	21	<b>40.473</b>	323.78
32	<b>40.0</b>	320	32	22	<b>40.495</b>	323.96
33	<b>41.3</b>	330	32	23	<b>40.518</b>	324.14
34	<b>42.5</b>	340	32	24	<b>40.540</b>	324.32
			32	25	<b>40.563</b>	324.50
Required			32	26	<b>40.585</b>	324.68
32.40	<b>40.5</b>	324	32	27	<b>40.608</b>	324.86

(1) Assumed MEP step size for the above example = 180ps. See the device-specific data sheet for typical and maximum MEP values.  
 (2) TBCLK = 100MHz, 10ns  
 (3) For a PWM Period register value of 80 counts, PWM Period = 80 × 10ns = 800ns, PWM frequency = 1/800ns = 1.25MHz

### 19.15.1.5.2 Scaling Considerations

The mechanics of how to position an edge precisely in time has been demonstrated using the resources of the standard CMPA and MEP (CMPAHR) registers. In a practical application, however, it is necessary to seamlessly provide the CPU a mapping function from a per-unit (fractional) duty cycle to a final integer (non-fractional) representation that is written to the [CMPA:CMPAHR] register combination.

To do this, first examine the scaling or mapping steps involved. It is common in control software to express duty cycle in a per-unit or percentage basis. This has the advantage of performing all needed math calculations without concern for the final absolute duty cycle, expressed in clock counts or high time in nanoseconds (ns). Furthermore, it makes the code more transportable across multiple converter types running different PWM frequencies.

To implement the mapping scheme, a two-step scaling procedure is required.

#### Assumptions for this example:

TBCLK	= 10ns (100MHz)
PWM frequency	= 1.25MHz (1/800ns)
Required PWM duty cycle, <b>PWMDuty</b>	= 0.405 (40.5%)
PWM period in terms of coarse steps, <b>PWMPeriod</b> (800ns/10ns)	= 80
Number of MEP steps per coarse step at 180ps (10ns/180ps), <b>MEP_ScaleFactor</b>	= 55
Value to keep CMPAHR within the range of 1-255 and fractional rounding constant (default value)	= 0.5 (0080h in Q8 format)

#### Step 1: Percentage Integer Duty value conversion for CMPA register

CMPA register value	= $\text{int}(\text{PWMDuty} * \text{PWMPeriod})$ ; int means integer part
	= $\text{int}(0.405 * 80)$
	= $\text{int}(32.4)$
CMPA register value	= 32 (20h)

#### Step 2: Fractional value conversion for CMPAHR register

CMPAHR	= $(\text{frac}(\text{PWMDuty} * \text{PWMPeriod}) * \text{MEP\_ScaleFactor} + 0.5) \ll 8$ ; frac means fractional part
	= $(\text{frac}(32.4) * 55 + 0.5) \ll 8$ ; Shifting is to move the value to the high byte of CMPAHR.
	= $(0.4 * 55 + 0.5) \ll 8$
	= $(22 + 0.5) \ll 8$
	= $22.5 * 256$ ; Shifting left by 8 is the same as multiplying by 256.
	= 5760 (1680h)
CMPAHR	= 1680h CMPAHR value = 1600h (lower 8 bits are ignored by hardware).



---

### Note

If the AUTOCONV bit (HRCNFG.6) is set and the MEP\_ScaleFactor is in the HRMSTEP register, then CMPAHR / CMPBHR register value =  $\text{frac}(\text{PWMDuty} * \text{PWMperiod} < < 8)$ . The rest of the conversion calculations are performed automatically in hardware, and the correct MEP-scaled signal edge appears on the ePWM channel output. If AUTOCONV is not set, the above calculations must be performed by software.

The MEP scale factor (MEP\_ScaleFactor) varies with the system clock and DSP operating conditions. TI provides an MEP scale factor optimizing (SFO) software C function, which uses the built in diagnostics in each HRPWM and returns the best scale factor for a given operating point.

The scale factor varies slowly over a limited range so the optimizing C function can be run very slowly in a background loop.

The CMPA, CMPB, CMPAHR and CMPBHR registers are configured in memory so that the 32-bit data capability of the CPU can write this as a single concatenated value, that is, [CMPA:CMPAHR], [CMPB:CMPBHR], and so on.

The mapping scheme has been implemented in both C and assembly, as shown in [Section 19.15.1.8](#). The actual implementation takes advantage of the 32-bit CPU architecture and is somewhat different from the steps shown in [Section 19.15.1.5.2](#).

For time-critical control loops where every cycle counts, the assembly version is recommended. This is a cycle optimized function (11 EPWMCLK cycles) that takes a Q15 duty value as input and writes a single [CMPA:CMPAHR] value.


---

#### 19.15.1.5.3 Duty Cycle Range Limitation

In high-resolution mode, the MEP is not active for 100% of the PWM period and becomes operational:

- Three EPWMCLK cycles after the period starts when high-resolution period (TBPRDHR) control is not enabled.
- When high-resolution period (TBPRDHR) control is enabled using the HRPCTL register:
  - In up-count mode: three EPWMCLK cycles after the period starts until three EPWMCLK cycles before the period ends.
  - In up-down count mode: when counting up, three cycles after CTR = 0 until three cycles before CTR = PRD, and when counting down, three cycles after CTR = PRD until three cycles before CTR = 0.
- When using DBREDHR or DBFEDHR, DBRED or DBFED (the register corresponding to the edge with high-resolution displacement) must be greater than or equal to 7.

Duty cycle range limitations are illustrated in [Figure 19-85](#) to [Figure 19-88](#). This limitation imposes a duty cycle limit on the MEP. For example, precision edge control is not available all the way down to 0% duty cycle. When high-resolution period control is disabled, regular PWM duty control is fully operational down to 0% duty cycle despite the unavailability of HRPWM features in the first three cycles. In most applications, this cannot be an issue as the controller regulation point is usually not designed to be close to 0% duty cycle. To better understand the useable duty cycle range, see [Table 19-18](#). When high-resolution period control is enabled (HRPCTL[HRPE] = 1), the duty cycle must not fall within the restricted range; otherwise, there can be undefined behavior on the ePWMxA output.



**Figure 19-85. Low % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0)**

**Table 19-18. Duty Cycle Range Limitation for Three EPWMCLK/TBCLK Cycles**

PWM Frequency <sup>(1)</sup> (kHz)	3 Cycles Minimum Duty	3 Cycles Maximum Duty <sup>(2)</sup>
200	0.6%	99.4%
400	1.2%	98.8%
600	1.8%	98.2%
800	2.4%	97.6%
1000	3%	97%
1200	3.6%	96.4%
1400	4.2%	95.8%
1600	4.8%	95.2%
1800	5.4%	94.6%
2000	6%	94%

(1) EPWMCLK = TBCLK = 100MHz

(2) This limitation applies only if high-resolution period (TBPRDHR) control is enabled.

If the application demands HRPWM operation below the minimum duty cycle limitation, then the HRPWM can be configured to operate in count-down mode with the rising edge position (REP) controlled by the MEP when high-resolution period is disabled (HRPCTL[HRPE] = 0). This is illustrated in [Figure 19-86](#). In this configuration, the minimum duty cycle limitation is no longer an issue. However, there is a maximum duty limitation with same percent numbers as given in [Table 19-18](#).

#### CAUTION

If the application has enabled high-resolution period control (HRPCTL[HRPE] = 1), the duty cycle must not fall within the restricted range; otherwise, there can be undefined behavior on the ePWM output.




Figure 19-86. High % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0)




Figure 19-87. Up-Count Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 1)




Figure 19-88. Up-Down Count Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 1)

#### 19.15.1.5.4 High-Resolution Period

High-resolution period control using the MEP logic is supported on devices with a Type 1 ePWM module or greater.

#### Note

When high-resolution period control is enabled, on ePWMxA only, and not ePWMxB output and conversely, the non high-resolution output has  $\pm 1$  TBCLK cycle jitter in up-count mode and  $\pm 2$  TBCLK cycle jitter in up-down count mode.

The scaling procedure described for duty cycle in [Section 19.15.1.5.2](#) applies for high-resolution period as well:

#### Assumptions for this example:

TBCLK	= 10ns (100MHz)
Required PWM frequency	= 175kHz (period of 571.428)
Number of MEP steps per coarse step at 180ps (10ns/180ps), (MEP_ScaleFactor)	= 55
Value to keep TBPRDHR within range of 1-255 and fractional rounding constant (default value)	= 0.5 (0080h in Q8 format)

#### Problem:

In up-count mode:

- If TBPRD = 571, then PWM frequency = 174.82kHz (period =  $(571+1) * T_{TBCLK}$ ).
- If TBPRD = 570, then PWM frequency = 175.13kHz (period =  $(570+1) * T_{TBCLK}$ ).

In up-down count mode:

- If TBPRD = 286, then PWM frequency = 174.82kHz (period =  $(286*2) * T_{TBCLK}$ ).
- If TBPRD = 285, then PWM frequency = 175.44kHz (period =  $(285*2) * T_{TBCLK}$ ).

#### Solution:

With 55 MEP steps per coarse step at 180ps each:

#### Step 1: Percentage Integer Period value conversion for TBPRD register

$$\begin{aligned} \text{Integer period value} &= 571 * T_{TBCLK} \\ &= \text{int}(571.428) * T_{TBCLK} \\ &= \text{int}(\text{PWMperiod}) * T_{TBCLK} \end{aligned}$$

In up-count mode:

$$\begin{aligned} \text{TBPRD} &= 570 \text{ (TBPRD = period value - 1)} \\ &= 023Ah \end{aligned}$$

In up-down count mode:

$$\begin{aligned} \text{TBPRD} &= 285 \text{ (TBPRD = period value/2)} \\ &= 011Dh \end{aligned}$$

## Step 2: Fractional value conversion for TBPRDHR register

In up-count mode:

$$\text{TBPRDHR register value} = (\text{frac}(\text{PWMperiod}) * \text{MEP\_ScaleFactor} + 0.5)$$

If auto-conversion enabled and HRMSTEP =

$$\text{MEP\_ScaleFactor value (55):} = \text{frac}(\text{PWMperiod}) \ll 8 \text{ (Shifting is to move the value to the high byte of TBPRDHR)}$$

$$\begin{aligned} \text{TBPRDHR register value} &= \text{frac}(571.428) \ll 8 \\ &= 0.428 \times 256 \\ &= 6D00\text{h} \end{aligned}$$

The auto-conversion then automatically performs the calculation, such that TBPRDHR MEP delay is scaled by hardware to:

$$= ((\text{TBPRDHR}(15:0) \gg 8) \times \text{HRMSTEP} + 80\text{h}) \ll 8$$

$$= (006D\text{h} \times 55 + 80\text{h}) \gg 8$$

$$= (17EB\text{h}) \gg 8$$

$$\text{Period MEP delay} = 0017\text{h MEP Steps}$$

In up-down count mode:

$$\text{TBPRDHR register value} = (\text{frac}(\text{PWMperiod}) * \text{MEP\_ScaleFactor} + 0.5)$$

If auto-conversion enabled and HRMSTEP =

$$\text{MEP\_ScaleFactor value (55):} = \text{frac}(\text{PWMperiod} / 2) \ll 8 \text{ (Shifting is to move the value to the high byte of TBPRDHR)}$$

$$\begin{aligned} \text{TBPRDHR register value} &= \text{frac}(285.714) \ll 8 \\ &= 0.714 \times 256 \\ &= B600\text{h} \end{aligned}$$

The auto-conversion then automatically performs the calculation, such that TBPRDHR MEP delay is scaled by hardware to:

$$= ((\text{TBPRDHR}(15:0) \gg 8) \times \text{HRMSTEP} + 80\text{h}) \ll 8$$

$$= (00B6\text{h} \times 55 + 80\text{h}) \gg 8$$

$$= (279A\text{h}) \gg 8$$

$$\text{Period MEP delay} = 0027\text{h MEP Steps}$$

#### 19.15.1.5.4.1 High-Resolution Period Configuration

To use high-resolution period, the ePWMx module must be initialized in the exact order presented.

The following steps use CMPA with shadow registers and the corresponding HRCNFG bits for high-resolution operation on EPWMxA. For high-resolution operation on EPWMxB, make the appropriate substitutions with the B channel fields.

1. Enable ePWMx clock
2. Enable HRPWM clock
3. Disable TBCLKSYNC
4. Configure ePWMx registers - AQ, TBPRD, CC, and so on.
  - ePWMx can only be configured for up-count or up-down count modes. High-resolution period is not compatible with down-count mode.
  - TBPRD and CC registers must be configured for shadow loads.
  - CMPCTL[LOADAMODE]
    - In up-count mode: CMPCTL[LOADAMODE] = 1 (load on CTR = PRD)
    - In up-down count mode: CMPCTL[LOADAMODE] = 2 (load on CTR = 0 or CTR = PRD)
5. Configure the HRCNFG register such that:
  - HRCNFG[HRLOAD] = 2 (load on either CTR = 0 or CTR = PRD)
  - HRCNFG[AUTOCONV] = 1 (Enable auto-conversion)
  - HRCNFG[EDGMODE] = 3 (MEP control on both edges)
6. For TBPHS:TBPHSHR synchronization with high-resolution period, set both HRPCTL[TBPSHRLOADE] = 1 and TBCTL[PHSEN] = 1. In up-down count mode these bits must be set to 1 regardless of the contents of TBPHSHR.
7. Enable high-resolution period control (HRPCTL[HRPE] = 1)
8. Enable TBCLKSYNC
9. TBCTL[SWFSYNC] = 1
10. HRMSTEP must contain an accurate MEP scale factor (# of MEP steps per EPWMCLK coarse step) because auto-conversion is enabled. The MEP scale factor can be acquired using the SFO() function described in [Section 19.15.2](#).
11. To control high-resolution period, write to the TBPRDHR(M) registers.

---

#### Note

When high-resolution period mode is enabled, an EPWMxSYNC pulse introduces  $\pm 1$ -2 cycle jitter to the PWM ( $\pm 1$  cycle in up-count mode and  $\pm 2$  cycle in up-down count mode). Otherwise, the jitter occurs on every PWM cycle with the synchronization pulse.

When a software synchronization pulse can be issued only once during high-resolution period initialization. If a software sync pulse is applied while the PWM is running, the jitter appears on the PWM output at the time of the sync pulse.

---

### 19.15.1.6 Deadband High-Resolution Operation

---

**Note**

In up-count mode, the dead-band module is not available when any high-resolution mode is enabled.

---

**Assumptions for this example:**

System clock	= 10ns (100MHz)
Deadband enabled in half-cycle mode, TBCLK = EPWMCLK	
Required PWM frequency	1.33MHz (1/750ns)
Required PWM duty cycle	0.5 (50%)
Required Deadband Rising-Edge Delay	5% over duty
Required Deadband Rising-Edge Delay in ns	$(0.05 * 375ns) = 18.75ns$

---

**Note**

Similar to the duty cycle restrictions when using HRPWM, the DBRED and DBFED values must be greater than 3 to use high-resolution deadband.

---

**Deadband delay values as a function of DBFED and DBRED:**

When half-cycle clocking is enabled, the formula to calculate the falling-edge delay (FED) and rising-edge delay (RED) becomes:

$$FED = DBFED * TBCLK / 2$$

$$RED = DBRED * TBCLK / 2$$

**DBRED and DBFED calculated values:**

Required Deadband Rising-Edge Delay in ns = 18.75ns

$$DBRED = RED / (TBCLK / 2)$$

$$DBRED = 18.75ns/5ns$$

$$DBRED \text{ Required} = 3.75ns$$

With 55 MEP steps per coarse step at 180ps each:

**Step 1: Integer Deadband value conversion for DBREDM register**

Integer DBRED value	= int (RED / (TBCLK / 2))
	= int (3.75)
DBRED	= 3

**Step 2: Fractional value conversion for Deadband high-resolution register DBREDHR**

DBREDHR register value	= (frac(DBRED Required) * MEP_ScaleFactor + 0.5) << 8 (Shifting is to move the value to the high byte of DBREDHR)
	= (frac (3.75) * 55 + 0.5) << 8
	= (0.75 * 55 + 0.5) << 8
	= (41.75) * 256 Shifting left by 8 is the same as multiplying by 256.
DBREDHR value	= 29C0h MEP Steps
	Hardware ignores lower 9 bits in the above calculated DBREDHR value

---

**Note**

If the AUTOCONV bit (HRCNFG.6) is set and the MEP\_ScaleFactor is in the HRMSTEP register, then DBREDHR:DBRED = frac((required DB value) < <8). The rest of the conversion calculations are performed automatically in hardware, and the correct MEP-scaled signal edge appears on the ePWM channel output. If AUTOCONV is not set, the above calculations must be performed by software.

---

**19.15.1.7 Scale Factor Optimizing Software (SFO)**

The micro edge positioner (MEP) logic is capable of placing an edge in one of 255 discrete time steps. As previously mentioned, the size of these steps is on the order of 150ps (see the device data sheet for typical MEP step size on your device). The MEP step size varies based on worst-case process parameters, operating temperature, and voltage. MEP step size increases with decreasing voltage and increasing temperature and decreases with increasing voltage and decreasing temperature. Applications that use the HRPWM feature can use the TI-supplied MEP scale factor optimization (SFO) software function. The SFO function helps to dynamically determine the number of MEP steps per EPWMCLK period while the HRPWM is in operation.

To utilize the MEP capabilities effectively, the correct value for the MEP scaling factor needs to be known by the software. To accomplish this, the HRPWM module has built in self-check and diagnostic capabilities that can be used to determine the optimum MEP scale factor value for any operating condition. TI provides a C-callable library containing one SFO function that utilizes this hardware and determines the optimum MEP scale factor. As such, MEP control and diagnostics registers are reserved for TI use.

A detailed description of the SFO library - SFO\_TI\_Build\_V8.lib software can be found in [SFO Library Software - SFO TI\\_Build\\_V8.lib](#).



### 19.15.1.8 HRPWM Examples Using Optimized Assembly Code

The best way to understand how to use the HRPWM capabilities is through two real examples:

1. Simple buck converter using asymmetrical PWM (count-up) with active high polarity.
2. DAC function using simple R+C reconstruction filter.

The following examples all have initialization and configuration code written in C. To make these easier to understand, the #defines shown below are used.

[Example 19-2](#) assumes MEP step size of 150ps and does not use the SFO library.

#### **Example 19-2. #Defines for HRPWM Header Files**


```
// HRPWM (High Resolution PWM) //
=====
// HRCNFG
#define HR_Disable 0x0
#define HR_REP 0x1 // Rising Edge position
#define HR_FEP 0x2 // Falling Edge position
#define HR_BEP 0x3 // Both Edge position #define HR_CMP 0x0 // CMPAHR controlled
#define HR_PHS 0x1 // TBPHSHR controlled #define HR_CTR_ZERO 0x0 // CTR = Zero event
#define HR_CTR_PRD 0x1 // CTR = Period event
#define HR_CTR_ZERO_PRD 0x2 // CTR = ZERO or Period event
#define HR_NORM_B 0x0 // Normal ePWMxB output
#define HR_INVERT_B 0x1 // ePWMxB is inverted ePWMxA output
```

### 19.15.1.8.1 Implementing a Simple Buck Converter


In this example, the PWM requirements are:

- PWM frequency = 1MHz (that is, TBPRD = 100)
- PWM mode = asymmetrical, up-count
- Resolution = 12.7 bits (with a MEP step size of 150ps)

Figure 19-89 and Figure 19-90 show the required PWM waveform. As explained previously, configuration for the ePWM1 module is almost identical to the normal case except that the appropriate MEP options need to be enabled/selected.



**Figure 19-89. Simple Buck Controlled Converter Using a Single PWM**



**Figure 19-90. PWM Waveform Generated for Simple Buck Controlled Converter**

The example code shown consists of two main parts:

- Initialization code (executed once)
- Run time code (typically executed within an ISR)

Example 19-3 shows the Initialization code. The first part is configured for conventional PWM. The second part sets up the HRPWM resources.

This example assumes MEP step size of 150ps and does not use the SFO library.

Example 19-4 shows an assembly example of run-time code for the HRPWM buck converter.

### Example 19-3. HRPWM Buck Converter Initialization Code

```

void HrBuckDrvCnf(void)
{
// Config for conventional PWM first
EPwm1Regs.TBCTL.bit.PRDL = TB_IMMEDIATE;           // set Immediate load
EPwm1Regs.TBPRD = 100;                             // Period set for 1000kHz PWM
hrbuck_period = 200;                                // Used for Q15 to Q0 scaling
EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP;         // EPWM1 is the Sync Source
EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE;

EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;
EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1;
// Note: ChB is initialized here only for comparison purposes, it is not required

EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO;
EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;
EPwm1Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZERO;      // optional
EPwm1Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW;       // optional
EPwm1Regs.AQCTLA.bit.ZRO = AQ_SET;
EPwm1Regs.AQCTLA.bit.CAU = AQ_CLEAR;
EPwm1Regs.AQCTLB.bit.ZRO = AQ_SET;                // optional
EPwm1Regs.AQCTLB.bit.CBU = AQ_CLEAR;              // optional
// Now configure the HRPWM resources
EALLOW;                                           // Note these registers are protected
                                                    // and act only on ChA
EPwm1Regs.HRCNFG.all = 0x0;                       // clear all bits first
EPwm1Regs.HRCNFG.bit.EDGMODE = HR_FEP;            // Control Falling Edge Position
EPwm1Regs.HRCNFG.bit.CTLMODE = HR_CMP;            // CMPAHR controls the MEP
EPwm1Regs.HRCNFG.bit.HRLOAD = HR_CTR_ZERO;        // Shadow load on CTR=Zero
EDIS;
MEP_ScaleFactor = 66*256;                          // Start with typical Scale Factor
                                                    // value for 100MHz
                                                    // Note: Use SFO functions to update
                                                    // MEP_ScaleFactor dynamically
}

```

### Example 19-4. HRPWM Buck Converter Run-Time Code

```

EPWM1_BASE .set 0x6800
CMPAHR1 .set EPWM1_BASE+0x8
;=====
HRBUCK_DRV; (can execute within an ISR or loop)
;=====
    MOVW DP, #_HRBUCK_In
    MOVL XAR2,@_HRBUCK_In      ; Pointer to Input Q15 Duty (XAR2)
    MOVL XAR3,#CMPAHR1        ; Pointer to HRPWM CMPA reg (XAR3)

; Output for EPWM1A (HRPWM)
    MOV T,*XAR2 ; T <= Duty
    MPYU ACC,T,@_hrbuck_period ; Q15 to Q0 scaling based on Period
    MOV T,@_MEP_ScaleFactor    ; MEP scale factor (from optimizer s/w)
    MPYU P,T,@AL               ; P <= T * AL, Optimizer scaling
    MOVH @AL,P                 ; AL <= P, move result back to ACC
    ADD ACC, #0x080            ; MEP range and rounding adjustment
    MOVL *XAR3,ACC             ; CMPA: CMPAHR(31:8) <= ACC

; Output for EPWM1B (Regular Res) Optional - for comparison purpose only
    MOV *+XAR3[2],AH           ; Store ACCH to regular CMPB


```

### 19.15.1.8.2 Implementing a DAC Function Using an R+C Reconstruction Filter


In this example, the PWM requirements are:

- PWM frequency = 400kHz (that is, TBPRD = 250)
- PWM mode = Asymmetrical, Up-count
- Resolution = 14 bits (MEP step size = 150ps)

Figure 19-91 and Figure 19-92 show the DAC function and the required PWM waveform. As explained previously, configuration for the ePWM1 module is almost identical to the normal case except that the appropriate MEP options need to be enabled/selected.



**Figure 19-91. Simple Reconstruction Filter for a PWM-based DAC**



**Figure 19-92. PWM Waveform Generated for the PWM DAC Function**

The example code shown consists of two main parts:

- Initialization code (executed once)
- Run time code (typically executed within an ISR)

This example assumes a typical MEP\_SP and does not use the SFO library.

[Example 19-5](#) shows the Initialization code. The first part is configured for conventional PWM. The second part sets up the HRPWM resources.

[Example 19-6](#) shows an assembly example of run-time code that can execute in a high-speed ISR loop.

### Example 19-5. PWM DAC Function Initialization Code

```

void HrPwmDacDrvCnf(void)
{
// Config for conventional PWM first
EPwm1Regs.TBCTL.bit.PRDL = TB_IMMEDIATE;           // Set Immediate load
EPwm1Regs.TBPRD = 250;                             // Period set for 400kHz PWM
hrDAC_period = 250;                                 // Used for Q15 to Q0 scaling
EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP;
EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE;           // EPWM1 is the Sync Source

EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;
EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1;
// Note: ChB is initialized here only for comparison purposes, it is not required

EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO;
EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;
EPwm1Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZERO;    // optional
EPwm1Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW;     // optional

EPwm1Regs.AQCTLA.bit.ZRO = AQ_SET;
EPwm1Regs.AQCTLA.bit.CAU = AQ_CLEAR;
EPwm1Regs.AQCTLB.bit.ZRO = AQ_SET;              // optional
EPwm1Regs.AQCTLB.bit.CBU = AQ_CLEAR;           // optional
// Now configure the HRPWM resources
EALLOW;                                         // Note these registers are protected
                                                // and act only on ChA.
EPwm1Regs.HRCNFG.all = 0x0;                    // Clear all bits first
EPwm1Regs.HRCNFG.bit.EDGMODE = HR_FEP;        // Control falling edge position
EPwm1Regs.HRCNFG.bit.CTLMODE = HR_CMP;        // CMPAHR controls the MEP.
EPwm1Regs.HRCNFG.bit.HRLOAD = HR_CTR_ZERO;    // Shadow load on CTR=Zero.
EDIS;
MEP_ScaleFactor = 66*256;                       // Start with typical Scale Factor
                                                // value for 100MHz.
                                                // Use SFO functions to update MEP_ScaleFactor
                                                // dynamically.
}

```

### Example 19-6. PWM DAC Function Run-Time Code

```

EPWM1_BASE .set 0x6800
CMPAHR1 .set EPWM1_BASE+0x8
;=====
HRPWM_DAC_DRV; (can execute within an ISR or loop)
;=====
    MOVW DP, #_HRDAC_In
    MOVL XAR2,@_HRDAC_In           ; Pointer to input Q15 duty (XAR2)
    MOVL XAR3,#CMPAHR1           ; Pointer to HRPWM CMPA reg (XAR3)

; Output for EPWM1A (HRPWM
    MOV T,*XAR2                   ; T <= duty
    MPY ACC,T,@_hrDAC_period      ; Q15 to Q0 scaling based on period
    ADD ACC,@_hrDAC_period<<15   ; Offset for bipolar operation
    MOV T,@_MEP_ScaleFactor       ; MEP scale factor (from optimizer s/w)
    MPYU P,T,@AL                  ; P <= T * AL, optimizer scaling
    MOVH @AL,P                    ; AL <= P, move result back to ACC
    ADD ACC,#0x080                ; MEP range and rounding adjustment
    MOVL *XAR3,ACC                ; CMPA: CMPAHR(31:8) <= ACC

; Output for EPWM1B (Regular Res) Optional - for comparison purpose only
    MOV *+XAR3[2],AH              ; Store ACCH to regular CMPB

```

### 19.15.2 SFO Library Software - SFO\_TI\_Build\_V8.lib

Table 19-19 lists several features of the SFO\_TI\_Build\_V8.lib library.

**Table 19-19. SFO Library Features**

	SFO_TI_Build_V8.lib	Unit
Completion-checking?	Yes	Function return value
Typical cycles required for SFO() to update MEP_ScaleFactor if called repetitively without interrupts	130,000	EPWMCLK cycles

#### 19.15.2.1 Scale Factor Optimizer Function - int SFO()

This routine drives the micro-edge positioner (MEP) calibration module to run SFO diagnostics and determine the appropriate MEP scale factor (number of MEP steps per coarse EPWMCLK step) for a device at any given time.

If EPWMCLK = TBCLK = 100MHz and assuming the MEP step size is 150ps, the typical scale factor value at 100MHz = 66 MEP steps per TBCLK unit (10ns)

The function returns a MEP scale factor value:

MEP\_ScaleFactor = Number of MEP steps per EPWMCLK

#### Constraints when using this function:

- SFO() can be used with a minimum EPWMCLK = TBCLK = 50MHz. MEP diagnostics logic uses EPWMCLK and not TBCLK, so the EPWMCLK restriction is an important constraint. Below 50MHz with device process variation, the MEP step size can decrease under cold temperature and high core voltage conditions to such a point that 255 MEP steps do not span an entire EPWMCLK cycle.
- At any time, SFO() can be called to run SFO diagnostics on the MEP calibration module.

#### Usage:

- SFO() can be called at any time in the background while the ePWM channels are running in HRPWM mode. The scale factor result obtained can be applied to all ePWM channels running in HRPWM mode because the function makes use of the diagnostics logic in the MEP calibration module (which runs independently of ePWM channels).
- This routine returns a 1 when calibration is finished and a new scale factor has been calculated or returns a 0 if calibration is still running. The routine returns a 2 if there is an error, and the MEP\_ScaleFactor is greater than the maximum 255 fine steps per coarse EPWMCLK cycle. In this case, the HRMSTEP register maintains the last MEP scale factor value less than 256 for auto conversion.
- All ePWM modules operating in HRPWM incur only a 3 EPWMCLK cycle minimum duty cycle limitation when high-resolution period control is not used. If high-resolution period control is enabled, there is an additional duty cycle limitation 3-EPWMCLK cycles before the end of the PWM period (see [Section 19.15.1.5.3](#)).
- The SFO() function also updates the HRMSTEP register with the scale factor result. If the HRCNFG[AUTOCONV] bit is set, the application software is responsible only for setting  $CMPAHR = \text{fraction}(\text{PWMduty} * \text{PWMperiod}) \ll 8$  or  $CMPBHR = \text{fraction}(\text{PWMduty} * \text{PWMperiod}) \ll 8$  or  $TBPRDHR = \text{fraction}(\text{PWMperiod})$  while running SFO() in the background. The MEP Calibration Module then uses the values in the HRMSTEP and CMPAHR/CMPBHR/TBPRDHR register to automatically calculate the appropriate number of MEP steps represented by the fractional duty cycle or period and move the high-resolution ePWM signal edge accordingly.
- If the HRCNFG[AUTOCONV] bit is clear, the HRMSTEP register is ignored. The application software needs to perform the necessary calculations manually so that:
  - $CMPAHR = (\text{fraction}(\text{PWMduty} * \text{PWMperiod}) * \text{MEP Scale Factor}) \ll 8 + 0x080$ .
  - Similar behavior applies for TBPHSHR, CMPBHR, DBREDHR, and DBFEDHR. Auto-conversion must be enabled when using TBPRDHR.

The following code snippet shows how to use the HRPWM DUTY using driverlib functions.

```
float32_t dutyFine = 85.62;
float32_t count = (dutyFine * (float32_t)(EPWM_TIMER_TBPRD << 8))/100;
uint32_t compCount = (count);
HRPWM_setCounterCompareValue(EPWM1_BASE, HRPWM_COUNTER_COMPARE_A, compCount);
HRPWM_setCounterCompareValue(EPWM1_BASE, HRPWM_COUNTER_COMPARE_B, compCount);
```

The routine can be run as a background task in a slow loop requiring negligible CPU cycles. The repetition rate at which an SFO function needs to be executed depends on the application's operating environment. As with all digital CMOS devices, temperature and supply voltage variations have an effect on MEP operation. However, in most applications these parameters vary slowly and therefore is often sufficient to execute the SFO function once every 5 to 10 seconds. If more rapid variations are expected, then execution can be performed more frequently to match the application. Note there is no high limit restriction on the SFO function repetition rate; hence, the SFO function can execute as quickly as the background loop is capable.

While using the HRPWM feature, HRPWM logic is not active for the first 3 EPWMCLK cycles of the PWM period (and the last 3 EPWMCLK cycles of the PWM period if TBPRDHR is used). While running the application in this configuration, if high-resolution period control is disabled (HRPCTL[HRPE = 0]) and the CMPA/CMPB register value is less than 3 cycles, then the CMPAHR/CMPBHR register must be cleared to zero. If high-resolution period control is enabled (HRPCTL[HRPE = 1]), the CMPA register value must not fall below 3 or above TBPRD-3. This can avoid any unexpected transitions on the PWM signal.

#### 19.15.2.2 Software Usage

The software library function SFO(), calculates the MEP scale factor for the HRPWM-supported ePWM modules. The scale factor is an integer value in the range 1-255, and represents the number of micro step edge positions available for a system clock period. The scale factor value is returned in an integer variable called MEP\_ScaleFactor. For example, see [Table 19-20](#).

**Table 19-20. Factor Values**

Software Function call	Functional Description	Updated Variables
SFO()	Returns MEP scale factor in the HRMSTEP register	MEP_ScaleFactor and HRMSTEP register.

To use the HRPWM feature of the ePWMs, it is recommended that the SFO function be used as described here.

#### Step 1. Add "Include" Files

The SFO\_V8.h file needs to be included as follows. This include file is mandatory while using the SFO library function. For the SFO() to operate, the appropriate (Device)\_Device.h and (Device)\_Epwm\_defines.h must be included in the project. These include files are optional if customized header files are used in the end applications.

#### Example 19-7. A Sample of How to Add "Include" Files

```
#include "F28x7x_Device.h" // F28x7x Headerfile
#include "F28x7x_EPwm_defines.h" // init defines
#include "SFO_v8.h" // SFO lib functions (needed for HRPWM)
```

## Step 2. Element Declaration

Declare an integer variable for the scale factor value as shown below.

### Example 19-8. Declaring an Element

```
int MEP_ScaleFactor = 0; //scale factor value
volatile struct EPWM_REGS *ePWM[] = {0, &EPwm1Regs, &EPwm2Regs, &EPwm3Regs,
&EPwm4Regs};
```

## Step 3. MEP\_ScaleFactor Initialization

The SFO() function does not require a starting scale factor value in MEP\_ScaleFactor. Prior to using the MEP\_ScaleFactor variable in application code, SFO() can be called to drive the MEP calibration module to calculate an MEP\_ScaleFactor value.

As part of the one-time initialization code prior to using MEP\_ScaleFactor, include the following:

### Example 19-9. Initializing With a Scale Factor Value

```
MEP_ScaleFactor initialized using function SFO ()
while (SFO() == 0) {} // MEP_ScaleFactor calculated by MEP Cal Module
```

## Step 4. Application Code

While the application is running, fluctuations in both device temperature and supply voltage can be expected. To be sure that good Scale Factors are used for each ePWM module, the SFO function can be re-run periodically as part of a slower back-ground loop. Some examples of this are shown here.

### Note

See the HRPWM\_SFO example in the device-specific C/C++ header files and peripheral examples available from the TI website.

### Example 19-10. SFO Function Calls

```
main ()
{
    int status;
    // User code
    // ePWM1, 2, 3, 4 are running in HRPWM mode
    // The status variable returns 1 once a new MEP_ScaleFactor has been
    // calculated by the MEP Calibration Module running SFO
    // diagnostics.
    status = SFO();
    if(status==2) {ESTOP0;} // The function returns a 2 if MEP_ScaleFactor is greater
    // than the maximum 255 allowed (error condition)
}
```



## 19.16 Software

### 19.16.1 EPWM Registers to Driverlib Functions

**Table 19-21. EPWM Registers to Driverlib Functions**

File	Driverlib Function
<b>TBCTL</b>	
epwm.c	EPWM_setEmulationMode
epwm.h	EPWM_setCountModeAfterSync
epwm.h	EPWM_setClockPrescaler
epwm.h	EPWM_forceSyncPulse
epwm.h	EPWM_setOneShotSyncOutTrigger
epwm.h	EPWM_setPeriodLoadMode
epwm.h	EPWM_enablePhaseShiftLoad
epwm.h	EPWM_disablePhaseShiftLoad
epwm.h	EPWM_setTimeBaseCounterMode
epwm.h	EPWM_selectPeriodLoadEvent
epwm.h	EPWM_enableOneShotSync
epwm.h	EPWM_disableOneShotSync
epwm.h	EPWM_startOneShotSync
<b>TBCTL2</b>	
epwm.h	EPWM_selectPeriodLoadEvent
epwm.h	EPWM_enableOneShotSync
epwm.h	EPWM_disableOneShotSync
epwm.h	EPWM_startOneShotSync
<b>SYNCINSEL</b>	
epwm.h	EPWM_setSyncInPulseSource
<b>TBCTR</b>	
epwm.h	EPWM_setTimeBaseCounter
epwm.h	EPWM_getTimeBaseCounterValue
<b>TBSTS</b>	
epwm.h	EPWM_getTimeBaseCounterOverflowStatus
epwm.h	EPWM_clearTimeBaseCounterOverflowEvent
epwm.h	EPWM_getSyncStatus
epwm.h	EPWM_clearSyncEvent
epwm.h	EPWM_getTimeBaseCounterDirection
<b>SYNCOUTEN</b>	
epwm.h	EPWM_enableSyncOutPulseSource
epwm.h	EPWM_disableSyncOutPulseSource
<b>TBCTL3</b>	
epwm.h	EPWM_setOneShotSyncOutTrigger
<b>CMPCTL</b>	
epwm.h	EPWM_setCounterCompareShadowLoadMode
epwm.h	EPWM_disableCounterCompareShadowLoadMode
epwm.h	EPWM_getCounterCompareShadowStatus
<b>CMPCTL2</b>	
epwm.h	EPWM_setCounterCompareShadowLoadMode
epwm.h	EPWM_disableCounterCompareShadowLoadMode

**Table 19-21. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>DBCTL</b>	
epwm.h	EPWM_setDeadBandOutputSwapMode
epwm.h	EPWM_setDeadBandDelayMode
epwm.h	EPWM_setDeadBandDelayPolarity
epwm.h	EPWM_setRisingEdgeDeadBandDelayInput
epwm.h	EPWM_setFallingEdgeDeadBandDelayInput
epwm.h	EPWM_setDeadBandControlShadowLoadMode
epwm.h	EPWM_disableDeadBandControlShadowLoadMode
epwm.h	EPWM_setRisingEdgeDelayCountShadowLoadMode
epwm.h	EPWM_disableRisingEdgeDelayCountShadowLoadMode
epwm.h	EPWM_setFallingEdgeDelayCountShadowLoadMode
epwm.h	EPWM_disableFallingEdgeDelayCountShadowLoadMode
epwm.h	EPWM_setDeadBandCounterClock
<b>DBCTL2</b>	
epwm.h	EPWM_setDeadBandControlShadowLoadMode
epwm.h	EPWM_disableDeadBandControlShadowLoadMode
<b>AQCTL</b>	
epwm.h	EPWM_setActionQualifierShadowLoadMode
epwm.h	EPWM_disableActionQualifierShadowLoadMode
epwm.h	EPWM_setActionQualifierAction
epwm.h	EPWM_setActionQualifierActionComplete
epwm.h	EPWM_setAdditionalActionQualifierActionComplete
<b>AQTSRCSEL</b>	
epwm.h	EPWM_setActionQualifierT1TriggerSource
epwm.h	EPWM_setActionQualifierT2TriggerSource
<b>PCCTL</b>	
epwm.h	EPWM_enableChopper
epwm.h	EPWM_disableChopper
epwm.h	EPWM_setChopperDutyCycle
epwm.h	EPWM_setChopperFreq
epwm.h	EPWM_setChopperFirstPulseWidth
<b>VCAPCTL</b>	
epwm.h	EPWM_enableValleyCapture
epwm.h	EPWM_disableValleyCapture
epwm.h	EPWM_startValleyCapture
epwm.h	EPWM_setValleyTriggerSource
epwm.h	EPWM_enableValleyHWDelay
epwm.h	EPWM_disableValleyHWDelay
epwm.h	EPWM_setValleyDelayDivider
<b>VCNTCFG</b>	
epwm.h	EPWM_setValleyTriggerEdgeCounts
epwm.h	EPWM_getValleyEdgeStatus
<b>HRCNFG</b>	
-	
<b>HRPWR</b>	

**Table 19-21. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>HRMSTEP</b>	
-	
<b>HRCNFG2</b>	
-	
<b>HRPCTL</b>	
-	
<b>TRREM</b>	
-	
<b>GLDCTL</b>	
epwm.h	EPWM_enableGlobalLoad
epwm.h	EPWM_disableGlobalLoad
epwm.h	EPWM_setGlobalLoadTrigger
epwm.h	EPWM_setGlobalLoadEventPrescale
epwm.h	EPWM_getGlobalLoadEventCount
epwm.h	EPWM_disableGlobalLoadOneShotMode
epwm.h	EPWM_enableGlobalLoadOneShotMode
epwm.h	EPWM_setGlobalLoadOneShotLatch
epwm.h	EPWM_forceGlobalLoadOneShotEvent
<b>GLDCFG</b>	
epwm.h	EPWM_enableGlobalLoadRegisters
epwm.h	EPWM_disableGlobalLoadRegisters
<b>XLINK</b>	
epwm.h	EPWM_setupEPWMLinks
<b>AQCTLA</b>	
epwm.h	EPWM_setActionQualifierAction
epwm.h	EPWM_setActionQualifierActionComplete
epwm.h	EPWM_setAdditionalActionQualifierActionComplete
<b>AQCTLA2</b>	
epwm.h	EPWM_setActionQualifierAction
epwm.h	EPWM_setAdditionalActionQualifierActionComplete
<b>AQCTLB</b>	
-	See AQCTLA
<b>AQCTLB2</b>	
-	See AQCTLA2
<b>AQSFRC</b>	
epwm.h	EPWM_setActionQualifierContSWForceShadowMode
epwm.h	EPWM_setActionQualifierSWAction
epwm.h	EPWM_forceActionQualifierSWAction
<b>AQCSFRC</b>	
epwm.h	EPWM_setActionQualifierContSWForceAction
<b>DBREDHR</b>	
-	
<b>DBRED</b>	
epwm.h	EPWM_setRisingEdgeDelayCount

**Table 19-21. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>DBFEDHR</b>	
-	
<b>DBFED</b>	
epwm.h	EPWM_setFallingEdgeDelayCount
<b>TBPHS</b>	
epwm.h	EPWM_setPhaseShift
<b>TBPRDHR</b>	
-	
<b>TBPRD</b>	
epwm.h	EPWM_setTimeBasePeriod
epwm.h	EPWM_getTimeBasePeriod
<b>CMPA</b>	
epwm.h	EPWM_setCounterCompareValue
epwm.h	EPWM_getCounterCompareValue
<b>CMPB</b>	
-	See CMPA
<b>CMPC</b>	
epwm.h	EPWM_setCounterCompareShadowLoadMode
epwm.h	EPWM_disableCounterCompareShadowLoadMode
epwm.h	EPWM_getCounterCompareShadowStatus
<b>CPMD</b>	
-	See CMPC
<b>GLDCTL2</b>	
epwm.h	EPWM_setGlobalLoadOneShotLatch
epwm.h	EPWM_forceGlobalLoadOneShotEvent
<b>SWVDELVAL</b>	
epwm.h	EPWM_setValleySWDelayValue
<b>TZSEL</b>	
epwm.h	EPWM_enableTripZoneSignals
epwm.h	EPWM_disableTripZoneSignals
<b>TZDCSEL</b>	
epwm.h	EPWM_setTripZoneDigitalCompareEventCondition
<b>TZCTL</b>	
epwm.h	EPWM_enableTripZoneAdvAction
epwm.h	EPWM_disableTripZoneAdvAction
epwm.h	EPWM_setTripZoneAction
epwm.h	EPWM_setTripZoneAdvAction
epwm.h	EPWM_setTripZoneAdvDigitalCompareActionA
epwm.h	EPWM_setTripZoneAdvDigitalCompareActionB
<b>TZCTL2</b>	
epwm.h	EPWM_enableTripZoneAdvAction
epwm.h	EPWM_disableTripZoneAdvAction
epwm.h	EPWM_setTripZoneAdvAction
epwm.h	EPWM_setTripZoneAdvDigitalCompareActionA
epwm.h	EPWM_setTripZoneAdvDigitalCompareActionB

**Table 19-21. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TZCTLDCA</b>	
epwm.h	EPWM_setTripZoneAdvDigitalCompareActionA
<b>TZCTLDCB</b>	
epwm.h	EPWM_setTripZoneAdvDigitalCompareActionB
<b>TZEINT</b>	
epwm.h	EPWM_enableTripZoneInterrupt
epwm.h	EPWM_disableTripZoneInterrupt
<b>TZFLG</b>	
epwm.h	EPWM_getTripZoneFlagStatus
<b>TZCBCFLG</b>	
epwm.h	EPWM_getCycleByCycleTripZoneFlagStatus
<b>TZOSTFLG</b>	
epwm.h	EPWM_getOneShotTripZoneFlagStatus
<b>TZCLR</b>	
epwm.h	EPWM_selectCycleByCycleTripZoneClearEvent
epwm.h	EPWM_clearTripZoneFlag
<b>TZCBCCLR</b>	
epwm.h	EPWM_clearCycleByCycleTripZoneFlag
<b>TZOSTCLR</b>	
epwm.h	EPWM_clearOneShotTripZoneFlag
<b>TZFRC</b>	
epwm.h	EPWM_forceTripZoneEvent
<b>ETSEL</b>	
epwm.h	EPWM_enableInterrupt
epwm.h	EPWM_disableInterrupt
epwm.h	EPWM_setInterruptSource
epwm.h	EPWM_enableADCTrigger
epwm.h	EPWM_disableADCTrigger
epwm.h	EPWM_setADCTriggerSource
<b>ETPS</b>	
epwm.h	EPWM_setInterruptEventCount
epwm.h	EPWM_setADCTriggerEventPrescale
<b>ETFLG</b>	
epwm.h	EPWM_getEventTriggerInterruptStatus
epwm.h	EPWM_getADCTriggerFlagStatus
<b>ETCLR</b>	
epwm.h	EPWM_clearEventTriggerInterruptFlag
epwm.h	EPWM_clearADCTriggerFlag
<b>ETFRC</b>	
epwm.h	EPWM_forceEventTriggerInterrupt
epwm.h	EPWM_forceADCTrigger
<b>ETINTPS</b>	
epwm.h	EPWM_setInterruptEventCount
epwm.h	EPWM_getInterruptEventCount
<b>ETSOCP</b>	

**Table 19-21. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
epwm.h	EPWM_setADCTriggerEventPrescale
epwm.h	EPWM_getADCTriggerEventCount
<b>ETCNTINITCTL</b>	
epwm.h	EPWM_enableInterruptEventCountInit
epwm.h	EPWM_disableInterruptEventCountInit
epwm.h	EPWM_forceInterruptEventCountInit
epwm.h	EPWM_enableADCTriggerEventCountInit
epwm.h	EPWM_disableADCTriggerEventCountInit
epwm.h	EPWM_forceADCTriggerEventCountInit
<b>ETCNTINIT</b>	
epwm.h	EPWM_enableInterruptEventCountInit
epwm.h	EPWM_disableInterruptEventCountInit
epwm.h	EPWM_forceInterruptEventCountInit
epwm.h	EPWM_setInterruptEventCountInitValue
epwm.h	EPWM_enableADCTriggerEventCountInit
epwm.h	EPWM_disableADCTriggerEventCountInit
epwm.h	EPWM_forceADCTriggerEventCountInit
epwm.h	EPWM_setADCTriggerEventCountInitValue
<b>DCTRIPSEL</b>	
epwm.h	EPWM_selectDigitalCompareTripInput
epwm.h	EPWM_enableDigitalCompareTripCombinationInput
<b>DCACTL</b>	
epwm.h	EPWM_setDigitalCompareEventSource
epwm.h	EPWM_setDigitalCompareEventSyncMode
epwm.h	EPWM_enableDigitalCompareADCTrigger
epwm.h	EPWM_disableDigitalCompareADCTrigger
epwm.h	EPWM_enableDigitalCompareSyncEvent
epwm.h	EPWM_disableDigitalCompareSyncEvent
epwm.h	EPWM_setDigitalCompareCBCLatchMode
epwm.h	EPWM_selectDigitalCompareCBCLatchClearEvent
epwm.h	EPWM_getDigitalCompareCBCLatchStatus
<b>DCBCTL</b>	
-	See DCACTL
<b>DCFCTL</b>	
epwm.h	EPWM_enableDigitalCompareBlankingWindow
epwm.h	EPWM_disableDigitalCompareBlankingWindow
epwm.h	EPWM_enableDigitalCompareWindowInverseMode
epwm.h	EPWM_disableDigitalCompareWindowInverseMode
epwm.h	EPWM_setDigitalCompareBlankingEvent
epwm.h	EPWM_setDigitalCompareFilterInput
epwm.h	EPWM_enableDigitalCompareEdgeFilter
epwm.h	EPWM_disableDigitalCompareEdgeFilter
epwm.h	EPWM_setDigitalCompareEdgeFilterMode
epwm.h	EPWM_setDigitalCompareEdgeFilterEdgeCount
epwm.h	EPWM_getDigitalCompareEdgeFilterEdgeCount

**Table 19-21. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
epwm.h	EPWM_getDigitalCompareEdgeFilterEdgeStatus
<b>DCCAPCTL</b>	
epwm.h	EPWM_enableDigitalCompareCounterCapture
epwm.h	EPWM_disableDigitalCompareCounterCapture
epwm.h	EPWM_setDigitalCompareCounterShadowMode
epwm.h	EPWM_getDigitalCompareCaptureStatus
epwm.h	EPWM_clearDigitalCompareCaptureStatusFlag
epwm.h	EPWM_configureDigitalCompareCounterCaptureMode
<b>DCFOFFSET</b>	
epwm.h	EPWM_setDigitalCompareWindowOffset
epwm.h	EPWM_getDigitalCompareBlankingWindowOffsetCount
<b>DCFOFFSETCNT</b>	
epwm.h	EPWM_getDigitalCompareBlankingWindowOffsetCount
<b>DCFWINDOW</b>	
epwm.h	EPWM_setDigitalCompareWindowLength
epwm.h	EPWM_getDigitalCompareBlankingWindowLengthCount
<b>DCFWINDOWCNT</b>	
epwm.h	EPWM_getDigitalCompareBlankingWindowLengthCount
<b>BLANKPULSEMIXSEL</b>	
-	
<b>DCCAP</b>	
epwm.h	EPWM_enableDigitalCompareCounterCapture
epwm.h	EPWM_disableDigitalCompareCounterCapture
epwm.h	EPWM_setDigitalCompareCounterShadowMode
epwm.h	EPWM_getDigitalCompareCaptureStatus
epwm.h	EPWM_clearDigitalCompareCaptureStatusFlag
epwm.h	EPWM_configureDigitalCompareCounterCaptureMode
epwm.h	EPWM_getDigitalCompareCaptureCount
<b>DCAHTRIPSEL</b>	
epwm.h	EPWM_enableDigitalCompareTripCombinationInput
epwm.h	EPWM_disableDigitalCompareTripCombinationInput
<b>DCALTRIPSEL</b>	
-	See DCAHTRIPSEL
<b>DCBHTRIPSEL</b>	
-	See DCAHTRIPSEL
<b>DCBLTRIPSEL</b>	
-	See DCAHTRIPSEL
<b>LOCK</b>	
epwm.h	EPWM_lockRegisters
<b>HWVDELVAL</b>	
epwm.h	EPWM_getValleyHWDelay
<b>VCNTVAL</b>	
epwm.h	EPWM_getValleyCount

**19.16.2 HRPWM Registers to Driverlib Functions**
**Table 19-22. HRPWM Registers to Driverlib Functions**

File	Driverlib Function
<b>TBCTL</b>	
-	
<b>TBCTL2</b>	
-	
<b>EPWMSYNCINSEL</b>	
-	
<b>TBCTR</b>	
-	
<b>TBSTS</b>	
-	
<b>EPWMSYNCOUTEN</b>	
-	
<b>TBCTL3</b>	
-	
<b>CMPCTL</b>	
-	
<b>CMPCTL2</b>	
-	
<b>DBCTL</b>	
-	
<b>DBCTL2</b>	
-	
<b>AQCTL</b>	
-	
<b>AQTSRCSEL</b>	
-	
<b>PCCTL</b>	
-	
<b>VCAPCTL</b>	
-	
<b>VCNTCFG</b>	
-	
<b>HRCNFG</b>	
hrpwm.h	HRPWM_setMEPEdgeSelect
hrpwm.h	HRPWM_setMEPControlMode
hrpwm.h	HRPWM_setCounterCompareShadowLoadEvent
hrpwm.h	HRPWM_setOutputSwapMode
hrpwm.h	HRPWM_setChannelBOutputPath
hrpwm.h	HRPWM_enableAutoConversion
hrpwm.h	HRPWM_disableAutoConversion
hrpwm.h	HRPWM_setDeadbandMEPEdgeSelect
hrpwm.h	HRPWM_setRisingEdgeDelayLoadMode
hrpwm.h	HRPWM_setFallingEdgeDelayLoadMode



**Table 19-22. HRPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>HRPWR</b>	
-	
<b>HRMSTEP</b>	
hrpwm.h	HRPWM_setMEPStep
<b>HRCNFG2</b>	
hrpwm.h	HRPWM_setDeadbandMEPEdgeSelect
hrpwm.h	HRPWM_setRisingEdgeDelayLoadMode
hrpwm.h	HRPWM_setFallingEdgeDelayLoadMode
<b>HRPCTL</b>	
hrpwm.h	HRPWM_enablePeriodControl
hrpwm.h	HRPWM_disablePeriodControl
hrpwm.h	HRPWM_enablePhaseShiftLoad
hrpwm.h	HRPWM_disablePhaseShiftLoad
hrpwm.h	HRPWM_setSyncPulseSource
<b>TRREM</b>	
hrpwm.h	HRPWM_setTranslatorRemainder
<b>GLDCTL</b>	
-	
<b>GLDCFG</b>	
-	
<b>EPWMXLINK</b>	
-	
<b>AQCTLA</b>	
-	
<b>AQCTLA2</b>	
-	
<b>AQCTLB</b>	
-	
<b>AQCTLB2</b>	
-	
<b>AQSFRC</b>	
-	
<b>AQCSFRC</b>	
-	
<b>DBREDHR</b>	
hrpwm.h	HRPWM_setRisingEdgeDelay
hrpwm.h	HRPWM_setHiResRisingEdgeDelayOnly
<b>DBRED</b>	
hrpwm.h	HRPWM_setRisingEdgeDelay
hrpwm.h	HRPWM_setHiResRisingEdgeDelayOnly
<b>DBFEDHR</b>	
hrpwm.h	HRPWM_setFallingEdgeDelay
hrpwm.h	HRPWM_setHiResFallingEdgeDelayOnly
<b>DBFED</b>	
hrpwm.h	HRPWM_setFallingEdgeDelay

**Table 19-22. HRPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
hrpwm.h	HRPWM_setHiResFallingEdgeDelayOnly
<b>TBPHS</b>	
hrpwm.h	HRPWM_setPhaseShift
hrpwm.h	HRPWM_setHiResPhaseShiftOnly
<b>TBPRDHR</b>	
hrpwm.h	HRPWM_setTimeBasePeriod
hrpwm.h	HRPWM_setHiResTimeBasePeriodOnly
hrpwm.h	HRPWM_getTimeBasePeriod
hrpwm.h	HRPWM_getHiResTimeBasePeriodOnly
<b>TBPRD</b>	
hrpwm.h	HRPWM_setTimeBasePeriod
hrpwm.h	HRPWM_setHiResTimeBasePeriodOnly
hrpwm.h	HRPWM_getTimeBasePeriod
hrpwm.h	HRPWM_getHiResTimeBasePeriodOnly
<b>CMPA</b>	
hrpwm.h	HRPWM_setCounterCompareValue
hrpwm.h	HRPWM_setHiResCounterCompareValueOnly
hrpwm.h	HRPWM_getCounterCompareValue
hrpwm.h	HRPWM_getHiResCounterCompareValueOnly
<b>CMPB</b>	
hrpwm.h	HRPWM_setCounterCompareValue
hrpwm.h	HRPWM_setHiResCounterCompareValueOnly
hrpwm.h	HRPWM_getCounterCompareValue
hrpwm.h	HRPWM_getHiResCounterCompareValueOnly
<b>CMPC</b>	
-	
<b>CMPD</b>	
-	
<b>GLDCTL2</b>	
-	
<b>SWVDELVAL</b>	
-	
<b>TZSEL</b>	
-	
<b>TZDCSEL</b>	
-	
<b>TZCTL</b>	
-	
<b>TZCTL2</b>	
-	
<b>TZCTLDCA</b>	
-	
<b>TZCTLDCB</b>	
-	
<b>TZEINT</b>	

**Table 19-22. HRPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>TZFLG</b>	
-	
<b>TZCBCFLG</b>	
-	
<b>TZOSTFLG</b>	
-	
<b>TZCLR</b>	
-	
<b>TZCBCCLR</b>	
-	
<b>TZOSTCLR</b>	
-	
<b>TZFRC</b>	
-	
<b>ETSEL</b>	
-	
<b>ETPS</b>	
-	
<b>ETFLG</b>	
-	
<b>ETCLR</b>	
-	
<b>ETFRC</b>	
-	
<b>ETINTPS</b>	
-	
<b>ETSOCPS</b>	
-	
<b>ETCNTINITCTL</b>	
-	
<b>ETCNTINIT</b>	
-	
<b>DCTRIPSEL</b>	
-	
<b>DCACTL</b>	
-	
<b>DCBCTL</b>	
-	
<b>DCFCTL</b>	
-	
<b>DCCAPCTL</b>	
-	
<b>DCFOFFSET</b>	
-	

**Table 19-22. HRPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>DCOFFSETCNT</b>	
-	
<b>DCFWINDOW</b>	
-	
<b>DCFWINDOWCNT</b>	
-	
<b>BLANKPULSEMIXSEL</b>	
-	
<b>DCCAP</b>	
-	
<b>DCAHTRIPSEL</b>	
-	
<b>DCALTRIPSEL</b>	
-	
<b>DCBHTRIPSEL</b>	
-	
<b>DCBLTRIPSEL</b>	
-	
<b>EPWMLOCK</b>	
hrpwm.h	HRPWM_lockRegisters
<b>HWVDELVAL</b>	
-	
<b>VCNTVAL</b>	
-	

### 19.16.3 EPWM Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
 C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/epwm

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 19.16.3.1 ePWM Trip Zone

FILE: epwm\_ex1\_trip\_zone.c

This example configures ePWM1 and ePWM2 as follows

- ePWM1 has TZ1 as one shot trip source
- ePWM2 has TZ1 as cycle by cycle trip source

Initially tie TZ1 high. During the test, monitor ePWM1 or ePWM2 outputs on a scope. Pull TZ1 low to see the effect.

#### External Connections

- ePWM1A is on GPIO0
- ePWM2A is on GPIO2
- TZ1 is on GPIO12

This example also makes use of the Input X-BAR. GPIO12 (the external trigger) is routed to the input X-BAR, from which it is routed to TZ1.

The TZ-Event is defined such that ePWM1A will undergo a One-Shot Trip and ePWM2A will undergo a Cycle-By-Cycle Trip.

#### 19.16.3.2 ePWM Up Down Count Action Qualifier

FILE: epwm\_ex2\_updown\_aq.c

This example configures ePWM1, ePWM2, ePWM3 to produce a waveform with independent modulation on ePWMxA and ePWMxB.

The compare values CMPA and CMPB are modified within the ePWM's ISR.

The TB counter is in up/down count mode for this example.

View the ePWM1A/B(GPIO0 & GPIO1), ePWM2A/B(GPIO2 & GPIO3) and ePWM3A/B(GPIO4 & GPIO5) waveforms on oscilloscope.

#### 19.16.3.3 ePWM Synchronization

FILE: epwm\_ex3\_synchronization.c

This example configures ePWM1, ePWM2, ePWM3 and ePWM4 as follows

- ePWM1 without phase shift as sync source
- ePWM2 with phase shift of 300 TBCLKs
- ePWM3 with phase shift of 600 TBCLKs
- ePWM4 with phase shift of 900 TBCLKs

##### *External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO2 EPWM2A
- GPIO3 EPWM2B
- GPIO4 EPWM3A
- GPIO5 EPWM3B
- GPIO6 EPWM4A
- GPIO7 EPWM4B

##### *Watch Variables*

- None.

#### 19.16.3.4 ePWM Digital Compare

FILE: epwm\_ex4\_digital\_compare.c

This example configures ePWM1 as follows

- ePWM1 with DCAEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCAEVT1
- GPIO25's PULL-UP resistor is enabled, in order to test the trip, PULL this pin to GND

##### *External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO25 TZ1, pull this pin low to trip the ePWM

##### *Watch Variables*

- None.

#### 19.16.3.5 ePWM Digital Compare Event Filter Blanking Window

FILE: epwm\_ex5\_digital\_compare\_event\_filter.c

This example configures ePWM1 as follows

- ePWM1 with DCAEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCAEVT1
- GPIO25's PULL-UP resistor is enabled, in order to test the trip, PULL this pin to GND
- ePWM1 with DCBEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCAEVT1
- GPIO25's PULL-UP resistor is enabled, in order to test the trip, PULL this pin to GND
- DCBEVT1 uses the filtered version of DCBEVT1
- The DCFILT signal uses the blanking window to ignore the DCBEVT1 for the duration of DC Blanking window

#### *External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO25 TRIPIN1, pull this pin low to trip the ePWM

#### *Watch Variables*

- None.

#### **19.16.3.6 ePWM Valley Switching**

FILE: epwm\_ex6\_valley\_switching.c

This example configures ePWM1 as follows

- ePWM1 with DCAEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCAEVT1
- GPIO25 is set to output and toggled in the main loop to trip the PWM
- ePWM1 with DCBEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCAEVT1
- GPIO25 is set to output and toggled in the main loop to trip the PWM
- DCBEVT1 uses the filtered version of DCBEVT1
- The DCFILT signal uses the valley switching module to delay the
- DCFILT signal by a software defined DELAY value.

#### *External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO25 TRIPIN1 (Output Pin, toggled through software)

#### *Watch Variables*

- None.

#### **19.16.3.7 ePWM Digital Compare Edge Filter**

FILE: epwm\_ex7\_edge\_filter.c

This example configures ePWM1 as follows

- ePWM1 with DCBEVT2 forcing the ePWM output LOW as a CBC source
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCBEVT2
- GPIO25 is set to output and toggled in the main loop to trip the PWM
- The DCBEVT2 is the source for DCFILT
- The DCFILT will count edges of the DCBEVT2 and generate a signal to trip the ePWM on the 4th edge of DCBEVT2

#### *External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO25 TRIPIN1 (Output Pin, toggled through software)

*Watch Variables*

- None.

**19.16.3.8 ePWM Deadband**

FILE: epwm\_ex8\_deadband.c

This example configures ePWM1 through ePWM6 as follows

- ePWM1 with Deadband disabled (Reference)
- ePWM2 with Deadband Active High
- ePWM3 with Deadband Active Low
- ePWM4 with Deadband Active High Complimentary
- ePWM5 with Deadband Active Low Complimentary
- ePWM6 with Deadband Output Swap (switch A and B outputs)

*External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO2 EPWM2A
- GPIO3 EPWM2B
- GPIO4 EPWM3A
- GPIO5 EPWM3B
- GPIO6 EPWM4A
- GPIO7 EPWM4B
- GPIO8 EPWM5A
- GPIO9 EPWM5B
- GPIO10 EPWM6A
- GPIO11 EPWM6B

*Watch Variables*

- None.

**19.16.3.9 ePWM DMA**

FILE: epwm\_ex9\_dma.c

This example configures ePWM1 and DMA as follows:

- ePWM1 is set up to generate PWM waveforms
- DMA5 is set up to update the CMPAHR, CMPA, CMPBHR and CMPB every period with the next value in the configuration array. This allows the user to create a DMA enabled fifo for all the CMPx and CMPxHR registers to generate unconventional PWM waveforms.
- DMA6 is set up to update the TBPHSHR, TBPHS, TBPRDHR and TBPRD every period with the next value in the configuration array.
- Other registers such as AQCTL can be controlled through the DMA as well by following the same procedure. (Not used in this example)

*External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B

*Watch Variables*

- None.

### 19.16.3.10 ePWM Chopper

FILE: epwm\_ex10\_chopper.c

This example configures ePWM1, ePWM2, ePWM3 and ePWM4 as follows

- ePWM1 with Chopper disabled (Reference)
- ePWM2 with chopper enabled at 1/8 duty cycle
- ePWM3 with chopper enabled at 6/8 duty cycle
- ePWM4 with chopper enabled at 1/2 duty cycle with One-Shot Pulse enabled

#### External Connections

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO2 EPWM2A
- GPIO3 EPWM2B
- GPIO4 EPWM3A
- GPIO5 EPWM3B
- GPIO6 EPWM4A
- GPIO7 EPWM4B

#### Watch Variables

- None.

### 19.16.3.11 EPWM Configure Signal

FILE: epwm\_ex11\_configure\_signal.c

This example configures ePWM1, ePWM2, ePWM3 to produce signal of desired frequency and duty. It also configures phase between the configured modules.

Signal of 10kHz with duty of 0.5 is configured on ePWMxA & ePWMxB with ePWMxB inverted. Also, phase of 120 degree is configured between ePWM1 to ePWM3 signals.

During the test, monitor ePWM1, ePWM2, and/or ePWM3 outputs on an oscilloscope.

- ePWM1A is on GPIO0
- ePWM1B is on GPIO1
- ePWM2A is on GPIO2
- ePWM2B is on GPIO3
- ePWM3A is on GPIO4
- ePWM3B is on GPIO5

### 19.16.3.12 Realization of Monoshot mode

FILE: epwm\_ex12\_monoshot\_mode.c

This example showcases how to generate monoshot PWM output based on external trigger, that is, generating just a single pulse output on receipt of an external trigger. And the next pulse is generated only when the next trigger comes. The example utilizes external synchronization and T1 action qualifier event features to achieve the desired output.

ePWM1 is used to generate the monoshot output and ePWM2 is used an external trigger for that. No external connections are required as ePWM2A is fed as the trigger using Input X-BAR automatically.

ePWM1 is configured to generated a single pulse of 0.5  $\mu$ s when received an external trigger. This is achieved by enabling the phase synchronization feature and configuring EPWMxSYNCl as EXTSYNClN1. And this EPWMxSYNCl is also configured as T1 event of action qualifier to set output HIGH while CTR = PRD action is used to set output LOW.

ePWM2 is configured to generate a 100 KHz signal with a duty of 1% (to simulate a rising edge trigger) which is routed to EXTSYNClN1 using Input XBAR.



Observe GPIO0 (EPWM1A : Monoshot Output) and GPIO2(EPWM2 : External Trigger) on oscilloscope.

**NOTE** : In the following example, the ePWM timer is still running in a continuous mode rather than a one-shot mode thus for more reliable implementation, refer to CLB based one shot PWM implementation demonstrated in "clb\_ex17\_one\_shot\_pwm" example

### 19.16.3.13 EPWM Action Qualifier (epwm\_up\_aq)

FILE: epwm\_ex13\_up\_aq.c

This example configures ePWM1, ePWM2, ePWM3 to produce an waveform with independent modulation on EPWMxA and EPWMxB.

The compare values CMPA and CMPB are modified within the ePWM's ISR.

The TB counter is in up count mode for this example.

View the EPWM1A/B(GPIO0 & GPIO1), EPWM2A/B(GPIO2 & GPIO3) and EPWM3A/B(GPIO4 & GPIO5) waveforms via an oscilloscope.

### 19.16.4 HRPWM Examples

**NOTE**: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/hrpwm

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

#### 19.16.4.1 HRPWM Duty Control with SFO

FILE: hrpwm\_ex1\_duty\_sfo.c

This example modifies the MEP control registers to show edge displacement for high-resolution period with ePWM in Up count mode due to the HRPWM control extension of the respective ePWM module.

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

*int SFO();*

- updates MEP\_ScaleFactor dynamically when HRPWM is in use
- updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP\_ScaleFactor value
- returns 2 if error: MEP\_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
- returns 1 when complete for the specified channel
- returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

#### *External Connections*

- Monitor ePWM1/2 A/B pins on an oscilloscope.

#### 19.16.4.2 HRPWM Slider

FILE: hrpwm\_ex2\_slider.c

This example modifies the MEP control registers to show edge displacement due to HRPWM. Control blocks of the respective ePWM module channel A and B have fine edge movement due to HRPWM logic.

Monitor ePWM1 A/B pins on an oscilloscope.

#### 19.16.4.3 HRPWM Period Control

FILE: hrpwm\_ex3\_prd\_updown\_sfo.c

This example modifies the MEP control registers to show edge displacement for high-resolution period with ePWM in Up-Down count mode due to the HRPWM control extension of the respective ePWM module.

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

```
int SFO();
```

- updates MEP\_ScaleFactor dynamically when HRPWM is in use
- updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP\_ScaleFactor value
- returns 2 if error: MEP\_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
- returns 1 when complete for the specified channel
- returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

#### External Connections

- Monitor ePWM1/2 A/B pins on an oscilloscope.

#### 19.16.4.4 HRPWM Duty Control with UPDOWN Mode

FILE: hrpwm\_ex4\_duty\_updown\_sfo.c

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

```
int SFO();
```

- updates MEP\_ScaleFactor dynamically when HRPWM is in use
- updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP\_ScaleFactor value
- returns 2 if error: MEP\_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
- returns 1 when complete for the specified channel
- returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

#### External Connections

- Monitor ePWM1/2 A/B pins on an oscilloscope.

#### 19.16.4.5 HRPWM Slider Test

FILE: hrpwm\_ex5\_slider\_qformat.c

This example modifies the MEP control registers to show edge displacement due to HRPWM. Control blocks of the respective ePWM module channel A and B will have fine edge movement due to HRPWM logic. Load the hrpwm\_slider.gel file. Select the HRPWM\_eval from the GEL menu. A FineDuty slider graphics will show up in CCS. Load the program and run. Use the Slider to and observe the EPWM edge displacement for each slider step change. This explains the MEP control on the EPwmxA channels.

Monitor ePWM1 & ePWM2 A/B pins on an oscilloscope.

#### 19.16.4.6 HRPWM Duty Up Count

FILE: hrpwm\_ex6\_duty\_sfo\_qformat.c

This example modifies the MEP control registers to show edge displacement for high-resolution period with ePWM in Up count mode due to the HRPWM control extension of the respective ePWM module.

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

```
int SFO();
```

- updates MEP\_ScaleFactor dynamically when HRPWM is in use
- updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP\_ScaleFactor value
- returns 2 if error: MEP\_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)

- returns 1 when complete for the specified channel
- returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

To run this example:

1. Run this example at maximum SYSCLKOUT
2. Activate Real time mode
3. Run the code

#### *External Connections*

- Monitor ePWM1/2 A/B pins on an oscilloscope.

#### *Watch Variables*

- status - Example run status
- updateFine - Set to 1 use HRPWM capabilities and observe in fine MEP steps(default) Set to 0 to disable HRPWM capabilities and observe in coarse SYSCLKOUT cycle steps

#### **19.16.4.7 HRPWM Period Up-Down Count**

FILE: hrpwm\_ex7\_prd\_updown\_sfo\_qformat.c

This example modifies the MEP control registers to show edge displacement for high-resolution period with ePWM in Up-Down count mode due to the HRPWM control extension of the respective ePWM module.

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

*int SFO();*

- updates MEP\_ScaleFactor dynamically when HRPWM is in use
- updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP\_ScaleFactor value
- returns 2 if error: MEP\_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
- returns 1 when complete for the specified channel
- returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

To run this example:

1. Run this example at maximum SYSCLKOUT
2. Activate Real time mode
3. Run the code

#### *External Connections*

- Monitor ePWM1/2 A/B pins on an oscilloscope.

#### *Watch Variables*

- updateFine - Set to 1 use HRPWM capabilities and observe in fine MEP steps(default) Set to 0 to disable HRPWM capabilities and observe in coarse SYSCLKOUT cycle steps

## 19.17 EPWM Registers

This section describes the EPWM Registers.

### 19.17.1 EPWM Base Address Table

**Table 19-23. EPWM Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
EPwm1Regs	<a href="#">EPWM_REGS</a>	EPWM1_BASE	0x0000_4000	YES	YES	YES	YES
EPwm2Regs	<a href="#">EPWM_REGS</a>	EPWM2_BASE	0x0000_4100	YES	YES	YES	YES
EPwm3Regs	<a href="#">EPWM_REGS</a>	EPWM3_BASE	0x0000_4200	YES	YES	YES	YES
EPwm4Regs	<a href="#">EPWM_REGS</a>	EPWM4_BASE	0x0000_4300	YES	YES	YES	YES
EPwm5Regs	<a href="#">EPWM_REGS</a>	EPWM5_BASE	0x0000_4400	YES	YES	YES	YES
EPwm6Regs	<a href="#">EPWM_REGS</a>	EPWM6_BASE	0x0000_4500	YES	YES	YES	YES
EPwm7Regs	<a href="#">EPWM_REGS</a>	EPWM7_BASE	0x0000_4600	YES	YES	YES	YES
EPwm8Regs	<a href="#">EPWM_REGS</a>	EPWM8_BASE	0x0000_4700	YES	YES	YES	YES
EPwm9Regs	<a href="#">EPWM_REGS</a>	EPWM9_BASE	0x0000_4800	YES	YES	YES	YES
EPwm10Regs	<a href="#">EPWM_REGS</a>	EPWM10_BASE	0x0000_4900	YES	YES	YES	YES
EPwm11Regs	<a href="#">EPWM_REGS</a>	EPWM11_BASE	0x0000_4A00	YES	YES	YES	YES
EPwm12Regs	<a href="#">EPWM_REGS</a>	EPWM12_BASE	0x0000_4B00	YES	YES	YES	YES

### 19.17.2 EPWM\_REGS Registers

Table 19-24 lists the memory-mapped registers for the EPWM\_REGS registers. All register offset addresses not listed in Table 19-24 should be considered as reserved locations and the register contents should not be modified.

**Table 19-24. EPWM\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	TBCTL	Time Base Control Register		<a href="#">Go</a>
1h	TBCTL2	Time Base Control Register 2		<a href="#">Go</a>
3h	EPWMSYNCSINSEL	EPWMxSYNCSIN Source Select Register		<a href="#">Go</a>
4h	TBCTR	Time Base Counter Register		<a href="#">Go</a>
5h	TBSTS	Time Base Status Register		<a href="#">Go</a>
6h	EPWMSYNCOUTEN	EPWMxSYNCOUT Source Enable Register		<a href="#">Go</a>
7h	TBCTL3	Time Base Control Register 3		<a href="#">Go</a>
8h	CMPCTL	Counter Compare Control Register		<a href="#">Go</a>
9h	CMPCTL2	Counter Compare Control Register 2		<a href="#">Go</a>
Ch	DBCTL	Dead-Band Generator Control Register		<a href="#">Go</a>
Dh	DBCTL2	Dead-Band Generator Control Register 2		<a href="#">Go</a>
10h	AQCTL	Action Qualifier Control Register		<a href="#">Go</a>
11h	AQTSRCSEL	Action Qualifier Trigger Event Source Select Register		<a href="#">Go</a>
14h	PCCTL	PWM Chopper Control Register		<a href="#">Go</a>
18h	VCAPCTL	Valley Capture Control Register		<a href="#">Go</a>
19h	VCNTCFG	Valley Counter Config Register		<a href="#">Go</a>
20h	HRCNFG	HRPWM Configuration Register	EALLOW	<a href="#">Go</a>
21h	HRPWR	HRPWM Power Register	EALLOW	<a href="#">Go</a>
26h	HRMSTEP	HRPWM MEP Step Register	EALLOW	<a href="#">Go</a>
27h	HRCNFG2	HRPWM Configuration 2 Register	EALLOW	<a href="#">Go</a>
2Dh	HRPCTL	High Resolution Period Control Register	EALLOW	<a href="#">Go</a>
2Eh	TRREM	HRPWM High Resolution Remainder Register	EALLOW	<a href="#">Go</a>
34h	GLDCTL	Global PWM Load Control Register	EALLOW	<a href="#">Go</a>
35h	GLDCFG	Global PWM Load Config Register	EALLOW	<a href="#">Go</a>
38h	EPWMXLINK	EPWMx Link Register		<a href="#">Go</a>
40h	AQCTLA	Action Qualifier Control Register For Output A		<a href="#">Go</a>
41h	AQCTLA2	Additional Action Qualifier Control Register For Output A		<a href="#">Go</a>
42h	AQCTLB	Action Qualifier Control Register For Output B		<a href="#">Go</a>
43h	AQCTLB2	Additional Action Qualifier Control Register For Output B		<a href="#">Go</a>
47h	AQSFR	Action Qualifier Software Force Register		<a href="#">Go</a>
49h	AQCSFR	Action Qualifier Continuous S/W Force Register		<a href="#">Go</a>
50h	DBREDHR	Dead-Band Generator Rising Edge Delay High Resolution Mirror Register		<a href="#">Go</a>
51h	DBRED	Dead-Band Generator Rising Edge Delay High Resolution Mirror Register		<a href="#">Go</a>
52h	DBFEDHR	Dead-Band Generator Falling Edge Delay High Resolution Register		<a href="#">Go</a>
53h	DBFED	Dead-Band Generator Falling Edge Delay Count Register		<a href="#">Go</a>
60h	TBPHS	Time Base Phase High		<a href="#">Go</a>

**Table 19-24. EPWM\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
62h	TBPRDHR	Time Base Period High Resolution Register		<a href="#">Go</a>
63h	TBPRD	Time Base Period Register		<a href="#">Go</a>
6Ah	CMPA	Counter Compare A Register		<a href="#">Go</a>
6Ch	CMPB	Compare B Register		<a href="#">Go</a>
6Fh	CMPC	Counter Compare C Register		<a href="#">Go</a>
71h	CMPD	Counter Compare D Register		<a href="#">Go</a>
74h	GLDCTL2	Global PWM Load Control Register 2		<a href="#">Go</a>
77h	SWVDELVAL	Software Valley Mode Delay Register		<a href="#">Go</a>
80h	TZSEL	Trip Zone Select Register	EALLOW	<a href="#">Go</a>
82h	TZDCSEL	Trip Zone Digital Comparator Select Register	EALLOW	<a href="#">Go</a>
84h	TZCTL	Trip Zone Control Register	EALLOW	<a href="#">Go</a>
85h	TZCTL2	Additional Trip Zone Control Register	EALLOW	<a href="#">Go</a>
86h	TZCTLDCA	Trip Zone Control Register Digital Compare A	EALLOW	<a href="#">Go</a>
87h	TZCTLDCB	Trip Zone Control Register Digital Compare B	EALLOW	<a href="#">Go</a>
8Dh	TZEINT	Trip Zone Enable Interrupt Register	EALLOW	<a href="#">Go</a>
93h	TZFLG	Trip Zone Flag Register		<a href="#">Go</a>
94h	TZCBCFLG	Trip Zone CBC Flag Register		<a href="#">Go</a>
95h	TZOSTFLG	Trip Zone OST Flag Register		<a href="#">Go</a>
97h	TZCLR	Trip Zone Clear Register	EALLOW	<a href="#">Go</a>
98h	TZCBCCLR	Trip Zone CBC Clear Register	EALLOW	<a href="#">Go</a>
99h	TZOSTCLR	Trip Zone OST Clear Register	EALLOW	<a href="#">Go</a>
9Bh	TZFRC	Trip Zone Force Register	EALLOW	<a href="#">Go</a>
A4h	ETSEL	Event Trigger Selection Register		<a href="#">Go</a>
A6h	ETPS	Event Trigger Pre-Scale Register		<a href="#">Go</a>
A8h	ETFLG	Event Trigger Flag Register		<a href="#">Go</a>
AAh	ETCLR	Event Trigger Clear Register		<a href="#">Go</a>
ACh	ETFRC	Event Trigger Force Register		<a href="#">Go</a>
A Eh	ETINTPS	Event-Trigger Interrupt Pre-Scale Register		<a href="#">Go</a>
B0h	ETSOCP	Event-Trigger SOC Pre-Scale Register		<a href="#">Go</a>
B2h	ETCNTINITCTL	Event-Trigger Counter Initialization Control Register		<a href="#">Go</a>
B4h	ETCNTINIT	Event-Trigger Counter Initialization Register		<a href="#">Go</a>
C0h	DCTRIPSEL	Digital Compare Trip Select Register	EALLOW	<a href="#">Go</a>
C3h	DCACTL	Digital Compare A Control Register	EALLOW	<a href="#">Go</a>
C4h	DCBCTL	Digital Compare B Control Register	EALLOW	<a href="#">Go</a>
C7h	DCFCTL	Digital Compare Filter Control Register	EALLOW	<a href="#">Go</a>
C8h	DCCAPCTL	Digital Compare Capture Control Register	EALLOW	<a href="#">Go</a>
C9h	DCFOFFSET	Digital Compare Filter Offset Register		<a href="#">Go</a>
CAh	DCFOFFSETCNT	Digital Compare Filter Offset Counter Register		<a href="#">Go</a>
CBh	DCFWINDOW	Digital Compare Filter Window Register		<a href="#">Go</a>
CCh	DCFWINDOWCNT	Digital Compare Filter Window Counter Register		<a href="#">Go</a>
CDh	BLANKPULSEMIXSEL	Blanking window trigger pulse select register	EALLOW	<a href="#">Go</a>
CFh	DCCAP	Digital Compare Counter Capture Register		<a href="#">Go</a>
D2h	DCAHTRIPSEL	Digital Compare AH Trip Select	EALLOW	<a href="#">Go</a>
D3h	DCALTRIPSEL	Digital Compare AL Trip Select	EALLOW	<a href="#">Go</a>

**Table 19-24. EPWM\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
D4h	DCBHTRIPSEL	Digital Compare BH Trip Select	EALLOW	<a href="#">Go</a>
D5h	DCBLTRIPSEL	Digital Compare BL Trip Select	EALLOW	<a href="#">Go</a>
FAh	EPWMLOCK	EPWM Lock Register		<a href="#">Go</a>
FDh	HWVDELVAL	Hardware Valley Mode Delay Register		<a href="#">Go</a>
FEh	VCNTVAL	Hardware Valley Counter Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 19-25](#) shows the codes that are used for access types in this section.

**Table 19-25. EPWM\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W1C	Write 1 to clear
W1S	W1S	Write 1 to set
WOnce	WOnce	Write Write once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 19.17.2.1 TBCTL Register (Offset = 0h) [Reset = 0083h]

TBCTL is shown in [Figure 19-93](#) and described in [Table 19-26](#).

Return to the [Summary Table](#).

Time Base Control Register

**Figure 19-93. TBCTL Register**

15	14	13	12	11	10	9	8
FREE_SOFT		PHSDIR	CLKDIV			HSPCLKDIV	
R/W-0h		R/W-0h	R/W-0h			R/W-1h	
7	6	5	4	3	2	1	0
HSPCLKDIV	SWFSYNC	RESERVED		PRDL	PHSEN	CTRMODE	
R/W-1h	R-0/W1S-0h	R-0h		R/W-0h	R/W-0h	R/W-3h	

**Table 19-26. TBCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	FREE_SOFT	R/W	0h	Emulation Mode Bits. These bits select the behavior of the ePWM time-base counter during emulation events 00: Stop after the next time-base counter increment or decrement 01: Stop when counter completes a whole cycle: - Up-count mode: stop when the time-base counter = period (TBCTR = TBPRD) - Down-count mode: stop when the time-base counter = 0x00 (TBCTR = 0x00) - Up-down-count mode: stop when the time-base counter = 0x00 (TBCTR = 0x00) 1x: Free run Reset type: SYSRSn
13	PHSDIR	R/W	0h	Phase Direction Bit This bit is only used when the time-base counter is configured in the up-down-count mode. The PHSDIR bit indicates the direction the time-base counter (TBCTR) will count after a synchronization event occurs and a new phase value is loaded from the phase (TBPHS) register. This is irrespective of the direction of the counter before the synchronization event. In the up-count and down-count modes this bit is ignored. 0: Count down after the synchronization event. 1: Count up after the synchronization event. Reset type: SYSRSn
12-10	CLKDIV	R/W	0h	Time Base Clock Pre-Scale Bits These bits select the time base clock pre-scale value (TBCLK = EPWMCLK/(HSPCLKDIV * CLKDIV): 000: /1 (default on reset) 001: /2 010: /4 011: /8 100: /16 101: /32 110: /64 111: /128 Reset type: SYSRSn



**Table 19-26. TBCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-7	HSPCLKDIV	R/W	1h	High Speed Time Base Clock Pre-Scale Bits These bits determine part of the time-base clock prescale value. $TBCLK = EPWMCLK / (HSPCLKDIV \times CLKDIV)$ . This divisor emulates the HSPCLK in the TMS320x281x system as used on the Event Manager (EV) peripheral. 000: /1 001: /2 (default on reset) 010: /4 011: /6 100: /8 101: /10 110: /12 111: /14 Reset type: SYSRSn
6	SWFSYNC	R-0/W1S	0h	Software Forced Sync Pulse 0: Writing a 0 has no effect and reads always return a 0. 1: Writing a 1 forces a one-time synchronization pulse to be generated. SWFSYNC can be enabled to affect EPWMxSYNCO by setting the EPWMSYNCOOUTEN.SWEN bit. Reset type: SYSRSn
5-4	RESERVED	R	0h	Reserved
3	PRDL	R/W	0h	Active Period Reg Load from Shadow Select 0: The period register (TBPRD) is loaded from its shadow register when the time-base counter, TBCTR, is equal to zero and/or a sync event as determined by the TBCTL2[PRDLDSYNC] bit. A write/read to the TBPRD register accesses the shadow register. 1: Immediate Mode (Shadow register bypassed): A write or read to the TBPRD register accesses the active register. Reset type: SYSRSn
2	PHSEN	R/W	0h	Counter Reg Load from Phase Reg Enable 0: Do not load the time-base counter (TBCTR) from the time-base phase register (TBPHS). 1: Allow Counter to be loaded from the Phase register (TBPHS) and shadow to active load events when an EPWMxSYNCl input signal occurs or a software-forced sync signal, see bit 6. Reset type: SYSRSn
1-0	CTRM	R/W	3h	Counter Mode The time-base counter mode is normally configured once and not changed during normal operation. If you change the mode of the counter, the change will take effect at the next TBCLK edge and the current counter value shall increment or decrement from the value before the mode change. These bits set the time-base counter mode of operation as follows: 00: Up-count mode 01: Down-count mode 10: Up-down count mode 11: Freeze counter operation (default on reset) Reset type: SYSRSn

### 19.17.2.2 TBCTL2 Register (Offset = 1h) [Reset = 0000h]

TBCTL2 is shown in [Figure 19-94](#) and described in [Table 19-27](#).

Return to the [Summary Table](#).

Time Base Control Register 2

**Figure 19-94. TBCTL2 Register**

15	14	13	12	11	10	9	8
PRDLDSYNC		RESERVED			RESERVED		
R/W-0h		R-0h			R-0-0h		
7	6	5	4	3	2	1	0
OSHTSYNC	OSHTSYNCMODE	RESERVED	RESERVED				
R-0/W1S-0h	R/W-0h	R/W-0h	R-0-0h				

**Table 19-27. TBCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	PRDLDSYNC	R/W	0h	Shadow to Active Period Register Load on SYNC event 00: Shadow to Active Load of TBPRD occurs only when TBCTR = 0 (same as legacy). 01: Shadow to Active Load of TBPRD occurs both when TBCTR = 0 and when SYNC occurs. 10: Shadow to Active Load of TBPRD occurs only when a SYNC is received. 11: Reserved Note: This bit selection is valid only if TBCTL[PRDLD]=0. Reset type: SYSRSn
13-12	RESERVED	R	0h	Reserved
11-8	RESERVED	R-0	0h	Reserved
7	OSHTSYNC	R-0/W1S	0h	Oneshot sync bit 0: Writing a '0' has no effect. 1: Allow one sync pulse to propagate. Reset type: SYSRSn
6	OSHTSYNCMODE	R/W	0h	Oneshot sync enable bit 0: Oneshot sync mode disabled 1: Oneshot sync mode enabled Reset type: SYSRSn
5	RESERVED	R/W	0h	Reserved
4-0	RESERVED	R-0	0h	Reserved

### 19.17.2.3 EPWMSYNCINSEL Register (Offset = 3h) [Reset = 0001h]

EPWMSYNCINSEL is shown in [Figure 19-95](#) and described in [Table 19-28](#).

Return to the [Summary Table](#).

EPWMxSYNCIN Source Select Register

**Figure 19-95. EPWMSYNCINSEL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				SEL			
R-0h				R/W-1h			

**Table 19-28. EPWMSYNCINSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4-0	SEL	R/W	1h	These bits determine the source of the EPWMxSYNCl signal. 0x00 Disabled Other Values defined in the 'ePWM SYNC Selection' table Reset type: SYSRSn

### 19.17.2.4 TBCTR Register (Offset = 4h) [Reset = 0000h]

TBCTR is shown in [Figure 19-96](#) and described in [Table 19-29](#).

Return to the [Summary Table](#).

Time Base Counter Register

**Figure 19-96. TBCTR Register**

15	14	13	12	11	10	9	8
TBCTR							
R/W-0h							
7	6	5	4	3	2	1	0
TBCTR							
R/W-0h							

**Table 19-29. TBCTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TBCTR	R/W	0h	Time Base Counter Register Reset type: SYSRSn

### 19.17.2.5 TBSTS Register (Offset = 5h) [Reset = 0001h]

TBSTS is shown in [Figure 19-97](#) and described in [Table 19-30](#).

Return to the [Summary Table](#).

Time Base Status Register

**Figure 19-97. TBSTS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					CTRMAX	SYNCI	CTDIR
R-0-0h					R/W1C-0h	R/W1C-0h	R-1h

**Table 19-30. TBSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-3	RESERVED	R-0	0h	Reserved
2	CTRMAX	R/W1C	0h	Time-Base Counter Max Latched Status Bit 0: Reading a 0 indicates the time-base counter never reached its maximum value. Writing a 0 will have no effect. 1: Reading a 1 on this bit indicates that the time-base counter reached the max value 0xFFFF. Writing a 1 to this bit will clear the latched event. Reset type: SYSRSn
1	SYNCI	R/W1C	0h	Input Synchronization Latched Status Bit 0: Writing a 0 will have no effect. Reading a 0 indicates no external synchronization event has occurred. 1: Reading a 1 on this bit indicates that an external synchronization event has occurred (EPWMxSYNCI). Writing a 1 to this bit will clear the latched event. Reset type: SYSRSn
0	CTDIR	R	1h	Time Base Counter Direction Status Bit 0: Time-Base Counter is currently counting down. 1: Time-Base Counter is currently counting up. Note: This bit is only valid when the counter is not frozen. Reset type: SYSRSn

### 19.17.2.6 EPWMSYNCOUEN Register (Offset = 6h) [Reset = 0001h]

EPWMSYNCOUEN is shown in [Figure 19-98](#) and described in [Table 19-31](#).

Return to the [Summary Table](#).

EPWMxSYNCOU Source Enable Register

**Figure 19-98. EPWMSYNCOUEN Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	DCBEVT1EN	DCAEVT1EN	CMPDEN	CMPDEN	CMPBEN	ZEROEN	SWEN
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h

**Table 19-31. EPWMSYNCOUEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	DCBEVT1EN	R/W	0h	This bit enables the DCBEVT1.sync event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a DCBEVT1.sync event Reset type: SYSRSn
5	DCAEVT1EN	R/W	0h	This bit enables the DCAEVT1.sync event to set the EPWMxSYNCOU signal. 0 Disabled 1 The EPWMxSYNCOU signal is pulsed for one PWM clock period upon a DCAEVT1.sync event Reset type: SYSRSn
4	CMPDEN	R/W	0h	This bit enables the TBCTR = CMPD event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a time-base counter equal to counter compare D event (TBCTR = CMPD) Reset type: SYSRSn
3	CMPDEN	R/W	0h	This bit enables the TBCTR = CMPC event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a time-base counter equal to counter compare C event (TBCTR = CMPC) Reset type: SYSRSn
2	CMPBEN	R/W	0h	This bit enables the TBCTR = CMPB event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a time-base counter equal to counter compare B event (TBCTR = CMPB) Reset type: SYSRSn
1	ZEROEN	R/W	0h	This bit enables the TBCTR = 0x0000 event to set the EPWMxSYNCOU signal. 0 Disabled 1 The EPWMxSYNCOU signal is pulsed for one PWM clock period upon the value of TBCTR changing to 0x0000 Reset type: SYSRSn

**Table 19-31. EPWMSYNCOUEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	SWEN	R/W	1h	This bit enables the TBCTL.SWFSYNC bit to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period when the TBCTL.SWFSYNC bit is set Reset type: SYSRSn

### 19.17.2.7 TBCTL3 Register (Offset = 7h) [Reset = 0000h]

TBCTL3 is shown in [Figure 19-99](#) and described in [Table 19-32](#).

Return to the [Summary Table](#).

Time Base Control Register 3

**Figure 19-99. TBCTL3 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							OSSFRGEN
R-0h							R/W-0h

**Table 19-32. TBCTL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	OSSFRGEN	R/W	0h	This bit determines which bit sets the EPWMxSYNCOUT One Shot Latch. 0 TBCTL2[OSHTSYNC] sets the One Shot Latch 1 GLDCTL2[OSHTLD] sets the One Shot Latch Reset type: SYSRSn



### 19.17.2.8 CMPCTL Register (Offset = 8h) [Reset = 0000h]

CMPCTL is shown in [Figure 19-100](#) and described in [Table 19-33](#).

Return to the [Summary Table](#).

Counter Compare Control Register

**Figure 19-100. CMPCTL Register**

15	14	13	12	11	10	9	8
RESERVED		LOADBSYNC		LOADASYNC		SHDWBFULL	SHDWAFULL
R-0-0h		R/W-0h		R/W-0h		R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	SHDWBMODE	RESERVED	SHDWAMODE	LOADBMODE		LOADAMODE	
R-0-0h	R/W-0h	R-0-0h	R/W-0h	R/W-0h		R/W-0h	

**Table 19-33. CMPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R-0	0h	Reserved
13-12	LOADBSYNC	R/W	0h	Shadow to Active CMPB Register Load on SYNC event 00: Shadow to Active Load of CMPB:CMPBHR occurs according to LOADBMODE (bits 1,0) (same as legacy) 01: Shadow to Active Load of CMPB:CMPBHR occurs both according to LOADBMODE bits and when SYNC occurs 10: Shadow to Active Load of CMPB:CMPBHR occurs only when a SYNC is received 11: Reserved Note: This bit is valid only if CMPCTL[SHDWBMODE] = 0. Reset type: SYSRSn
11-10	LOADASYNC	R/W	0h	Shadow to Active CMPA Register Load on SYNC event 00: Shadow to Active Load of CMPA:CMPAHR occurs according to LOADAMODE (bits 1,0) (same as legacy) 01: Shadow to Active Load of CMPA:CMPAHR occurs both according to LOADAMODE bits and when SYNC occurs 10: Shadow to Active Load of CMPA:CMPAHR occurs only when a SYNC is received 11: Reserved Note: This bit is valid only if CMPCTL[SHDWAMODE] = 0. Reset type: SYSRSn
9	SHDWBFULL	R	0h	Counter-compare B (CMPB) Shadow Register Full Status Flag This bit self clears once a loadstrobe occurs. 0: CMPB shadow register not full yet 1: Indicates the CMPB shadow register is full a CPU write will overwrite current shadow value Reset type: SYSRSn
8	SHDWAFULL	R	0h	Counter-compare A (CMPA) Shadow Register Full Status Flag The flag bit is set when a 32-bit write to CMPA:CMPAHR register or a 16-bit write to CMPA register is made. A 16-bit write to CMPAHR register will not affect the flag. This bit self clears once a load-strobe occurs. 0: CMPA shadow register not full yet 1: Indicates the CMPA shadow register is full, a CPU write will overwrite the current shadow value Reset type: SYSRSn
7	RESERVED	R-0	0h	Reserved

**Table 19-33. CMPCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	SHDWBMODE	R/W	0h	Counter-compare B (CMPB) Register Operating Mode 0: Shadow mode. Operates as a double buffer. All writes via the CPU access the shadow register 1: Immediate mode. Only the active compare B register is used. All writes and reads directly access the active register for immediate compare action Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4	SHDWAMODE	R/W	0h	Counter-compare A (CMPA) Register Operating Mode 0: Shadow mode. Operates as a double buffer. All writes via the CPU access the shadow register 1: Immediate mode. Only the active compare register is used. All writes and reads directly access the active register for immediate compare action Reset type: SYSRSn
3-2	LOADBMODE	R/W	0h	Active Counter-Compare B (CMPB) Load From Shadow Select Mode This bit has no effect in immediate mode (CMPCTL[SHDWBMODE] = 1). 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Reset type: SYSRSn
1-0	LOADAMODE	R/W	0h	Active Counter-Compare A (CMPA) Load From Shadow Select Mode This bit has no effect in immediate mode (CMPCTL[SHDWAMODE] = 1). 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Reset type: SYSRSn

### 19.17.2.9 CMPCTL2 Register (Offset = 9h) [Reset = 0000h]

CMPCTL2 is shown in [Figure 19-101](#) and described in [Table 19-34](#).

Return to the [Summary Table](#).

Counter Compare Control Register 2

**Figure 19-101. CMPCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED		LOADDSYNC		LOADCSYNC		RESERVED	
R-0-0h		R/W-0h		R/W-0h		R-0-0h	
7	6	5	4	3	2	1	0
RESERVED	SHDWDMODE	RESERVED	SHDWCMODE	LOADDMODE		LOADCMODE	
R-0-0h	R/W-0h	R-0-0h	R/W-0h	R/W-0h		R/W-0h	

**Table 19-34. CMPCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R-0	0h	Reserved
13-12	LOADDSYNC	R/W	0h	Shadow to Active CMPD Register Load on SYNC event 00: Shadow to Active Load of CMPD occurs according to LOADDMODE 01: Shadow to Active Load of CMPD occurs both according to LOADDMODE bits and when SYNC occurs 10: Shadow to Active Load of CMPD occurs only when a SYNC is received 11: Reserved Note: This bit is valid only if CMPCTL2[SHDWDMODE] = 0. Reset type: SYSRSn
11-10	LOADCSYNC	R/W	0h	Shadow to Active CMPC Register Load on SYNC event 00: Shadow to Active Load of CMPC occurs according to LOADCMODE 01: Shadow to Active Load of CMPC occurs both according to LOADCMODE bits and when SYNC occurs 10: Shadow to Active Load of CMPC occurs only when a SYNC is received 11: Reserved Note: This bit is valid only if CMPCTL2[SHDWCMODE] = 0. Reset type: SYSRSn
9-7	RESERVED	R-0	0h	Reserved
6	SHDWDMODE	R/W	0h	Counter-Compare D Register Operating Mode 0: Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 1: Immediate mode - only the Active compare register is used. All writes/reads via the CPU directly access the Active register for immediate Compare action. Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4	SHDWCMODE	R/W	0h	Counter-Compare C Register Operating Mode 0: Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 1: Immediate mode - only the Active compare register is used. All writes/reads via the CPU directly access the Active register for immediate Compare action. Reset type: SYSRSn

**Table 19-34. CMPCTL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	LOADDMODE	R/W	0h	Active Counter-Compare D (CMPD) Load from Shadow Select Mode 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Note: Has no effect in Immediate mode. Reset type: SYSRSn
1-0	LOADCMODE	R/W	0h	Active Counter-Compare C (CMPC) Load from Shadow Select Mode 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Note: Has no effect in Immediate mode. Reset type: SYSRSn

### 19.17.2.10 DBCTL Register (Offset = Ch) [Reset = 0000h]

DBCTL is shown in [Figure 19-102](#) and described in [Table 19-35](#).

Return to the [Summary Table](#).

Dead-Band Generator Control Register

**Figure 19-102. DBCTL Register**

15	14	13	12	11	10	9	8
HALFCYCLE	DEDB_MODE	OUTSWAP		SHDWDBFED MODE	SHDWDBRED MODE	LOADFEDMODE	
R/W-0h	R/W-0h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0
LOADREDMODE		IN_MODE		POLSEL		OUT_MODE	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 19-35. DBCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	HALFCYCLE	R/W	0h	Half Cycle Clocking Enable Bit 0: Full cycle clocking enabled. The dead-band counters are clocked at the TBCLK rate. 1: Half cycle clocking enabled. The dead-band counters are clocked at TBCLK*2. Reset type: SYSRSn
14	DEDB_MODE	R/W	0h	Dead Band Dual-Edge B Mode Control (S8 switch) 0: Rising edge delay applied to InA/InB as selected by S4 switch (IN-MODE bits) on A signal path only. Falling edge delay applied to InA/InB as selected by S5 switch (INMODE bits) on B signal path only. 1: Rising edge delay and falling edge delay applied to source selected by S4 switch (INMODE bits) and output to B signal path only. Note: When this bit is set to 1, user should always either set OUT_MODE bits such that Apath = InA OR OUTSWAP bits such that OutA=Bpath otherwise, OutA will be invalid. Reset type: SYSRSn
13-12	OUTSWAP	R/W	0h	Dead Band Output Swap Control Bit 13 controls the S6 switch and bit 12 controls the S7 switch. 00: OutA and OutB signals are as defined by OUT-MODE bits. 01: OutA = A-path as defined by OUT-MODE bits. OutB = A-path as defined by OUT-MODE bits (rising edge delay or delay-bypassed A signal path). 10: OutA = B-path as defined by OUT-MODE bits (falling edge delay or delay-bypassed B signal path). OutB = B-path as defined by OUT-MODE bits. 11: OutA = B-path as defined by OUT-MODE bits (falling edge delay or delay-bypassed B signal path). OutB = A-path as defined by OUT-MODE bits (rising edge delay or delay-bypassed A signal path). Reset type: SYSRSn
11	SHDWDBFEDMODE	R/W	0h	FED Dead-Band Load Mode 0: Immediate mode. Only the active DBFED register is used. All writes/reads via the CPU directly access the active register for immediate 'FED dead-band action.' 1: Shadow mode. Operates as a double buffer. All writes via the CPU access Shadow register. Default at Reset is Immediate mode (for compatibility with legacy). Reset type: SYSRSn

**Table 19-35. DBCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	SHDWDBREDMODE	R/W	0h	RED Dead-Band Load Mode 0: Immediate mode. Only the active DBRED register is used. All writes/reads via the CPU directly access the active register for immediate 'RED dead-band action.' 1: Shadow mode. Operates as a double buffer. All writes via the CPU access Shadow register. Default at Reset is Immediate mode (for compatibility with legacy). Reset type: SYSRSn
9-8	LOADFEDMODE	R/W	0h	Active DBFED Load from Shadow Select Mode 00: Load on Counter = 0 (CNT_eq) 01: Load on Counter = Period (PRD_eq) 10: Load on either Counter = 0, or Counter = Period 11: Freeze (no loads possible) Note: has no effect in Immediate mode. Reset type: SYSRSn
7-6	LOADREDMODE	R/W	0h	Active DBRED Load from Shadow Select Mode 00: Load on Counter = 0 (CNT_eq) 01: Load on Counter = Period (PRD_eq) 10: Load on either Counter = 0, or Counter = Period 11: Freeze (no loads possible) Note: has no effect in Immediate mode. Reset type: SYSRSn
5-4	IN_MODE	R/W	0h	Dead-Band Input Mode Control Bit 5 controls the S5 switch and bit 4 controls the S4 switch shown. This allows you to select the input source to the falling-edge and rising-edge delay. To produce classical dead-band waveforms the default is EPWMxA In is the source for both falling and rising-edge delays. 00: EPWMxA In (from the action-qualifier) is the source for both falling-edge and rising-edge delay. 01: EPWMxB In (from the action-qualifier) is the source for rising-edge delayed signal. EPWMxA In (from the action-qualifier) is the source for falling-edge delayed signal. 10: EPWMxA In (from the action-qualifier) is the source for rising-edge delayed signal. EPWMxB In (from the action-qualifier) is the source for falling-edge delayed signal. 11: EPWMxB In (from the action-qualifier) is the source for both rising-edge delay and falling-edge delayed signal. Reset type: SYSRSn
3-2	POLSEL	R/W	0h	Polarity Select Control Bit 3 controls the S3 switch and bit 2 controls the S2 switch. This allows you to selectively invert one of the delayed signals before it is sent out of the dead-band submodule. The following descriptions correspond to classical upper/lower switch control as found in one leg of a digital motor control inverter. These assume that DBCTL[OUT_MODE] = 1,1 and DBCTL[IN_MODE] = 0x0. Other enhanced modes are also possible, but not regarded as typical usage modes. 00: Active high (AH) mode. Neither EPWMxA nor EPWMxB is inverted (default). 01: Active low complementary (ALC) mode. EPWMxA is inverted. 10: Active high complementary (AHC). EPWMxB is inverted. 11: Active low (AL) mode. Both EPWMxA and EPWMxB are inverted. Reset type: SYSRSn

**Table 19-35. DBCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	OUT_MODE	R/W	0h	Dead-Band Output Mode Control Bit 1 controls the S1 switch and bit 0 controls the S0 switch. 00: DBM is fully disabled or by-passed. In this mode the POLSEL and IN-MODE bits have no effect. 01: Apath = InA (delay is by-passed for A signal path) Bpath = FED (Falling Edge Delay in B signal path) 10: Apath = RED (Rising Edge Delay in A signal path) Bpath = InB (delay is by-passed for B signal path) 11: DBM is fully enabled (i.e. both RED and FED active) Reset type: SYSRSn

**19.17.2.11 DBCTL2 Register (Offset = Dh) [Reset = 0000h]**

 DBCTL2 is shown in [Figure 19-103](#) and described in [Table 19-36](#).

 Return to the [Summary Table](#).

Dead-Band Generator Control Register 2

**Figure 19-103. DBCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					SHDWDBCTLM ODE	LOADDBCTLMODE	
R-0-0h					R/W-0h	R/W-0h	

**Table 19-36. DBCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-3	RESERVED	R-0	0h	Reserved
2	SHDWDBCTLMODE	R/W	0h	DBCTL Load Mode 0: Immediate mode - only the Active DBCTL register is used. All writes/reads via the CPU directly access the Active register. 1: Shadow mode - All writes and reads to bits [5:0] of the DBCTL register are shadowed. All other bits still access the active register. Reset type: SYSRSn
1-0	LOADDBCTLMODE	R/W	0h	Active DBCTL Load from Shadow Select Mode 00: Load on Counter = 0 (CNT_eq) 01: Load on Counter = Period (PRD_eq) 10: Load on either Counter = 0, or Counter = Period 11: Freeze (no loads possible) Note: has no effect in Immediate mode Reset type: SYSRSn



### 19.17.2.12 AQCTL Register (Offset = 10h) [Reset = 0000h]

AQCTL is shown in [Figure 19-104](#) and described in [Table 19-37](#).

Return to the [Summary Table](#).

Action Qualifier Control Register

**Figure 19-104. AQCTL Register**

15	14	13	12	11	10	9	8
RESERVED				LDAQBSYNC		LDAQASYNC	
R-0-0h				R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED	SHDWAQBMODE	RESERVED	SHDWAQAMODE	LDAQBMODE		LDAQAMODE	
R-0-0h	R/W-0h	R-0-0h	R/W-0h	R/W-0h		R/W-0h	

**Table 19-37. AQCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-10	LDAQBSYNC	R/W	0h	Shadow to Active AQCTLB Register Load on SYNC event 00: Shadow to Active Load of AQCTLB occurs according to LDAQBMODE 01: Shadow to Active Load of AQCTLB occurs both according to LDAQBMODE bits and when SYNC occurs. 10: Shadow to Active Load of AQCTLB occurs only when a SYNC is received. 11: Reserved Note: This bit is valid only if AQCTL[SHDWAQBMODE] = 1. Reset type: SYSRSn
9-8	LDAQASYNC	R/W	0h	Shadow to Active AQCTLA Register Load on SYNC event 00: Shadow to Active Load of AQCTLA occurs according to LDAQAMODE 01: Shadow to Active Load of AQCTLA occurs both according to LDAQAMODE bits and when SYNC occurs. 10: Shadow to Active Load of AQCTLA occurs only when a SYNC is received. 11: Reserved Note: This bit is valid only if AQCTL[SHDWAQAMODE] = 1. Reset type: SYSRSn
7	RESERVED	R-0	0h	Reserved
6	SHDWAQBMODE	R/W	0h	Action Qualifier B Register operating mode 1: Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 0: Immediate mode - only the Active action qualifier register is used. All writes/reads via the CPU directly access the Active register. Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4	SHDWAQAMODE	R/W	0h	Action Qualifier A Register operating mode 1: Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 0: Immediate mode - only the Active action qualifier register is used. All writes/reads via the CPU directly access the Active register. Reset type: SYSRSn

**Table 19-37. AQCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	LDAQBMODE	R/W	0h	Active Action Qualifier B Load from Shadow Select Mode 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Note: has no effect in Immediate mode. Reset type: SYSRSn
1-0	LDAQAMODE	R/W	0h	Active Action Qualifier A Load from Shadow Select Mode 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Note: has no effect in Immediate mode. Reset type: SYSRSn

**19.17.2.13 AQTSRCSEL Register (Offset = 11h) [Reset = 0000h]**

AQTSRCSEL is shown in [Figure 19-105](#) and described in [Table 19-38](#).

Return to the [Summary Table](#).

Action Qualifier Trigger Event Source Select Register

**Figure 19-105. AQTSRCSEL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
T2SEL				T1SEL			
R/W-0h				R/W-0h			

**Table 19-38. AQTSRCSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-4	T2SEL	R/W	0h	T2 Event Source Select Bits 0000: DCAEVT1 0001: DCAEVT2 0010: DCBEVT1 0011: DCBEVT2 0100: TZ1 0101: TZ2 0110: TZ3 0111: EPWMxSYNCl 1000: DCEVTFILT Others: Reserved Reset type: SYSRSn
3-0	T1SEL	R/W	0h	T1 Event Source Select Bits 0000: DCAEVT1 0001: DCAEVT2 0010: DCBEVT1 0011: DCBEVT2 0100: TZ1 0101: TZ2 0110: TZ3 0111: EPWMxSYNCl 1000: DCEVTFILT Others: Reserved Reset type: SYSRSn

**19.17.2.14 PCCTL Register (Offset = 14h) [Reset = 0000h]**

 PCCTL is shown in [Figure 19-106](#) and described in [Table 19-39](#).

 Return to the [Summary Table](#).

PWM Chopper Control Register

**Figure 19-106. PCCTL Register**

15	14	13	12	11	10	9	8
RESERVED						CHPDUTY	
R-0-0h						R/W-0h	
7	6	5	4	3	2	1	0
CHPFREQ			OSHTWTH			CHPEN	
R/W-0h			R/W-0h			R/W-0h	

**Table 19-39. PCCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10-8	CHPDUTY	R/W	0h	Chopping Clock Duty Cycle 000: Duty = 1/8 (12.5%) 001: Duty = 2/8 (25.0%) 010: Duty = 3/8 (37.5%) 011: Duty = 4/8 (50.0%) 100: Duty = 5/8 (62.5%) 101: Duty = 6/8 (75.0%) 110: Duty = 7/8 (87.5%) 111: Reserved Reset type: SYSRSn
7-5	CHPFREQ	R/W	0h	Chopping Clock Frequency 000: Divide by 1 (no prescale, = 12.5 MHz at 100 MHz TBCLK) 001: Divide by 2 (6.25 MHz at 100 MHz TBCLK) 010: Divide by 3 (4.16 MHz at 100 MHz TBCLK) 011: Divide by 4 (3.12 MHz at 100 MHz TBCLK) 100: Divide by 5 (2.50 MHz at 100 MHz TBCLK) 101: Divide by 6 (2.08 MHz at 100 MHz TBCLK) 110: Divide by 7 (1.78 MHz at 100 MHz TBCLK) 111: Divide by 8 (1.56 MHz at 100 MHz TBCLK) Reset type: SYSRSn
4-1	OSHTWTH	R/W	0h	One-Shot Pulse Width 0000: 1 x EPWMCLK / 8 wide (= 80 ns at 100 MHz EPWMCLK) 0001: 2 x EPWMCLK / 8 wide (= 160 ns at 100 MHz EPWMCLK) 0010: 3 x EPWMCLK / 8 wide (= 240 ns at 100 MHz EPWMCLK) 0011: 4 x EPWMCLK / 8 wide (= 320 ns at 100 MHz EPWMCLK) 0100: 5 x EPWMCLK / 8 wide (= 400 ns at 100 MHz EPWMCLK) 0101: 6 x EPWMCLK / 8 wide (= 480 ns at 100 MHz EPWMCLK) 0110: 7 x EPWMCLK / 8 wide (= 560 ns at 100 MHz EPWMCLK) 0111: 8 x EPWMCLK / 8 wide (= 640 ns at 100 MHz EPWMCLK) 1000: 9 x EPWMCLK / 8 wide (= 720 ns at 100 MHz EPWMCLK) 1001: 10 x EPWMCLK / 8 wide (= 800 ns at 100 MHz EPWMCLK) 1010: 11 x EPWMCLK / 8 wide (= 880 ns at 100 MHz EPWMCLK) 1011: 12 x EPWMCLK / 8 wide (= 960 ns at 100 MHz EPWMCLK) 1100: 13 x EPWMCLK / 8 wide (= 1040 ns at 100 MHz EPWMCLK) 1101: 14 x EPWMCLK / 8 wide (= 1120 ns at 100 MHz EPWMCLK) 1110: 15 x EPWMCLK / 8 wide (= 1200 ns at 100 MHz EPWMCLK) 1111: 16 x EPWMCLK / 8 wide (= 1280 ns at 100 MHz EPWMCLK) Reset type: SYSRSn

**Table 19-39. PCCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	CHPEN	R/W	0h	PWM-Chopping Enable 0: Disable (bypass) PWM chopping function 1: Enable chopping function Reset type: SYSRSn

**19.17.2.15 VCAPCTL Register (Offset = 18h) [Reset = 0000h]**

 VCAPCTL is shown in [Figure 19-107](#) and described in [Table 19-40](#).

 Return to the [Summary Table](#).

Valley Capture Control Register

**Figure 19-107. VCAPCTL Register**

15		14		13		12		11		10		9		8	
RESERVED										EDGEFILTDLY SEL		VDELAYDIV			
R-0-0h										R/W-0h		R/W-0h			
7		6		5		4		3		2		1		0	
VDELAYDIV		RESERVED				TRIGSEL				VCAPSTART		VCAPE			
R/W-0h		R-0-0h				R/W-0h				R-0/W1S-0h		R/W-0h			

**Table 19-40. VCAPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10	EDGEFILTDLYSEL	R/W	0h	Valley Switching Mode Delay Selection 0: No delay applied to the edge filter output 1: HWDELAYVAL delay applied to the edge filter output Reset type: SYSRSn
9-7	VDELAYDIV	R/W	0h	Valley Delay Mode Divide Enable 000: HWVDELVAL = SWVDELVAL 001: HWVDELVAL = VCNTVAL+SWVDELVAL 010: HWVDELVAL = VCNTVAL>>1+SWVDELVAL 011: HWVDELVAL = VCNTVAL>>2+SWVDELVAL 100: HWVDELVAL = VCNTVAL>>4+SWVDELVAL Note: Delay value between the consecutive edge captures can optionally be divided by using these bits. Reset type: SYSRSn
6-5	RESERVED	R-0	0h	Reserved
4-2	TRIGSEL	R/W	0h	Status of Numbered of Captured Events 000: Capture sequence is triggered by software via writes to VCAPCTL[VCAPSTART]. 001: Capture sequence is triggered by CNT_zero event. 010: Capture sequence is triggered by PRD_eq event. 011: Capture sequence is triggered by CNT_zero or PRD_eq event. 100: Capture sequence is triggered by DCAEVT1 event. 101: Capture sequence is triggered by DCAEVT2 event. 110: Capture sequence is triggered by DCBEVT1 event. 111: Capture sequence is triggered by DCBEVT2 event. Note: Valley capture sequence triggered by the selected event in this register field. Once the chosen event occurs the capture sequence is armed. Event captures occur based of the event chosen in DCFCTL[SRCSSEL] register. Note: Same event may not be chosen in both DCFCTL[SRCSSEL] and VCAPCTL[TRIGSEL] registers. Note: Once the chosen event in VCAPCTL[TRIGSEL] occurs, irrespective of the current capture status, capture sequence is retriggered. Reset type: SYSRSn

**Table 19-40. VCAPCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	VCAPSTART	R-0/W1S	0h	Valley Capture Start 0: Writing a 0 has no effect 1: Trigger the capture sequence once if VCAPCTL[TRIGSEL]=0x0 Note: This bit is used to start valley capture sequence through software. VCAPCTL[TRIGSEL] has to be chosen for software trigger for this bit to have any effect. Writing of 1 will result in one capture sequence trigger. Reset type: SYSRSn
0	VCAPE	R/W	0h	Valley Capture Enable/Disable 0: Disabled 1: Enabled Reset type: SYSRSn

**19.17.2.16 VCNTCFG Register (Offset = 19h) [Reset = 0000h]**

 VCNTCFG is shown in [Figure 19-108](#) and described in [Table 19-41](#).

 Return to the [Summary Table](#).

Valley Counter Config Register

**Figure 19-108. VCNTCFG Register**

15	14	13	12	11	10	9	8
STOPEDGEST S	RESERVED			STOPEDGE			
R-0h	R-0-0h			R/W-0h			
7	6	5	4	3	2	1	0
STARTEDGEST TS	RESERVED			STARTEDGE			
R-0h	R-0-0h			R/W-0h			

**Table 19-41. VCNTCFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	STOPEDGESTS	R	0h	Stop Edge Status Bit 0: Stop edge has not occurred 1: Stop edge occurred Note: This bit is set only after the trigger sequence is armed (upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL]) and STOPEDGE occurs. Note: This bit is reset by the occurrence of the trigger pulse selected through VCAPCTL[TRIGSEL] Reset type: SYSRSn
14-12	RESERVED	R-0	0h	Reserved
11-8	STOPEDGE	R/W	0h	Counter Stop Edge Selection Once the counter operation is armed, upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL] pulse - valley counter would stop counting upon the occurrence of chosen number of events through this bit field. Stop counting on occurrence of: 0000: Do not stop 0001 1st edge 0010: 2nd edge 0011: 3rd edge ... 1,1,1,1: 15th edge Reset type: SYSRSn
7	STARTEDGESTS	R	0h	Start Edge Status Bit 0: Start edge has not occurred 1: Start edge occurred Note: This bit is set only after the trigger sequence is armed (upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL]) and STARTEDGE occurs. Note: This bit is reset by the occurrence of the trigger pulse selected through VCAPCTL[TRIGSEL] Reset type: SYSRSn
6-4	RESERVED	R-0	0h	Reserved



**Table 19-41. VCNTCFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	STARTEDGE	R/W	0h	Counter Start Edge Selection Once the counter operation is armed, upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL] pulse - valley counter would start counting upon the occurrence of chosen number of events through this bit field. Start counting on occurrence of 0000: Do not start 0001: 1st edge 0010: 2nd edge 0011: 3rd edge ... 1111: 15th edge Reset type: SYSRSn

### 19.17.2.17 HRCNFG Register (Offset = 20h) [Reset = 0000h]

HRCNFG is shown in [Figure 19-109](#) and described in [Table 19-42](#).

Return to the [Summary Table](#).

HRPWM Configuration Register

This register is only accessible on EPWM modules with HRPWM capabilities.

**Figure 19-109. HRCNFG Register**

15	14	13	12	11	10	9	8
RESERVED		RESERVED	HRLOADB		CTLMODEB	EDGMODEB	
R/W-0h		R-0-0h	R/W-0h		R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0
SWAPAB	AUTOCONV	SELOUTB	HRLOAD		CTLMODE	EDGMODE	
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h	R/W-0h	

**Table 19-42. HRCNFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R/W	0h	Reserved
13	RESERVED	R-0	0h	Reserved
12-11	HRLOADB	R/W	0h	Shadow Mode Bit Selects the time event that loads the CMPBHR shadow value into the active register. 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Reserved Reset type: SYSRSn
10	CTLMODEB	R/W	0h	Control Mode Bits Selects the register (CMP/TBPRD or TBPHS) that controls the MEP: 0: CMPBHR(8) or TBPRDHR(8) Register controls the edge position (i.e., this is duty or period control mode). (Default on Reset) 1: TBPHSHR(8) Register controls the edge position (i.e., this is phase control mode). Reset type: SYSRSn
9-8	EDGMODEB	R/W	0h	Edge Mode Bits Selects the edge of the PWM that is controlled by the micro-edge position (MEP) logic: 00: HRPWM capability is disabled (default on reset) 01: MEP control of rising edge (CMPBHR) 10: MEP control of falling edge (CMPBHR) 11: MEP control of both edges (TBPHSHR or TBPRDHR) Reset type: SYSRSn
7	SWAPAB	R/W	0h	Swap ePWM A & B Output Signals This bit enables the swapping of the A & B signal outputs. The selection is as follows: 0: ePWMxA and ePWMxB outputs are unchanged. 1: ePWMxA signal appears on ePWMxB output and ePWMxB signal appears on ePWMxA output. Reset type: SYSRSn

**Table 19-42. HRCNFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	AUTOCONV	R/W	0h	<p>Auto Convert Delay Line Value</p> <p>Selects whether the fractional duty cycle/period/phase in the CMPAHR/TBPRDHR/TBPHSHR register is automatically scaled by the MEP scale factor in the HRMSTEP register or manually scaled by calculations in application software. The SFO library function automatically updates the HRMSTEP register with the appropriate MEP scale factor.</p> <p>0: Automatic HRMSTEP scaling is disabled. 1: Automatic HRMSTEP scaling is enabled.</p> <p>If application software is manually scaling the fractional duty cycle, or phase (i.e. software sets <math>CMPAHR = (\text{fraction}(PWMduty * PWMperiod) * MEP \text{ Scale Factor}) \ll 8 + 0x080</math> for duty cycle), then this mode must be disabled.</p> <p>Reset type: SYSRSn</p>
5	SELOUTB	R/W	0h	<p>EPWMxB Output Select Bit</p> <p>This bit selects which signal is output on the ePWMxB channel output.</p> <p>The inversion will take the high resolution mode into account and the inverted signal will contain any high resolution modification. The inversion takes place as the last step in modifying the ePWMxB signal.</p> <p>0: ePWMxB output is normal. 1: ePWMxB output is inverted version of ePWMxA signal.</p> <p>Reset type: SYSRSn</p>
4-3	HRLOAD	R/W	0h	<p>Shadow Mode Bit</p> <p>Selects the time event that loads the CMPAHR shadow value into the active register.</p> <p>00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Reserved</p> <p>Reset type: SYSRSn</p>
2	CTLMODE	R/W	0h	<p>Control Mode Bits</p> <p>Selects the register (CMP/TBPRD or TBPHS) that controls the MEP:</p> <p>0: CMPAHR(8) or TBPRDHR(8) Register controls the edge position (i.e., this is duty or period control mode). (Default on Reset) 1: TBPHSHR(8) Register controls the edge position (i.e., this is phase control mode).</p> <p>Reset type: SYSRSn</p>
1-0	EDGMODE	R/W	0h	<p>Edge Mode Bits</p> <p>Selects the edge of the PWM that is controlled by the micro-edge position (MEP) logic:</p> <p>00: HRPWM capability is disabled (default on reset) 01: MEP control of rising edge (CMPAHR) 10: MEP control of falling edge (CMPAHR) 11: MEP control of both edges (TBPHSHR or TBPRDHR)</p> <p>Reset type: SYSRSn</p>

**19.17.2.18 HRPWR Register (Offset = 21h) [Reset = 0000h]**

HRPWR is shown in [Figure 19-110](#) and described in [Table 19-43](#).

Return to the [Summary Table](#).

HRPWM Power Register

This register is only accessible on EPWM modules with HRPWM capabilities.

**Figure 19-110. HRPWR Register**

15	14	13	12	11	10	9	8
CALPWRON	RESERVED					RESERVED	
R/W-0h	R-0-0h					R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	
R/W-0h		R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h	

**Table 19-43. HRPWR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	CALPWRON	R/W	0h	MEP Calibration Power Bits (only available on ePWM1) 0: Disables MEP calibration logic in the HRPWM and reduces power consumption. 1: Enables MEP calibration logic Reset type: SYSRSn
14-10	RESERVED	R-0	0h	Reserved
9-6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1-0	RESERVED	R/W	0h	Reserved

### 19.17.2.19 HRMSTEP Register (Offset = 26h) [Reset = 0000h]

HRMSTEP is shown in [Figure 19-111](#) and described in [Table 19-44](#).

Return to the [Summary Table](#).

#### HRPWM MEP Step Register

This register is only accessible on EPWM modules with HRPWM capabilities. Only 16 bit accesses are allowed for this register. Debugger access in 32 bit mode may display incorrect values.

**Figure 19-111. HRMSTEP Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
HRMSTEP							
R/W-0h							

**Table 19-44. HRMSTEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-0	HRMSTEP	R/W	0h	High Resolution MEP Step When auto-conversion is enabled (HRCNFG[AUTOCONV] = 1), This 8-bit field contains the MEP_ScaleFactor (number of MEP steps per coarse steps) used by the hardware to automatically convert the value in the CMPAHR, CMPBHR, DBFEDHR, DBREDHR, TBPHSHR, or TBPRDHR register to a scaled micro-edge delay on the high-resolution ePWM output. The value in this register is written by the SFO calibration software at the end of each calibration run. Reset type: SYSRSn

### 19.17.2.20 HRCNFG2 Register (Offset = 27h) [Reset = 0000h]

HRCNFG2 is shown in [Figure 19-112](#) and described in [Table 19-45](#).

Return to the [Summary Table](#).

#### HRPWM Configuration 2 Register

This register is only accessible on EPWM modules with HRPWM capabilities. Only 16 bit accesses are allowed for this register. Debugger access in 32 bit mode may display incorrect values.

**Figure 19-112. HRCNFG2 Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED					
R/W-0h	R-0/W1S-0h	R-0-0h					
7	6	5	4	3	2	1	0
RESERVED		CTLMODEDBFED		CTLMODEDBRED		EDGMODEDB	
R-0-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 19-45. HRCNFG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13-6	RESERVED	R-0	0h	Reserved
5-4	CTLMODEDBFED	R/W	0h	Shadow Mode Bit - selection should match DBCTL[LOADFEDMODE] Selects the time event that loads the DBFEDHR shadow value into the active register. 00 Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01 Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10 Load on either CTR = Zero or CTR = PRD 11 Reserved Reset type: SYSRSn
3-2	CTLMODEDBRED	R/W	0h	Shadow Mode Bit - selection should match DBCTL[LOADREDMODE] Selects the time event that loads the DBREDHR shadow value into the active register. 00 Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01 Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10 Load on either CTR = Zero or CTR = PRD 11 Reserved Reset type: SYSRSn
1-0	EDGMODEDB	R/W	0h	Edge Mode Bits Selects the edge of the PWM that is controlled by the micro-edge position (MEP) logic: 00 HRPWM capability is disabled (default on reset) 01 MEP control of rising edge (DBREDHR) 10 MEP control of falling edge (DBFEDHR) 11 MEP control of both edges (rising edge of DBREDHR or falling edge of DBFEDHR ) Reset type: SYSRSn

### 19.17.2.21 HRPCTL Register (Offset = 2Dh) [Reset = 0000h]

HRPCTL is shown in [Figure 19-113](#) and described in [Table 19-46](#).

Return to the [Summary Table](#).

High Resolution Period Control Register

Fields in this register related to HRPWM are only applicable on EPWM modules with HRPWM capabilities.

**Figure 19-113. HRPCTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	PWMSYNCSSELX			RESERVED	TBPHSHRLOA DE	PWMSYNCSSEL	HRPE
R-0-0h	R/W-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 19-46. HRPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R-0	0h	Reserved
6-4	PWMSYNCSSELX	R/W	0h	Extended selection bits for EPWMSYNCSSEL 000: EPWMSYNCSSEL is defined by PWMSYNCSSEL - > default condition (compatible with previous EPWM versions) 001: Reserved 010: Reserved 011: Reserved 100: CTR = CMPC, Count direction Up 101: CTR = CMPC, Count direction Down 110: CTR = CMPD, Count direction Up 111: CTR = CMPD, Count direction Down Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2	TBPHSHRLOADE	R/W	0h	TBPHSHR Load Enable This bit allows you to synchronize ePWM modules with a high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital compare event. This allows for multiple ePWM modules operating at the same frequency to be phase aligned with high-resolution. 0: Disables synchronization of high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital compare event: 1: Synchronize the high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital comparator synchronization event. The phase is synchronized using the contents of the high-resolution phase TBPHSHR register. The TBCTL[PHSEN] bit which enables the loading of the TBCTR register with TBPHS register value on a SYNCIN or TBCTL[SWFSYNC] event works independently. However, users need to enable this bit also if they want to control phase in conjunction with the high-resolution period feature. This bit and the TBCTL[PHSEN] bit must be set to 1 when high-resolution period is enabled for up-down count mode even if TBPHSHR = 0x0000. This bit does not need to be set when only high-resolution duty is enabled. Reset type: SYSRSn
1	PWMSYNCSSEL	R/W	0h	PWMSYNCS Source Select Bit: This bit selects the source for the EPWMSYNCS signal that goes to the CMPSS and GPDAC: 0 CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 1 CTR = zero: Time-base counter equal to zero (TBCTR = 0x00) Reset type: SYSRSn

**Table 19-46. HRPCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	HRPE	R/W	0h	High Resolution Period Enable Bit 0: High resolution period feature disabled. In this mode the ePWM behaves as a Type 4 ePWM. 1: High resolution period enabled. In this mode the HRPWM module can control high-resolution of both the duty and frequency. When high-resolution period is enabled, TBCTL[CTRMODE] = 0,1 (down-count mode) is not supported. Reset type: SYSRSn



### 19.17.2.22 TRREM Register (Offset = 2Eh) [Reset = 0000h]

TRREM is shown in [Figure 19-114](#) and described in [Table 19-47](#).

Return to the [Summary Table](#).

HRPWM High Resolution Remainder Register

This register is only accessible on EPWM modules with HRPWM capabilities.

**Figure 19-114. TRREM Register**

15	14	13	12	11	10	9	8
RESERVED						TRREM	
R-0-0h						R/W-0h	
7	6	5	4	3	2	1	0
TRREM							
R/W-0h							

**Table 19-47. TRREM Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10-0	TRREM	R/W	0h	<p>HRPWM Remainder Bits: This 11-bit value keeps track of the remainder portion of the HRPWM algorithm calculations. This value keeps track of the remainder portion of the HRPWM hardware calculations.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The lower 8-bits of the TRREM register can be automatically initialized with the TBPHSHR value on a SYNCIN or TBCTL[SWFSYNC] event or DC event (if enabled). The user can also write a value with the CPU.</li> <li>Priority of TRREM register updates: Sync (software or hardware) TBPHSHR copied to TRREM : Highest Priority HRPWM Hardware (updates TRREM register): Next priority CPU Write To TRREM Register: Lowest Priority</li> <li>Bit 10 of TRREM register is not used in asymmetrical mode. This bit can be forced to zero. TRREM will be initialized to 0x0 and 0x100 in Up and Up-down modes respectively. Asymmetrical Mode: TRREM[7:0] = TBPHSHR[15:8] TRREM[10,9,8] = 0,0,0 Symmetrical Mode: TRREM[7:0] = TBPHSHR[15:8] TRREM[10,9,8] = 0,0,1 Reset type: SYSRSn</li> </ol>

**19.17.2.23 GLDCTL Register (Offset = 34h) [Reset = 0000h]**

 GLDCTL is shown in [Figure 19-115](#) and described in [Table 19-48](#).

 Return to the [Summary Table](#).

Global PWM Load Control Register

**Figure 19-115. GLDCTL Register**

15	14	13	12	11	10	9	8
RESERVED			GLDCNT			GLDPRD	
R-0-0h			R-0h			R/W-0h	
7	6	5	4	3	2	1	0
GLDPRD	RESERVED	OSHTMODE	GLDMODE			GLD	
R/W-0h	R-0-0h	R/W-0h	R/W-0h			R/W-0h	

**Table 19-48. GLDCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R-0	0h	Reserved
12-10	GLDCNT	R	0h	Global Load Strobe Counter Register These bits indicate how many selected events have occurred: 000: No events 001: 1 event 010: 2 events 011: 3 events 100: 4 events 101: 5 events 110: 6 events 111: 7 events Reset type: SYSRSn
9-7	GLDPRD	R/W	0h	Global Load Strobe Period Select Register These bits select how many selected events need to occur before a load strobe is generated 000: Disable counter 001: Generate strobe on GLDCNT = 001 (1st event) 010: Generate strobe on GLDCNT = 010 (2nd event) 011: Generate strobe on GLDCNT = 011 (3rd event) 100: Generate strobe on GLDCNT = 011 (4th event) 101: Generate strobe on GLDCNT = 001 (5th event) 110: Generate strobe on GLDCNT = 010 (6th event) 111: Generate strobe on GLDCNT = 011 (7th event) Reset type: SYSRSn
6	RESERVED	R-0	0h	Reserved
5	OSHTMODE	R/W	0h	One Shot Load Mode Control Bit 0: One shot load mode is disabled and shadow to active loading happens continuously on all the chosen load strobes. 1: One shot mode is active. All load strobes are blocked until GLDCTL2[OSHTLD] is written with 1. Note: One Shot mode can only be used with global shadow to active load mode enabled (GLDCTL[GLD]=1) Reset type: SYSRSn

**Table 19-48. GLDCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-1	GLDMODE	R/W	0h	Global Load Pulse selection for Shadow to Active Mode Reloads 0000: Load on Counter = 0 (CNT_ZRO) 0001: Load on Counter = Period (PRD_EQ) 0010: Load on either Counter = 0, or Counter = Period 0011: Load on SYNCEVT - this is logical OR of DCAEVT1.sync, DCBEVT1.sync, EPWMxSYNCl and TBCTL[SWFSYNC] 0100: Load on SYNCEVT or CNT_ZRO 0101: Load on SYNCEVT or PRD_EQ 0110: Load on SYNCEVT or CNT_ZRO or PRD_EQ 1000: Reserved ... 1110: Reserved 1111: Load on GLDCTL2[GFRCLD] write Reset type: SYSRSn
0	GLD	R/W	0h	Global Shadow to Active Load Event Control 0: Shadow to active reload for all shadowed registers happens as per the individual reload control bits specified (Compatible with previous EPWM versions). 1: When set, all the shadow to active reload events are defined by GLDMODE bits in GLDCTL register. All the shadow registers use same reload pulse from shadow to active reloading. Individual LOADMODE bits are ignored. Reset type: SYSRSn

### 19.17.2.24 GLDCFG Register (Offset = 35h) [Reset = 0000h]

GLDCFG is shown in [Figure 19-116](#) and described in [Table 19-49](#).

Return to the [Summary Table](#).

Global PWM Load Config Register

**Figure 19-116. GLDCFG Register**

15	14	13	12	11	10	9	8
RESERVED					AQCSFRC	AQCTLB_AQC TLB2	AQCTLA_AQC TLA2
R-0-0h					R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
DBCTL	DBFED_DBFE DHR	DBRED_DBRE DHR	CMPD	CMPC	CMPB_CMPBH R	CMPA_CMPAH R	TBPRD_TBPR DHR
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 19-49. GLDCFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10	AQCSFRC	R/W	0h	Global load event configuration for AQCSFRC 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
9	AQCTLB_AQCTLB2	R/W	0h	Global load event configuration for AQCTLB_AQCTLB2 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
8	AQCTLA_AQCTLA2	R/W	0h	Global load event configuration for AQCTLA_AQCTLA2 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
7	DBCTL	R/W	0h	Global load event configuration for DBCTL 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
6	DBFED_DBFEDHR	R/W	0h	Global load event configuration for DBFED_DBFEDHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
5	DBRED_DBREDHR	R/W	0h	Global load event configuration for DBRED_DBREDHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn

**Table 19-49. GLDCFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	CMPD	R/W	0h	Global load event configuration for CMPD 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
3	CMPC	R/W	0h	Global load event configuration for CMPC 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
2	CMPB_CMPBHR	R/W	0h	Global load event configuration for CMPB_CMPBHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
1	CMPA_CMPAHR	R/W	0h	Global load event configuration for CMPA_CMPAHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
0	TBPRD_TBPRDHR	R/W	0h	Global load event configuration for TBPRD_TBPRDHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn

### 19.17.2.25 EPWMXLINK Register (Offset = 38h) [Reset = 000XXXXh]

EPWMXLINK is shown in [Figure 19-117](#) and described in [Table 19-50](#).

Return to the [Summary Table](#).

#### EPWMx Link Register

This register controls which EPWMs are linked to other EPWM modules. The default reset value will vary for each module. The reset value will link each EPWM module to itself to prevent unintentional linking of modules.

**Figure 19-117. EPWMXLINK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GLDCTL2LINK				RESERVED								CMPDLINK			
R/W-0h				R-0-0h								R/W-Xh			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMPCLINK				CMPBLINK				CMPALINK				TBPRDLINK			
R/W-Xh				R/W-Xh				R/W-Xh				R/W-Xh			

**Table 19-50. EPWMXLINK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GLDCTL2LINK	R/W	0h	GLDCTL2 Link Bits Writes to the GLDCTL2 registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's GLDCTL2 registers. 0000: ePWM1 0001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn
27-20	RESERVED	R-0	0h	Reserved
19-16	CMPDLINK	R/W	Xh	CMPD Link Bits Writes to the CMPD registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's CMPD registers. 0000: ePWM1 0001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn
15-12	CMPCLINK	R/W	Xh	CMPC Link Bits Writes to the CMPC registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's CMPC registers. 0000: ePWM1 0001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn
11-8	CMPBLINK	R/W	Xh	CMPB_CMPBHR Link Bits Writes to the CMPB_CMPBHR registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's CMPB_CMPBHR registers. 0000: ePWM1 0001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn

**Table 19-50. EPWMXLINK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-4	CMPALINK	R/W	Xh	CMPA_CMPAHR Link Bits Writes to the CMPA_CMPAHR registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's CMPA_CMPAHR registers. 0000: ePWM1 0001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn
3-0	TBPRDLINK	R/W	Xh	TBPRD_TBPRDHR Link Bits Writes to the TBPRD:TBPRDHR registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's TBPRD_TBPRDHR registers. 0000: ePWM1 0001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn

**19.17.2.26 AQCTLA Register (Offset = 40h) [Reset = 0000h]**

 AQCTLA is shown in [Figure 19-118](#) and described in [Table 19-51](#).

 Return to the [Summary Table](#).

Action Qualifier Control Register For Output A

**Figure 19-118. AQCTLA Register**

15	14	13	12	11	10	9	8
RESERVED				CBD		CBU	
R-0-0h				R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
CAD		CAU		PRD		ZRO	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 19-51. AQCTLA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-10	CBD	R/W	0h	Action When TBCTR = CMPB on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
9-8	CBU	R/W	0h	Action When TBCTR = CMPB on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
7-6	CAD	R/W	0h	Action When TBCTR = CMPA on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
5-4	CAU	R/W	0h	Action When TBCTR = CMPA on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn



**Table 19-51. AQCTLA Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	PRD	R/W	0h	Action When TBCTR = TBPRD Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
1-0	ZRO	R/W	0h	Action When TBCTR = 0 Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn

**19.17.2.27 AQCTLA2 Register (Offset = 41h) [Reset = 0000h]**

 AQCTLA2 is shown in [Figure 19-119](#) and described in [Table 19-52](#).

 Return to the [Summary Table](#).

Additional Action Qualifier Control Register For Output A

**Figure 19-119. AQCTLA2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
T2D		T2U		T1D		T1U	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 19-52. AQCTLA2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-6	T2D	R/W	0h	Action when event occurs on T2 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
5-4	T2U	R/W	0h	Action when event occurs on T2 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
3-2	T1D	R/W	0h	Action when event occurs on T1 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
1-0	T1U	R/W	0h	Action when event occurs on T1 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn

### 19.17.2.28 AQCTLB Register (Offset = 42h) [Reset = 0000h]

AQCTLB is shown in [Figure 19-120](#) and described in [Table 19-53](#).

Return to the [Summary Table](#).

Action Qualifier Control Register For Output B

**Figure 19-120. AQCTLB Register**

15	14	13	12	11	10	9	8
RESERVED				CBD		CBU	
R-0-0h				R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
CAD		CAU		PRD		ZRO	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 19-53. AQCTLB Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-10	CBD	R/W	0h	Action When TBCTR = CMPB on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
9-8	CBU	R/W	0h	Action When TBCTR = CMPB on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
7-6	CAD	R/W	0h	Action When TBCTR = CMPA on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
5-4	CAU	R/W	0h	Action When TBCTR = CMPA on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn

**Table 19-53. AQCTLB Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	PRD	R/W	0h	Action When TBCTR = TBPRD Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
1-0	ZRO	R/W	0h	Action When TBCTR = 0 Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn

### 19.17.2.29 AQCTLB2 Register (Offset = 43h) [Reset = 0000h]

AQCTLB2 is shown in [Figure 19-121](#) and described in [Table 19-54](#).

Return to the [Summary Table](#).

Additional Action Qualifier Control Register For Output B

**Figure 19-121. AQCTLB2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
T2D		T2U		T1D		T1U	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 19-54. AQCTLB2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-6	T2D	R/W	0h	Action when event occurs on T2 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
5-4	T2U	R/W	0h	Action when event occurs on T2 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
3-2	T1D	R/W	0h	Action when event occurs on T1 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
1-0	T1U	R/W	0h	Action when event occurs on T1 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn

### 19.17.2.30 AQSFRFC Register (Offset = 47h) [Reset = 0000h]

AQSFRFC is shown in [Figure 19-122](#) and described in [Table 19-55](#).

Return to the [Summary Table](#).

Action Qualifier Software Force Register

**Figure 19-122. AQSFRFC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RLDCSF		OTSFB	ACTSFB		OTSFA	ACTSFA	
R/W-0h		R-0/W1S-0h	R/W-0h		R-0/W1S-0h	R/W-0h	

**Table 19-55. AQSFRFC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-6	RLDCSF	R/W	0h	AQSFRFC Active Register Reload From Shadow Options 00: Load on time-base counter equals zero 01: Load on time-base counter equals period 10: Load on time-base counter equals zero or counter equals period 11: Load immediately (the active register is directly accessed by the CPU and is not loaded from the shadow register). Reset type: SYSRSn
5	OTSFB	R-0/W1S	0h	One-Time Software Forced Event on Output B 0: Writing a 0 (zero) has no effect. Always reads back a 0. This bit is auto cleared once a write to this register is complete (i.e., a forced event is initiated.). This is a one-shot forced event. It can be overridden by another subsequent event on output B. 1: Initiates a single software forced event Reset type: SYSRSn
4-3	ACTSFB	R/W	0h	Action When One-Time Software Force B is Invoked 00: Does nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Note: This action is not qualified by counter direction (CNT_dir) Reset type: SYSRSn
2	OTSFA	R-0/W1S	0h	One-Time Software Forced Event on Output A 0: Writing a 0 (zero) has no effect. Always reads back a 0. This bit is auto cleared once a write to this register is complete ( i.e., a forced event is initiated). This is a one-shot forced event. It can be overridden by another subsequent event on output A. 1: Initiates a single software forced event Reset type: SYSRSn
1-0	ACTSFA	R/W	0h	Action When One-Time Software Force A Is Invoked 00: Does nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Note: This action is not qualified by counter direction (CNT_dir) Reset type: SYSRSn

**19.17.2.31 AQCSFRC Register (Offset = 49h) [Reset = 0000h]**

 AQCSFRC is shown in [Figure 19-123](#) and described in [Table 19-56](#).

 Return to the [Summary Table](#).

Action Qualifier Continuous S/W Force Register

**Figure 19-123. AQCSFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				CSFB		CSFA	
R-0-0h				R/W-0h		R/W-0h	

**Table 19-56. AQCSFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3-2	CSFB	R/W	0h	Continuous Software Force on Output B In immediate mode, a continuous force takes effect on the next TBCLK edge. In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register. To configure shadow mode, use AQSFRC[RLDCSF]. 00: Software forcing is disabled and has no effect 01: Forces a continuous low on output B 10: Forces a continuous high on output B 11: Software forcing is disabled and has no effect Reset type: SYSRSn
1-0	CSFA	R/W	0h	Continuous Software Force on Output A In immediate mode, a continuous force takes effect on the next TBCLK edge. In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register. 00: Software forcing is disabled and has no effect 01: Forces a continuous low on output A 10: Forces a continuous high on output A 11: Software forcing is disabled and has no effect Reset type: SYSRSn

### 19.17.2.32 DBREDHR Register (Offset = 50h) [Reset = 0000h]

DBREDHR is shown in [Figure 19-124](#) and described in [Table 19-57](#).

Return to the [Summary Table](#).

Dead-Band Generator Rising Edge Delay High Resolution Mirror Register

**Figure 19-124. DBREDHR Register**

15	14	13	12	11	10	9	8
DBREDHR							RESERVED
R/W-0h							R-0h
7	6	5	4	3	2	1	0
RESERVED							RESERVED
R-0h							R-0h

**Table 19-57. DBREDHR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	DBREDHR	R/W	0h	Dead Band Rising Edge Delay High Resolution Bits Reset type: SYSRSn
8	RESERVED	R	0h	Reserved
7-1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved



### 19.17.2.33 DBRED Register (Offset = 51h) [Reset = 0000h]

DBRED is shown in [Figure 19-125](#) and described in [Table 19-58](#).

Return to the [Summary Table](#).

Dead-Band Generator Rising Edge Delay High Resolution Mirror Register

**Figure 19-125. DBRED Register**

15	14	13	12	11	10	9	8
RESERVED				DBRED			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DBRED							
R/W-0h							

**Table 19-58. DBRED Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13-0	DBRED	R/W	0h	Rising edge delay value Reset type: SYSRSn

### 19.17.2.34 DBFEDHR Register (Offset = 52h) [Reset = 0000h]

DBFEDHR is shown in [Figure 19-126](#) and described in [Table 19-59](#).

Return to the [Summary Table](#).

Dead-Band Generator Falling Edge Delay High Resolution Register

**Figure 19-126. DBFEDHR Register**

15	14	13	12	11	10	9	8
DBFEDHR							RESERVED
R/W-0h							R-0h
7	6	5	4	3	2	1	0
RESERVED							RESERVED
R-0h							R-0h

**Table 19-59. DBFEDHR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	DBFEDHR	R/W	0h	Dead Band Falling Edge Delay High Resolution Bits Reset type: SYSRSn
8	RESERVED	R	0h	Reserved
7-1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

### 19.17.2.35 DBFED Register (Offset = 53h) [Reset = 0000h]

DBFED is shown in [Figure 19-127](#) and described in [Table 19-60](#).

Return to the [Summary Table](#).

Dead-Band Generator Falling Edge Delay Count Register

**Figure 19-127. DBFED Register**

15	14	13	12	11	10	9	8
RESERVED				DBFED			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DBFED							
R/W-0h							

**Table 19-60. DBFED Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13-0	DBFED	R/W	0h	Falling Edge Delay Count 14-bit counter Reset type: SYSRSn

### 19.17.2.36 TBPHS Register (Offset = 60h) [Reset = 0000000h]

TBPHS is shown in [Figure 19-128](#) and described in [Table 19-61](#).

Return to the [Summary Table](#).

Time Base Phase High

**Figure 19-128. TBPHS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TBPHS																TBPHSHR															
R/W-0h																R/W-0h															

**Table 19-61. TBPHS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	TBPHS	R/W	0h	Phase Offset Register These bits set time-base counter phase of the selected ePWM relative to the time-base that is supplying the synchronization input signal. - If TBCTL[PHSEN] = 0, then the synchronization event is ignored and the time-base counter is not loaded with the phase. - If TBCTL[PHSEN] = 1, then the time-base counter (TBCTR) will be loaded with the phase (TBPHS) when a synchronization event occurs. The synchronization event can be initiated by the input synchronization signal (EPWMxSYNCI) or by a software forced synchronization. Reset type: SYSRSn
15-0	TBPHSHR	R/W	0h	Phase Offset (High Resolution) Register. TBPHSHR must not be used. Instead TRREM (HRPWM remainder register) must be used to mimic the functionality of TBPHSHR. The lower 8 bits in this register are ignored - writes are ignored and reads return zero Reset type: SYSRSn

**19.17.2.37 TBPRDHR Register (Offset = 62h) [Reset = 0000h]**

 TBPRDHR is shown in [Figure 19-129](#) and described in [Table 19-62](#).

 Return to the [Summary Table](#).

Time Base Period High Resolution Register

**Figure 19-129. TBPRDHR Register**

15	14	13	12	11	10	9	8
TBPRDHR							
R/W-0h							
7	6	5	4	3	2	1	0
TBPRDHR							
R/W-0h							

**Table 19-62. TBPRDHR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TBPRDHR	R/W	0h	Period High Resolution Bits The upper 8-bits contain the high-resolution portion of the period value. The TBPRDHR register is not affected by the TBCTL[PRDL] bit. Reads from this register always reflect the shadow register. Likewise writes are also to the shadow register. The TBPRDHR register is only used when the high resolution period feature is enabled. This register is only available with ePWM modules which support high-resolution period control. The lower 8 bits in this register are ignored - writes are ignored and reads return zero Reset type: SYSRSn

### 19.17.2.38 TBPRD Register (Offset = 63h) [Reset = 0000h]

TBPRD is shown in [Figure 19-130](#) and described in [Table 19-63](#).

Return to the [Summary Table](#).

Time Base Period Register

**Figure 19-130. TBPRD Register**

15	14	13	12	11	10	9	8
TBPRD							
R/W-0h							
7	6	5	4	3	2	1	0
TBPRD							
R/W-0h							

**Table 19-63. TBPRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TBPRD	R/W	0h	Time Base Period Register These bits determine the period of the time-base counter. This sets the PWM frequency. Shadowing of this register is enabled and disabled by the TBCTL[PRDL] bit. By default this register is shadowed. - If TBCTL[PRDL] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the active register will be loaded from the shadow register when the time-base counter equals zero. - If TBCTL[PRDL] = 1, then the shadow is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware. - The active and shadow registers share the same memory map address. Reset type: SYSRSn

### 19.17.2.39 CMPA Register (Offset = 6Ah) [Reset = 0000000h]

CMPA is shown in [Figure 19-131](#) and described in [Table 19-64](#).

Return to the [Summary Table](#).

Counter Compare A Register

**Figure 19-131. CMPA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMPA																CMPAHR															
R/W-0h																R/W-0h															

**Table 19-64. CMPA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	CMPA	R/W	0h	<p>Compare A Register</p> <p>The value in the active CMPA register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a 'time-base counter equal to counter compare A' event. This event is sent to the action-qualifier where it is qualified and converted it into one or more actions. These actions can be applied to either the EPWMxA or the EPWMxB output depending on the configuration of the AQCTLA and AQCTLB registers. The actions that can be defined in the AQCTLA and AQCTLB registers include:</p> <ul style="list-style-type: none"> <li>- Do nothing</li> <li>- Clear: Pull the EPWMxA and/or EPWMxB signal low</li> <li>- Set: Pull the EPWMxA and/or EPWMxB signal high</li> <li>- Toggle the EPWMxA and/or EPWMxB signal</li> </ul> <p>Shadowing of this register is enabled and disabled by the CMPCTL[SHDWAMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> <li>- If CMPCTL[SHDWAMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL[LOADAMODE] bit field determines which event will load the active register from the shadow register.</li> <li>- Before a write, the CMPCTL[SHDWFULL] bit can be read to determine if the shadow register is currently full.</li> <li>- If CMPCTL[SHDWAMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware.</li> <li>- In either mode, the active and shadow registers share the same memory map address.</li> </ul> <p>Reset type: SYSRSn</p>
15-0	CMPAHR	R/W	0h	<p>Compare A HRPWM Extension Register</p> <p>The UPPER 8-bits contain the high-resolution portion (most significant 8-bits) of the counter-compare A value. CMPA:CMPAHR can be accessed in a single 32-bit read/write. Shadowing is enabled and disabled by the CMPCTL[SHDWAMODE] bit as described for the CMPA register.</p> <p>The lower 8 bits in this register are ignored</p> <p>Reset type: SYSRSn</p>

### 19.17.2.40 CMPB Register (Offset = 6Ch) [Reset = 0000000h]

CMPB is shown in [Figure 19-132](#) and described in [Table 19-65](#).

Return to the [Summary Table](#).

Compare B Register

**Figure 19-132. CMPB Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMPB																CMPBHR															
R/W-0h																R/W-0h															

**Table 19-65. CMPB Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	CMPB	R/W	0h	<p>Compare B Register</p> <p>The value in the active CMPB register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a 'time-base counter equal to counter compare B' event. This event is sent to the action-qualifier where it is qualified and converted it into one or more actions. These actions can be applied to either the EPWMxA or the EPWMxB output depending on the configuration of the AQCTLA and AQCTLB registers. The actions that can be defined in the AQCTLA and AQCTLB registers include:</p> <ul style="list-style-type: none"> <li>- Do nothing</li> <li>- Clear: Pull the EPWMxA and/or EPWMxB signal low</li> <li>- Set: Pull the EPWMxA and/or EPWMxB signal high</li> <li>- Toggle the EPWMxA and/or EPWMxB signal</li> </ul> <p>Shadowing of this register is enabled and disabled by the CMPCTL[SHDWBMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> <li>- If CMPCTL[SHDWBMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL[LOADBMODE] bit field determines which event will load the active register from the shadow register.</li> <li>- Before a write, the CMPCTL[SHDWBFULL] bit can be read to determine if the shadow register is currently full.</li> <li>- If CMPCTL[SHDWBMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware.</li> <li>- In either mode, the active and shadow registers share the same memory map address.</li> </ul> <p>Reset type: SYSRSn</p>
15-0	CMPBHR	R/W	0h	<p>Compare B High Resolution Bits</p> <p>The lower 8 bits in this register are ignored</p> <p>Reset type: SYSRSn</p>



### 19.17.2.41 CMPC Register (Offset = 6Fh) [Reset = 0000h]

CMPC is shown in [Figure 19-133](#) and described in [Table 19-66](#).

Return to the [Summary Table](#).

Counter Compare C Register

LINK feature access should always be 16-bit

**Figure 19-133. CMPC Register**

15	14	13	12	11	10	9	8
CMPC							
R/W-0h							
7	6	5	4	3	2	1	0
CMPC							
R/W-0h							

**Table 19-66. CMPC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CMPC	R/W	0h	<p>Compare C Register</p> <p>The value in the active CMPC register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a 'time-base counter equal to counter compare C' event.</p> <p>Shadowing of this register is enabled and disabled by the CMPCTL2[SHDWCMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> <li>- If CMPCTL2[SHDWCMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL2[LOADCMODE] bit field determines which event will load the active register from the shadow register:</li> <li>- If CMPCTL2[SHDWCMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register that is, the register actively controlling the hardware.</li> <li>- In either mode, the active and shadow registers share the same memory map address.</li> </ul> <p>Reset type: SYSRSn</p>

### 19.17.2.42 CMPD Register (Offset = 71h) [Reset = 0000h]

CMPD is shown in [Figure 19-134](#) and described in [Table 19-67](#).

Return to the [Summary Table](#).

Counter Compare D Register

LINK feature access should always be 16-bit

**Figure 19-134. CMPD Register**

15	14	13	12	11	10	9	8
CMPD							
R/W-0h							
7	6	5	4	3	2	1	0
CMPD							
R/W-0h							

**Table 19-67. CMPD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CMPD	R/W	0h	<p>Compare D Register</p> <p>The value in the active CMPD register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a 'time-base counter equal to counter compare D' event.</p> <p>Shadowing of this register is enabled and disabled by the CMPCTL2[SHDWDMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> <li>- If CMPCTL2[SHDWDMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL2[LOADDMODE] bit field determines which event will load the active register from the shadow register:</li> <li>- If CMPCTL2[SHDWDMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register that is, the register actively controlling the hardware.</li> <li>- In either mode, the active and shadow registers share the same memory map address.</li> </ul> <p>Reset type: SYSRSn</p>

**19.17.2.43 GLDCTL2 Register (Offset = 74h) [Reset = 0000h]**

 GLDCTL2 is shown in [Figure 19-135](#) and described in [Table 19-68](#).

 Return to the [Summary Table](#).

Global PWM Load Control Register 2

**Figure 19-135. GLDCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						GFRCLD	OSHTLD
R-0-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 19-68. GLDCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R-0	0h	Reserved
1	GFRCLD	R-0/W1S	0h	Force Load Event in One Shot Mode 0: Writing of 0 will be ignored. Always reads back a 0. 1: Force one load event at the input of the event pre-scale counter. This bit is intended to be used for testing and/or software force loading of the events in global load mode. Reset type: SYSRSn
0	OSHTLD	R-0/W1S	0h	Enable Reload Event in One Shot Mode 0: Writing of 0 will be ignored. Always reads back a 0. 1: Turns the one shot latch condition ON. Upon occurrence of a chosen load strobe, one shadow to active reload occurs and the latch will be cleared. Hence writing 1 to this bit would allow one load strobe event to pass through and block further strobe events. Reset type: SYSRSn

#### 19.17.2.44 SWVDELVAL Register (Offset = 77h) [Reset = 0000h]

SWVDELVAL is shown in [Figure 19-136](#) and described in [Table 19-69](#).

Return to the [Summary Table](#).

Software Valley Mode Delay Register

**Figure 19-136. SWVDELVAL Register**

15	14	13	12	11	10	9	8
SWVDELVAL							
R/W-0h							
7	6	5	4	3	2	1	0
SWVDELVAL							
R/W-0h							

**Table 19-69. SWVDELVAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SWVDELVAL	R/W	0h	Software Valley Delay Value Register This register can be optionally used define offset value for the hardware calculated delay HWDELAYVAL as defined in VCAPCTL[VDELAYDIV] bits. Reset type: SYSRSn

### 19.17.2.45 TZSEL Register (Offset = 80h) [Reset = 0000h]

TZSEL is shown in [Figure 19-137](#) and described in [Table 19-70](#).

Return to the [Summary Table](#).

Trip Zone Select Register

**Figure 19-137. TZSEL Register**

15	14	13	12	11	10	9	8
DCBEVT1	DCAEVT1	OSHT6	OSHT5	OSHT4	OSHT3	OSHT2	OSHT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
DCBEVT2	DCAEVT2	CBC6	CBC5	CBC4	CBC3	CBC2	CBC1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 19-70. TZSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	DCBEVT1	R/W	0h	Digital Compare Output B Event 1 Select 0: Disable DCBEVT1 as one-shot-trip source for this ePWM module. 1: Enable DCBEVT1 as one-shot-trip source for this ePWM module. Reset type: SYSRSn
14	DCAEVT1	R/W	0h	Digital Compare Output A Event 1 Select 0: Disable DCAEVT1 as one-shot-trip source for this ePWM module. 1: Enable DCAEVT1 as one-shot-trip source for this ePWM module. Reset type: SYSRSn
13	OSHT6	R/W	0h	Trip-zone 6 (TZ6) Select 0: Disable TZ6 as a one-shot trip source for this ePWM module 1: Enable TZ6 as a one-shot trip source for this ePWM module Reset type: SYSRSn
12	OSHT5	R/W	0h	Trip-zone 5 (TZ5) Select 0: Disable TZ5 as a one-shot trip source for this ePWM module 1: Enable TZ5 as a one-shot trip source for this ePWM module Reset type: SYSRSn
11	OSHT4	R/W	0h	Trip-zone 4 (TZ4) Select 0: Disable TZ4 as a one-shot trip source for this ePWM module 1: Enable TZ4 as a one-shot trip source for this ePWM module Reset type: SYSRSn
10	OSHT3	R/W	0h	Trip-zone 3 (TZ3) Select 0: Disable TZ3 as a one-shot trip source for this ePWM module 1: Enable TZ3 as a one-shot trip source for this ePWM module Reset type: SYSRSn
9	OSHT2	R/W	0h	Trip-zone 2 (TZ2) Select 0: Disable TZ2 as a one-shot trip source for this ePWM module 1: Enable TZ2 as a one-shot trip source for this ePWM module Reset type: SYSRSn
8	OSHT1	R/W	0h	Trip-zone 1 (TZ1) Select 0: Disable TZ1 as a one-shot trip source for this ePWM module 1: Enable TZ1 as a one-shot trip source for this ePWM module Reset type: SYSRSn
7	DCBEVT2	R/W	0h	Digital Compare Output B Event 2 Select 0: Disable DCBEVT2 as a CBC trip source for this ePWM module 1: Enable DCBEVT2 as a CBC trip source for this ePWM module Reset type: SYSRSn

**Table 19-70. TZSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	DCAEVT2	R/W	0h	Digital Compare Output A Event 2 Select 0: Disable DCAEVT2 as a CBC trip source for this ePWM module 1: Enable DCAEVT2 as a CBC trip source for this ePWM module Reset type: SYSRSn
5	CBC6	R/W	0h	Trip-zone 6 (TZ6) Select 0: Disable TZ6 as a CBC trip source for this ePWM module 1: Enable TZ6 as a CBC trip source for this ePWM module Reset type: SYSRSn
4	CBC5	R/W	0h	Trip-zone 5 (TZ5) Select 0: Disable TZ5 as a CBC trip source for this ePWM module 1: Enable TZ5 as a CBC trip source for this ePWM module Reset type: SYSRSn
3	CBC4	R/W	0h	Trip-zone 4 (TZ4) Select 0: Disable TZ4 as a CBC trip source for this ePWM module 1: Enable TZ4 as a CBC trip source for this ePWM module Reset type: SYSRSn
2	CBC3	R/W	0h	Trip-zone 3 (TZ3) Select 0: Disable TZ3 as a CBC trip source for this ePWM module 1: Enable TZ3 as a CBC trip source for this ePWM module Reset type: SYSRSn
1	CBC2	R/W	0h	Trip-zone 2 (TZ2) Select 0: Disable TZ2 as a CBC trip source for this ePWM module 1: Enable TZ2 as a CBC trip source for this ePWM module Reset type: SYSRSn
0	CBC1	R/W	0h	Trip-zone 1 (TZ1) Select 0: Disable TZ1 as a CBC trip source for this ePWM module 1: Enable TZ1 as a CBC trip source for this ePWM module Reset type: SYSRSn

### 19.17.2.46 TZDCSEL Register (Offset = 82h) [Reset = 0000h]

TZDCSEL is shown in [Figure 19-138](#) and described in [Table 19-71](#).

Return to the [Summary Table](#).

Trip Zone Digital Comparator Select Register

**Figure 19-138. TZDCSEL Register**

15	14	13	12	11	10	9	8
RESERVED				DCBEVT2			DCBEVT1
R-0-0h				R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
DCBEVT1		DCAEVT2			DCAEVT1		
R/W-0h		R/W-0h			R/W-0h		

**Table 19-71. TZDCSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-9	DCBEVT2	R/W	0h	Digital Compare Output B Event 2 Selection 000: Event disabled 001: DCBH = low, DCBL = don't care 010: DCBH = high, DCBL = don't care 011: DCBL = low, DCBH = don't care 100: DCBL = high, DCBH = don't care 101: DCBL = high, DCBH = low 110: Reserved 111: Reserved Reset type: SYSRSn
8-6	DCBEVT1	R/W	0h	Digital Compare Output B Event 1 Selection 000: Event disabled 001: DCBH = low, DCBL = don't care 010: DCBH = high, DCBL = don't care 011: DCBL = low, DCBH = don't care 100: DCBL = high, DCBH = don't care 101: DCBL = high, DCBH = low 110: Reserved 111: Reserved Reset type: SYSRSn
5-3	DCAEVT2	R/W	0h	Digital Compare Output A Event 2 Selection 000: Event disabled 001: DCAH = low, DCAL = don't care 010: DCAH = high, DCAL = don't care 011: DCAL = low, DCAH = don't care 100: DCAL = high, DCAH = don't care 101: DCAL = high, DCAH = low 110: Reserved 111: Reserved Reset type: SYSRSn
2-0	DCAEVT1	R/W	0h	Digital Compare Output A Event 1 Selection 000: Event disabled 001: DCAH = low, DCAL = don't care 010: DCAH = high, DCAL = don't care 011: DCAL = low, DCAH = don't care 100: DCAL = high, DCAH = don't care 101: DCAL = high, DCAH = low 110: Reserved 111: Reserved Reset type: SYSRSn

**19.17.2.47 TZCTL Register (Offset = 84h) [Reset = 0000h]**

 TZCTL is shown in [Figure 19-139](#) and described in [Table 19-72](#).

 Return to the [Summary Table](#).

Trip Zone Control Register

**Figure 19-139. TZCTL Register**

15	14	13	12	11	10	9	8
RESERVED				DCBEVT2		DCBEVT1	
R-0-0h				R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
DCAEVT2		DCAEVT1		TZB		TZA	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 19-72. TZCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-10	DCBEVT2	R/W	0h	Digital Compare Output B Event 2 Action On EPWMxB 00: High-impedance (EPWMxB = High-impedance state) 01: Force EPWMxB to a high state. 10: Force EPWMxB to a low state. 11: Do Nothing, trip action is disabled Reset type: SYSRSn
9-8	DCBEVT1	R/W	0h	Digital Compare Output B Event 1 Action On EPWMxB 00: High-impedance (EPWMxB = High-impedance state) 01: Force EPWMxB to a high state. 10: Force EPWMxB to a low state. 11: Do Nothing, trip action is disabled Reset type: SYSRSn
7-6	DCAEVT2	R/W	0h	Digital Compare Output A Event 2 Action On EPWMxA 00: High-impedance (EPWMxA = High-impedance state) 01: Force EPWMxA to a high state. 10: Force EPWMxA to a low state. 11: Do Nothing, trip action is disabled Reset type: SYSRSn
5-4	DCAEVT1	R/W	0h	Digital Compare Output A Event 1 Action On EPWMxA 00: High-impedance (EPWMxA = High-impedance state) 01: Force EPWMxA to a high state. 10: Force EPWMxA to a low state. 11: Do Nothing, trip action is disabled Reset type: SYSRSn
3-2	TZB	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxB When a trip event occurs the following action is taken on output EPWMxB. Which trip-zone pins can cause an event is defined in the TZSEL register. 00: High-impedance (EPWMxB = High-impedance state) 01: Force EPWMxB to a high state 10: Force EPWMxB to a low state 11: Do nothing, no action is taken on EPWMxB. Reset type: SYSRSn



**Table 19-72. TZCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	TZA	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxA When a trip event occurs the following action is taken on output EPWMxA. Which trip-zone pins can cause an event is defined in the TZSEL register. 00: High-impedance (EPWMxA = High-impedance state) 01: Force EPWMxA to a high state 10: Force EPWMxA to a low state 11: Do nothing, no action is taken on EPWMxA. Reset type: SYSRSn

**19.17.2.48 TZCTL2 Register (Offset = 85h) [Reset = 0000h]**

 TZCTL2 is shown in [Figure 19-140](#) and described in [Table 19-73](#).

 Return to the [Summary Table](#).

Additional Trip Zone Control Register

**Figure 19-140. TZCTL2 Register**

15	14	13	12	11	10	9	8
ETZE	RESERVED			TZBD			TZBU
R/W-0h	R-0-0h			R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
TZBU		TZAD			TZAU		
R/W-0h		R/W-0h			R/W-0h		

**Table 19-73. TZCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	ETZE	R/W	0h	TZCTL2 Enable 0: Use trip action from TZCTL (legacy EPWM compatibility) 1: Use trip action defined in TZCTL2, TZCTLDCA and TZCTLDCA. Settings in TZCTL are ignored Reset type: SYSRSn
14-12	RESERVED	R-0	0h	Reserved
11-9	TZBD	R/W	0h	TZ1 to TZ6 Trip Action On EPWMxB while Count direction is DOWN 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn
8-6	TZBU	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxB while Count direction is UP 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn
5-3	TZAD	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxA while Count direction is DOWN 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn

**Table 19-73. TZCTL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	TZAU	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxA while Count direction is UP 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn

**19.17.2.49 TZCTLDCA Register (Offset = 86h) [Reset = 0000h]**

 TZCTLDCA is shown in [Figure 19-141](#) and described in [Table 19-74](#).

 Return to the [Summary Table](#).

Trip Zone Control Register Digital Compare A

**Figure 19-141. TZCTLDCA Register**

15	14	13	12	11	10	9	8
RESERVED				DCAEVT2D			DCAEVT2U
R-0-0h				R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
DCAEVT2U		DCAEVT1D			DCAEVT1U		
R/W-0h		R/W-0h			R/W-0h		

**Table 19-74. TZCTLDCA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-9	DCAEVT2D	R/W	0h	Digital Compare Output A Event 2 Action On EPWMxA while Count direction is DOWN 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn
8-6	DCAEVT2U	R/W	0h	Digital Compare Output A Event 2 Action On EPWMxA while Count direction is UP 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn
5-3	DCAEVT1D	R/W	0h	Digital Compare Output A Event 1 Action On EPWMxA while Count direction is DOWN 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn

**Table 19-74. TZCTLDCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	DCAEVT1U	R/W	0h	Digital Compare Output A Event 1 Action On EPWMxA while Count direction is UP 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn

**19.17.2.50 TZCTLDCB Register (Offset = 87h) [Reset = 0000h]**

 TZCTLDCB is shown in [Figure 19-142](#) and described in [Table 19-75](#).

 Return to the [Summary Table](#).

Trip Zone Control Register Digital Compare B

**Figure 19-142. TZCTLDCB Register**

15	14	13	12	11	10	9	8
RESERVED				DCBEVT2D			DCBEVT2U
R-0-0h				R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
DCBEVT2U		DCBEVT1D			DCBEVT1U		
R/W-0h		R/W-0h			R/W-0h		

**Table 19-75. TZCTLDCB Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-9	DCBEVT2D	R/W	0h	Digital Compare Output B Event 2 Action On EPWMxB while Count direction is DOWN 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn
8-6	DCBEVT2U	R/W	0h	Digital Compare Output B Event 2 Action On EPWMxB while Count direction is UP 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn
5-3	DCBEVT1D	R/W	0h	Digital Compare Output B Event 1 Action On EPWMxB while Count direction is DOWN 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn

**Table 19-75. TZCTLDCB Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	DCBEVT1U	R/W	0h	Digital Compare Output B Event 1 Action On EPWMxB while Count direction is UP 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn

**19.17.2.51 TZEINT Register (Offset = 8Dh) [Reset = 0000h]**

 TZEINT is shown in [Figure 19-143](#) and described in [Table 19-76](#).

 Return to the [Summary Table](#).

Trip Zone Enable Interrupt Register

**Figure 19-143. TZEINT Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1	OST	CBC	RESERVED
R-0-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0-0h

**Table 19-76. TZEINT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R-0	0h	Reserved
6	DCBEVT2	R/W	0h	Digital Compare Output B Event 2 Interrupt Enable 0: Disabled 1: Enabled Reset type: SYSRSn
5	DCBEVT1	R/W	0h	Digital Compare Output B Event 1 Interrupt Enable 0: Disabled 1: Enabled Reset type: SYSRSn
4	DCAEVT2	R/W	0h	Digital Compare Output A Event 2 Interrupt Enable 0: Disabled 1: Enabled Reset type: SYSRSn
3	DCAEVT1	R/W	0h	Digital Compare Output A Event 1 Interrupt Enable 0: Disabled 1: Enabled Reset type: SYSRSn
2	OST	R/W	0h	Trip-zone One-Shot Interrupt Enable 0: Disable one-shot interrupt generation 1: Enable Interrupt generation a one-shot trip event will cause a EPWMx_TZINT PIE interrupt. Reset type: SYSRSn
1	CBC	R/W	0h	Trip-zone Cycle-by-Cycle Interrupt Enable 0: Disable cycle-by-cycle interrupt generation. 1: Enable interrupt generation a cycle-by-cycle trip event will cause an EPWMx_TZINT PIE interrupt. Reset type: SYSRSn
0	RESERVED	R-0	0h	Reserved



### 19.17.2.52 TZFLG Register (Offset = 93h) [Reset = 0000h]

TZFLG is shown in [Figure 19-144](#) and described in [Table 19-77](#).

Return to the [Summary Table](#).

Trip Zone Flag Register

**Figure 19-144. TZFLG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1	OST	CBC	INT
R-0-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 19-77. TZFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R-0	0h	Reserved
6	DCBEVT2	R	0h	Latched Status Flag for Digital Compare Output B Event 2 0: Indicates no trip event has occurred on DCBEVT2 1: Indicates a trip event has occurred for the event defined for DCBEVT2 Reset type: SYSRSn
5	DCBEVT1	R	0h	Latched Status Flag for Digital Compare Output B Event 1 0: Indicates no trip event has occurred on DCBEVT1 1: Indicates a trip event has occurred for the event defined for DCBEVT1 Reset type: SYSRSn
4	DCAEVT2	R	0h	Latched Status Flag for Digital Compare Output A Event 2 0: Indicates no trip event has occurred on DCAEVT2 1: Indicates a trip event has occurred for the event defined for DCAEVT2 Reset type: SYSRSn
3	DCAEVT1	R	0h	Latched Status Flag for Digital Compare Output A Event 1 0: Indicates no trip event has occurred on DCAEVT1 1: Indicates a trip event has occurred for the event defined for DCAEVT1 Reset type: SYSRSn
2	OST	R	0h	Latched Status Flag for A One-Shot Trip Event 0: No one-shot trip event has occurred. 1: Indicates a trip event has occurred on a pin selected as a one-shot trip source. This bit is cleared by writing the appropriate value to the TZCLR register. Reset type: SYSRSn

**Table 19-77. TZFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CBC	R	0h	Latched Status Flag for Cycle-By-Cycle Trip Event 0: No cycle-by-cycle trip event has occurred. 1: Indicates a trip event has occurred on a signal selected as a cycle-by-cycle trip source. The TZFLG[CBC] bit will remain set until it is manually cleared by the user. If the cycle-by-cycle trip event is still present when the CBC bit is cleared, then CBC will be immediately set again. The specified condition on the signal is automatically cleared when the ePWM time-base counter reaches zero (TBCTR = 0x00) if the trip condition is no longer present. The condition on the signal is only cleared when the TBCTR = 0x00 no matter where in the cycle the CBC flag is cleared. This bit is cleared by writing the appropriate value to the TZCLR register. Reset type: SYSRSn
0	INT	R	0h	Latched Trip Interrupt Status Flag 0: Indicates no interrupt has been generated. 1: Indicates an EPWMx_TZINT PIE interrupt was generated because of a trip condition. No further EPWMx_TZINT PIE interrupts will be generated until this flag is cleared. If the interrupt flag is cleared when either CBC or OST is set, then another interrupt pulse will be generated. Clearing all flag bits will prevent further interrupts. This bit is cleared by writing the appropriate value to the TZCLR register. Reset type: SYSRSn

### 19.17.2.53 TZCBCFLG Register (Offset = 94h) [Reset = 0000h]

TZCBCFLG is shown in [Figure 19-145](#) and described in [Table 19-78](#).

Return to the [Summary Table](#).

Trip Zone CBC Flag Register

**Figure 19-145. TZCBCFLG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
DCBEVT2	DCAEVT2	CBC6	CBC5	CBC4	CBC3	CBC2	CBC1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 19-78. TZCBCFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7	DCBEVT2	R	0h	Latched Status Flag for Digital Compare B Output Event 2 Trip Latch 0: Reading a 0 indicates that no trip has occurred on DCBEVT2. 1: Reading a 1 indicates a trip has occurred on the DCBEVT2 selected event. Reset type: SYSRSn
6	DCAEVT2	R	0h	Latched Status Flag for Digital Compare A Output Event 2 Trip Latch 0: Reading a 0 indicates that no trip has occurred on DCAEVT2. 1: Reading a 1 indicates a trip has occurred on the DCAEVT2 selected event. Reset type: SYSRSn
5	CBC6	R	0h	Latched Status Flag for CBC6 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC6. 1: Reading a 1 indicates a trip has occurred on the CBC6 selected event. Reset type: SYSRSn
4	CBC5	R	0h	Latched Status Flag for CBC5 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC5. 1: Reading a 1 indicates a trip has occurred on the CBC5 selected event. Reset type: SYSRSn
3	CBC4	R	0h	Latched Status Flag for CBC4 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC4. 1: Reading a 1 indicates a trip has occurred on the CBC4 selected event. Reset type: SYSRSn
2	CBC3	R	0h	Latched Status Flag for CBC3 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC3. 1: Reading a 1 indicates a trip has occurred on the CBC3 selected event. Reset type: SYSRSn
1	CBC2	R	0h	Latched Status Flag for CBC2 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC2. 1: Reading a 1 indicates a trip has occurred on the CBC2 selected event. Reset type: SYSRSn

**Table 19-78. TZCBCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	CBC1	R	0h	Latched Status Flag for CBC1 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC1. 1: Reading a 1 indicates a trip has occurred on the CBC1 selected event. Reset type: SYSRSn

### 19.17.2.54 TZOSTFLG Register (Offset = 95h) [Reset = 0000h]

TZOSTFLG is shown in [Figure 19-146](#) and described in [Table 19-79](#).

Return to the [Summary Table](#).

Trip Zone OST Flag Register

**Figure 19-146. TZOSTFLG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
DCBEVT1	DCAEVT1	OST6	OST5	OST4	OST3	OST2	OST1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 19-79. TZOSTFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7	DCBEVT1	R	0h	Latched Status Flag for Digital Compare B Output Event 1 Trip Latch 0: Reading a 0 indicates that no trip has occurred on DCBEVT1. 1: Reading a 1 indicates a trip has occurred on the DCBEVT1 selected event. Reset type: SYSRSn
6	DCAEVT1	R	0h	Latched Status Flag for Digital Compare A Output Event 1 Trip Latch 0: Reading a 0 indicates that no trip has occurred on DCAEVT1. 1: Reading a 1 indicates a trip has occurred on the DCAEVT1 selected event. Reset type: SYSRSn
5	OST6	R	0h	Latched Status Flag for OST6 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST6. 1: Reading a 1 indicates a trip has occurred on the OST6 selected event. Reset type: SYSRSn
4	OST5	R	0h	Latched Status Flag for OST5 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST5. 1: Reading a 1 indicates a trip has occurred on the OST5 selected event. Reset type: SYSRSn
3	OST4	R	0h	Latched Status Flag for OST4 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST4. 1: Reading a 1 indicates a trip has occurred on the OST4 selected event. Reset type: SYSRSn
2	OST3	R	0h	Latched Status Flag for OST3 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST3. 1: Reading a 1 indicates a trip has occurred on the OST3 selected event. Reset type: SYSRSn
1	OST2	R	0h	Latched Status Flag for OST2 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST2. 1: Reading a 1 indicates a trip has occurred on the OST2 selected event. Reset type: SYSRSn

**Table 19-79. TZOSTFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	OST1	R	0h	Latched Status Flag for OST1 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST1. 1: Reading a 1 indicates a trip has occurred on the OST1 selected event. Reset type: SYSRSn

### 19.17.2.55 TZCLR Register (Offset = 97h) [Reset = 0000h]

TZCLR is shown in [Figure 19-147](#) and described in [Table 19-80](#).

Return to the [Summary Table](#).

Trip Zone Clear Register

**Figure 19-147. TZCLR Register**

15	14	13	12	11	10	9	8
CBCPULSE		RESERVED					
R/W-0h		R-0-0h					
7	6	5	4	3	2	1	0
RESERVED	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1	OST	CBC	INT
R-0-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 19-80. TZCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	CBCPULSE	R/W	0h	Clear Pulse for Cycle-By-Cycle (CBC) Trip Latch This bit field determines which pulse clears the CBC trip latch. 00: CTR = zero pulse clears CBC trip latch. (Same as legacy designs.) 01: CTR = PRD pulse clears CBC trip latch. 10: CTR = zero or CTR = PRD pulse clears CBC trip latch. 11: CBC trip latch is not cleared Reset type: SYSRSn
13-7	RESERVED	R-0	0h	Reserved
6	DCBEVT2	R-0/W1S	0h	Clear Flag for Digital Compare Output B Event 2 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 clears the DCBEVT2 event trip condition. Reset type: SYSRSn
5	DCBEVT1	R-0/W1S	0h	Clear Flag for Digital Compare Output B Event 1 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 clears the DCBEVT1 event trip condition. Reset type: SYSRSn
4	DCAEVT2	R-0/W1S	0h	Clear Flag for Digital Compare Output A Event 2 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 clears the DCAEVT2 event trip condition. Reset type: SYSRSn
3	DCAEVT1	R-0/W1S	0h	Clear Flag for Digital Compare Output A Event 1 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 clears the DCAEVT1 event trip condition. Reset type: SYSRSn
2	OST	R-0/W1S	0h	Clear Flag for One-Shot Trip (OST) Latch 0: Has no effect. Always reads back a 0. 1: Clears this Trip (set) condition. Reset type: SYSRSn
1	CBC	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC) Trip Latch 0: Has no effect. Always reads back a 0. 1: Clears this Trip (set) condition. Reset type: SYSRSn

**Table 19-80. TZCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INT	R-0/W1S	0h	Global Interrupt Clear Flag 0: Has no effect. Always reads back a 0. 1: Clears the trip-interrupt flag for this ePWM module (TZFLG[INT]). NOTE: No further EPWMx_TZINT PIE interrupts will be generated until the flag is cleared. If the TZFLG[INT] bit is cleared and any of the other flag bits are set, then another interrupt pulse will be generated. Clearing all flag bits will prevent further interrupts. Reset type: SYSRSn



### 19.17.2.56 TZCBCCLR Register (Offset = 98h) [Reset = 0000h]

TZCBCCLR is shown in [Figure 19-148](#) and described in [Table 19-81](#).

Return to the [Summary Table](#).

Trip Zone CBC Clear Register

**Figure 19-148. TZCBCCLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
DCBEVT2	DCAEVT2	CBC6	CBC5	CBC4	CBC3	CBC2	CBC1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 19-81. TZCBCCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7	DCBEVT2	R-0/W1S	0h	Clear Flag for Digital Compare Output B Event 2 selected for CBC 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[DCBEVT2] bit. Reset type: SYSRSn
6	DCAEVT2	R-0/W1S	0h	Clear Flag for Digital Compare Output A Event 2 selected for CBC 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[DCAEVT2] bit. Reset type: SYSRSn
5	CBC6	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC6) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC6] bit. Reset type: SYSRSn
4	CBC5	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC5) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC5] bit. Reset type: SYSRSn
3	CBC4	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC4) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC4] bit. Reset type: SYSRSn
2	CBC3	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC3) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC3] bit. Reset type: SYSRSn
1	CBC2	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC2) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC2] bit. Reset type: SYSRSn
0	CBC1	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC1) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC1] bit. Reset type: SYSRSn

**19.17.2.57 TZOSTCLR Register (Offset = 99h) [Reset = 0000h]**

 TZOSTCLR is shown in [Figure 19-149](#) and described in [Table 19-82](#).

 Return to the [Summary Table](#).

Trip Zone OST Clear Register

**Figure 19-149. TZOSTCLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
DCBEVT1	DCAEVT1	OST6	OST5	OST4	OST3	OST2	OST1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 19-82. TZOSTCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7	DCBEVT1	R-0/W1S	0h	Clear Flag for Digital Compare Output B Event 1 selected for OST 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[DCBEVT1] bit. Reset type: SYSRSn
6	DCAEVT1	R-0/W1S	0h	Clear Flag for Digital Compare Output A Event 1 selected for OST 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[DCAEVT1] bit. Reset type: SYSRSn
5	OST6	R-0/W1S	0h	Clear Flag for Oneshot (OST6) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST6] bit. Reset type: SYSRSn
4	OST5	R-0/W1S	0h	Clear Flag for Oneshot (OST5) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST5] bit. Reset type: SYSRSn
3	OST4	R-0/W1S	0h	Clear Flag for Oneshot (OST4) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST4] bit. Reset type: SYSRSn
2	OST3	R-0/W1S	0h	Clear Flag for Oneshot (OST3) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST3] bit. Reset type: SYSRSn
1	OST2	R-0/W1S	0h	Clear Flag for Oneshot (OST2) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST2] bit. Reset type: SYSRSn
0	OST1	R-0/W1S	0h	Clear Flag for Oneshot (OST1) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST1] bit. Reset type: SYSRSn

### 19.17.2.58 TZFRC Register (Offset = 9Bh) [Reset = 0000h]

TZFRC is shown in [Figure 19-150](#) and described in [Table 19-83](#).

Return to the [Summary Table](#).

Trip Zone Force Register

**Figure 19-150. TZFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1	OST	CBC	RESERVED
R-0-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0-0h

**Table 19-83. TZFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R-0	0h	Reserved
6	DCBEVT2	R-0/W1S	0h	Force Flag for Digital Compare Output B Event 2 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 forces the DCBEVT2 event trip condition and sets the TZFLG[DCBEVT2] bit. Reset type: SYSRSn
5	DCBEVT1	R-0/W1S	0h	Force Flag for Digital Compare Output B Event 1 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 forces the DCBEVT1 event trip condition and sets the TZFLG[DCBEVT1] bit. Reset type: SYSRSn
4	DCAEVT2	R-0/W1S	0h	Force Flag for Digital Compare Output A Event 2 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 forces the DCAEVT2 event trip condition and sets the TZFLG[DCAEVT2] bit. Reset type: SYSRSn
3	DCAEVT1	R-0/W1S	0h	Force Flag for Digital Compare Output A Event 1 0: Writing 0 has no effect. This bit always reads back 0 1: Writing 1 forces the DCAEVT1 event trip condition and sets the TZFLG[DCAEVT1] bit. Reset type: SYSRSn
2	OST	R-0/W1S	0h	Force a One-Shot Trip Event via Software 0: Writing of 0 is ignored. Always reads back a 0. 1: Forces a one-shot trip event and sets the TZFLG[OST] bit. Reset type: SYSRSn
1	CBC	R-0/W1S	0h	Force a Cycle-by-Cycle Trip Event via Software 0: Writing of 0 is ignored. Always reads back a 0. 1: Forces a cycle-by-cycle trip event and sets the TZFLG[CBC] bit. Reset type: SYSRSn
0	RESERVED	R-0	0h	Reserved

**19.17.2.59 ETSEL Register (Offset = A4h) [Reset = 0000h]**

 ETSEL is shown in [Figure 19-151](#) and described in [Table 19-84](#).

 Return to the [Summary Table](#).

Event Trigger Selection Register

**Figure 19-151. ETSEL Register**

15	14	13	12	11	10	9	8
SOCBEN	SOCBSEL			SOCAEN	SOCASEL		
R/W-0h	R/W-0h			R/W-0h	R/W-0h		
7	6	5	4	3	2	1	0
RESERVED	INTSELCMP	SOCBSELCMP	SOCASELCMP	INTEN	INTSEL		
R-0-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		

**Table 19-84. ETSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SOCBEN	R/W	0h	Enable the ADC Start of Conversion B (EPWMxSOCB) Pulse 0: Disable EPWMxSOCB. 1: Enable EPWMxSOCB pulse. Reset type: SYSRSn
14-12	SOCBSEL	R/W	0h	EPWMxSOCB Selection Options These bits determine when a EPWMxSOCB pulse will be generated. 000: Enable DCBEVT1.soc event 001: Enable event time-base counter equal to zero. (TBCTR = 0x00) 010: Enable event time-base counter equal to period (TBCTR = TBPRD) 011: Enable event time-base counter equal to zero or period (TBCTR = 0x00 or TBCTR = TBPRD). This mode is useful in up-down count mode. 100: Enable event time-base counter equal to CMPA when the timer is incrementing or CMPC when the timer is incrementing 101: Enable event time-base counter equal to CMPA when the timer is decrementing or CMPC when the timer is decrementing 110: Enable event: time-base counter equal to CMPB when the timer is incrementing or CMPD when the timer is incrementing 111: Enable event: time-base counter equal to CMPB when the timer is decrementing or CMPD when the timer is decrementing (*) Event selected is determined by SOCBSELCMP bit. Reset type: SYSRSn
11	SOCAEN	R/W	0h	Enable the ADC Start of Conversion A (EPWMxSOCA) Pulse 0: Disable EPWMxSOCA. 1: Enable EPWMxSOCA pulse. Reset type: SYSRSn

**Table 19-84. ETSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10-8	SOCASEL	R/W	0h	<p>EPWMxSOCA Selection Options</p> <p>These bits determine when a EPWMxSOCA pulse will be generated.</p> <p>000: Enable DCAEVT1.soc event</p> <p>001: Enable event time-base counter equal to zero. (TBCTR = 0x00)</p> <p>010: Enable event time-base counter equal to period (TBCTR = TBPRD)</p> <p>011: Enable event time-base counter equal to zero or period (TBCTR = 0x00 or TBCTR = TBPRD). This mode is useful in up-down count mode.</p> <p>100: Enable event time-base counter equal to CMPA when the timer is incrementing or CMPC when the timer is incrementing</p> <p>101: Enable event time-base counter equal to CMPA when the timer is decrementing or CMPC when the timer is decrementing</p> <p>110: Enable event: time-base counter equal to CMPB when the timer is incrementing or CMPD when the timer is incrementing</p> <p>111: Enable event: time-base counter equal to CMPB when the timer is decrementing or CMPD when the timer is decrementing (*) Event selected is determined by SOCASELCMP bit.</p> <p>Reset type: SYSRSn</p>
7	RESERVED	R-0	0h	Reserved
6	INTSELCMP	R/W	0h	<p>EPWMxINT Compare Register Selection Options</p> <p>0: Enable event time-base counter equal to CMPA when the timer is incrementing / Enable event time-base counter equal to CMPA when the timer is decrementing / Enable event: time-base counter equal to CMPB when the timer is incrementing / Enable event: time-base counter equal to CMPB when the timer is decrementing to INTSEL selection mux.</p> <p>1: Enable event time-base counter equal to CMPC when the timer is incrementing / Enable event time-base counter equal to CMPC when the timer is decrementing / Enable event: time-base counter equal to CMPD when the timer is incrementing / Enable event: time-base counter equal to CMPD when the timer is decrementing to INTSEL selection mux.</p> <p>Reset type: SYSRSn</p>
5	SOCBSELCMP	R/W	0h	<p>EPWMxSOCA Compare Register Selection Options</p> <p>0: Enable event time-base counter equal to CMPA when the timer is incrementing / Enable event time-base counter equal to CMPA when the timer is decrementing / Enable event: time-base counter equal to CMPB when the timer is incrementing / Enable event: time-base counter equal to CMPB when the timer is decrementing to SOCBSEL selection mux.</p> <p>1: Enable event time-base counter equal to CMPC when the timer is incrementing / Enable event time-base counter equal to CMPC when the timer is decrementing / Enable event: time-base counter equal to CMPD when the timer is incrementing / Enable event: time-base counter equal to CMPD when the timer is decrementing to SOCBSEL selection mux.</p> <p>Reset type: SYSRSn</p>
4	SOCASELCMP	R/W	0h	<p>EPWMxSOCA Compare Register Selection Options</p> <p>0: Enable event time-base counter equal to CMPA when the timer is incrementing / Enable event time-base counter equal to CMPA when the timer is decrementing / Enable event: time-base counter equal to CMPB when the timer is incrementing / Enable event: time-base counter equal to CMPB when the timer is decrementing to SOCASEL selection mux.</p> <p>1: Enable event time-base counter equal to CMPC when the timer is incrementing / Enable event time-base counter equal to CMPC when the timer is decrementing / Enable event: time-base counter equal to CMPD when the timer is incrementing / Enable event: time-base counter equal to CMPD when the timer is decrementing to SOCASEL selection mux.</p> <p>Reset type: SYSRSn</p>

**Table 19-84. ETSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INTEN	R/W	0h	Enable ePWM Interrupt (EPWMx_INT) Generation 0: Disable EPWMx_INT generation 1: Enable EPWMx_INT generation Reset type: SYSRSn
2-0	INTSEL	R/W	0h	ePWM Interrupt (EPWMx_INT) Selection Options 000: Reserved 001: Enable event time-base counter equal to zero. (TBCTR = 0x00) 010: Enable event time-base counter equal to period (TBCTR = TBPRD) 011: Enable event time-base counter equal to zero or period (TBCTR = 0x00 or TBCTR = TBPRD). This mode is useful in up-down count mode. 100: Enable event time-base counter equal to CMPA when the timer is incrementing or CMPC when the timer is incrementing 101: Enable event time-base counter equal to CMPA when the timer is decrementing or CMPC when the timer is decrementing 110: Enable event: time-base counter equal to CMPB when the timer is incrementing or CMPD when the timer is incrementing 111: Enable event: time-base counter equal to CMPB when the timer is decrementing or CMPD when the timer is decrementing (*) Event selected is determined by INTSELCMP bit. Reset type: SYSRSn

**19.17.2.60 ETPS Register (Offset = A6h) [Reset = 0000h]**

ETPS is shown in [Figure 19-152](#) and described in [Table 19-85](#).

Return to the [Summary Table](#).

Event Trigger Pre-Scale Register

**Figure 19-152. ETPS Register**

15	14	13	12	11	10	9	8
SOCBCNT		SOCBPRD		SOCACNT		SOCAPRD	
R-0h		R/W-0h		R-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		SOCPSSEL	INTPSSEL	INTCNT		INTPRD	
R-0-0h		R/W-0h	R/W-0h	R-0h		R/W-0h	

**Table 19-85. ETPS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	SOCBCNT	R	0h	<p>ePWM ADC Start-of-Conversion B Event (EPWMxSOCB) Counter Register</p> <p>These bits indicate how many selected ETSEL[SOCBSEL] events have occurred:</p> <p>00: No events have occurred.</p> <p>01: 1 event has occurred.</p> <p>10: 2 events have occurred.</p> <p>11: 3 events have occurred.</p> <p>Reset type: SYSRSn</p>
13-12	SOCBPRD	R/W	0h	<p>ePWM ADC Start-of-Conversion B Event (EPWMxSOCB) Period Select</p> <p>These bits determine how many selected ETSEL[SOCBSEL] events need to occur before an EPWMxSOCB pulse is generated. To be generated, the pulse must be enabled (ETSEL[SOCBEN] = 1). The SOCB pulse will be generated even if the status flag is set from a previous start of conversion (ETFLG[SOCB] = 1). Once the SOCB pulse is generated, the ETPS[SOCBCNT] bits will automatically be cleared.</p> <p>00: Disable the SOCB event counter. No EPWMxSOCB pulse will be generated</p> <p>01: Generate the EPWMxSOCB pulse on the first event: ETPS[SOCBCNT] = 0,1</p> <p>10: Generate the EPWMxSOCB pulse on the second event: ETPS[SOCBCNT] = 1,0</p> <p>11: Generate the EPWMxSOCB pulse on the third event: ETPS[SOCBCNT] = 1,1</p> <p>Reset type: SYSRSn</p>
11-10	SOCACNT	R	0h	<p>ePWM ADC Start-of-Conversion A Event (EPWMxSOCA) Counter Register</p> <p>These bits indicate how many selected ETSEL[SOCASEL] events have occurred:</p> <p>00: No events have occurred.</p> <p>01: 1 event has occurred.</p> <p>10: 2 events have occurred.</p> <p>11: 3 events have occurred.</p> <p>Reset type: SYSRSn</p>

**Table 19-85. ETPS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	SOCAPRD	R/W	0h	<p>ePWM ADC Start-of-Conversion A Event (EPWMxSOCA) Period Select</p> <p>These bits determine how many selected ETSEL[SOCASEL] events need to occur before an EPWMxSOCA pulse is generated. To be generated, the pulse must be enabled (ETSEL[SOCAEN] = 1). The SOCA pulse will be generated even if the status flag is set from a previous start of conversion (ETFLG[SOCA] = 1). Once the SOCA pulse is generated, the ETPS[SOCACNT] bits will automatically be cleared.</p> <p>00: Disable the SOCA event counter. No EPWMxSOCA pulse will be generated</p> <p>01: Generate the EPWMxSOCA pulse on the first event: ETPS[SOCACNT] = 0,1</p> <p>10: Generate the EPWMxSOCA pulse on the second event: ETPS[SOCACNT] = 1,0</p> <p>11: Generate the EPWMxSOCA pulse on the third event: ETPS[SOCACNT] = 1,1</p> <p>Reset type: SYSRSn</p>
7-6	RESERVED	R-0	0h	Reserved
5	SOCPSSEL	R/W	0h	<p>EPWMxSOC A/B Pre-Scale Selection Bits</p> <p>0: Selects ETPS [SOCACNT/SOCBCNT] and [SOCAPRD/SOCBPRD] registers to determine frequency of events (SOC pulse once every 0-3 events).</p> <p>1: Selects ETSOCPS [SOCACNT2/SOCBCNT2] and [SOCAPRD2/SOCBPRD2] registers to determine frequency of events (SOC pulse once every 0-15 events).</p> <p>Reset type: SYSRSn</p>
4	INTPSEL	R/W	0h	<p>EPWMxINTn Pre-Scale Selection Bits</p> <p>0: Selects ETPS [INTCNT, and INTPRD] registers to determine frequency of events (interrupt once every 0-3 events).</p> <p>1: Selects ETINTPS [ INTCNT2, and INTPRD2 ] registers to determine frequency of events (interrupt once every 0-15 events).</p> <p>Reset type: SYSRSn</p>
3-2	INTCNT	R	0h	<p>ePWM Interrupt Event (EPWMx_INT) Counter Register</p> <p>These bits indicate how many selected ETSEL[INTSEL] events have occurred. These bits are automatically cleared when an interrupt pulse is generated. If interrupts are disabled, ETSEL[INT] = 0 or the interrupt flag is set, ETFLG[INT] = 1, the counter will stop counting events when it reaches the period value ETPS[INTCNT] = ETPS[INTPRD].</p> <p>00: No events have occurred.</p> <p>01: 1 event has occurred.</p> <p>10: 2 events have occurred.</p> <p>11: 3 events have occurred.</p> <p>Reset type: SYSRSn</p>



**Table 19-85. ETPS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	INTPRD	R/W	0h	<p>ePWM Interrupt (EPWMx_INT) Period Select</p> <p>These bits determine how many selected ETSEL[INTSEL] events need to occur before an interrupt is generated. To be generated, the interrupt must be enabled (ETSEL[INT] = 1). If the interrupt status flag is set from a previous interrupt (ETFLG[INT] = 1) then no interrupt will be generated until the flag is cleared via the ETCLR[INT] bit. This allows for one interrupt to be pending while another is still being serviced. Once the interrupt is generated, the ETPS[INTCNT] bits will automatically be cleared.</p> <p>Writing a INTPRD value that is the same as the current counter value will trigger an interrupt if it is enabled and the status flag is clear.</p> <p>Writing a INTPRD value that is less than the current counter value will result in an undefined state. If a counter event occurs at the same instant as a new zero or non-zero INTPRD value is written, the counter is incremented.</p> <p>00: Disable the interrupt event counter. No interrupt will be generated and ETFRC[INT] is ignored.</p> <p>01: Generate an interrupt on the first event INTCNT = 01 (first event)</p> <p>10: Generate interrupt on ETPS[INTCNT] = 1,0 (second event)</p> <p>11: Generate interrupt on ETPS[INTCNT] = 1,1 (third event)</p> <p>Reset type: SYSRSn</p>

### 19.17.2.61 ETFLG Register (Offset = A8h) [Reset = 0000h]

ETFLG is shown in [Figure 19-153](#) and described in [Table 19-86](#).

Return to the [Summary Table](#).

Event Trigger Flag Register

**Figure 19-153. ETFLG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				SOCB	SOCA	RESERVED	INT
R-0-0h				R-0h	R-0h	R-0-0h	R-0h

**Table 19-86. ETFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3	SOCB	R	0h	Latched ePWM ADC Start-of-Conversion A (EPWMxSOCB) Status Flag Unlike the ETFLG[INT] flag, the EPWMxSOCB output will continue to pulse even if the flag bit is set. 0: Indicates no event occurred 1: Indicates that a start of conversion pulse was generated on EPWMxSOCB. The EPWMxSOCB output will continue to be generated even if the flag bit is set. Reset type: SYSRSn
2	SOCA	R	0h	Latched ePWM ADC Start-of-Conversion A (EPWMxSOCA) Status Flag Unlike the ETFLG[INT] flag, the EPWMxSOCA output will continue to pulse even if the flag bit is set. 0: Indicates no event occurred 1: Indicates that a start of conversion pulse was generated on EPWMxSOCA. The EPWMxSOCA output will continue to be generated even if the flag bit is set. Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	INT	R	0h	Latched ePWM Interrupt (EPWMx_INT) Status Flag 0: Indicates no event occurred 1: Indicates that an ePWMx interrupt (EPWMx_INT) was generated. No further interrupts will be generated until the flag bit is cleared. Up to one interrupt can be pending while the ETFLG[INT] bit is still set. If an interrupt is pending, it will not be generated until after the ETFLG[INT] bit is cleared. Reset type: SYSRSn

### 19.17.2.62 ETCLR Register (Offset = AAh) [Reset = 0000h]

ETCLR is shown in [Figure 19-154](#) and described in [Table 19-87](#).

Return to the [Summary Table](#).

Event Trigger Clear Register

**Figure 19-154. ETCLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				SOCB	SOCA	RESERVED	INT
R-0-0h				R-0/W1S-0h	R-0/W1S-0h	R-0-0h	R-0/W1S-0h

**Table 19-87. ETCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3	SOCB	R-0/W1S	0h	ePWM ADC Start-of-Conversion A (EPWMxSOCB) Flag Clear Bit 0: Writing a 0 has no effect. Always reads back a 0 1: Clears the ETFLG[SOCB] flag bit Reset type: SYSRSn
2	SOCA	R-0/W1S	0h	ePWM ADC Start-of-Conversion A (EPWMxSOCA) Flag Clear Bit 0: Writing a 0 has no effect. Always reads back a 0 1: Clears the ETFLG[SOCA] flag bit Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	INT	R-0/W1S	0h	ePWM Interrupt (EPWMx_INT) Flag Clear Bit 0: Writing a 0 has no effect. Always reads back a 0 1: Clears the ETFLG[INT] flag bit and enable further interrupts pulses to be generated Reset type: SYSRSn

### 19.17.2.63 ETFRC Register (Offset = ACh) [Reset = 0000h]

ETFRC is shown in [Figure 19-155](#) and described in [Table 19-88](#).

Return to the [Summary Table](#).

Event Trigger Force Register

**Figure 19-155. ETFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				SOCB	SOCA	RESERVED	INT
R-0-0h				R-0/W1S-0h	R-0/W1S-0h	R-0-0h	R-0/W1S-0h

**Table 19-88. ETFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3	SOCB	R-0/W1S	0h	SOCB Force Bit The SOCB pulse will only be generated if the event is enabled in the ETSEL register. The ETFLG[SOCB] flag bit will be set regardless. 0: Writing 0 to this bit will be ignored. Always reads back a 0. 1: Generates a pulse on EPWMxSOCB and set the SOCBFLG bit. This bit is used for test purposes. Reset type: SYSRSn
2	SOCA	R-0/W1S	0h	SOCA Force Bit The SOCA pulse will only be generated if the event is enabled in the ETSEL register. The ETFLG[SOCA] flag bit will be set regardless. 0: Writing 0 to this bit will be ignored. Always reads back a 0. 1: Generates a pulse on EPWMxSOCA and set the SOCAFLG bit. This bit is used for test purposes. Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	INT	R-0/W1S	0h	INT Force Bit The interrupt will only be generated if the event is enabled in the ETSEL register. The INT flag bit will be set regardless. 0: Writing 0 to this bit will be ignored. Always reads back a 0. 1: Generates an interrupt on EPWMxINT and set the INT flag bit. This bit is used for test purposes. Reset type: SYSRSn

### 19.17.2.64 ETINTPS Register (Offset = AEh) [Reset = 0000h]

ETINTPS is shown in [Figure 19-156](#) and described in [Table 19-89](#).

Return to the [Summary Table](#).

Event-Trigger Interrupt Pre-Scale Register

**Figure 19-156. ETINTPS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
INTCNT2				INTPRD2			
R-0h				R/W-0h			

**Table 19-89. ETINTPS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-4	INTCNT2	R	0h	EPWMxINT Counter 2 When ETPS[INTPSSEL]=1, these bits indicate how many selected events have occurred: 0000: No events 0001: 1 event 0010: 2 events 0011: 3 events 0100: 4 events ... 1111: 15 events Reset type: SYSRSn
3-0	INTPRD2	R/W	0h	EPWMxINT Period 2 Select When ETPS[INTPSSEL] = 1, these bits select how many selected events need to occur before an interrupt is generated: 0000: Disable counter 0001: Generate interrupt on INTCNT = 1 (first event) 0010: Generate interrupt on INTCNT = 2 (second event) 0011: Generate interrupt on INTCNT = 3 (third event) 0100: Generate interrupt on INTCNT = 4 (fourth event) ... 1111: Generate interrupt on INTCNT = 15 (fifteenth event) Reset type: SYSRSn

**19.17.2.65 ETSOCPS Register (Offset = B0h) [Reset = 0000h]**

 ETSOCPS is shown in [Figure 19-157](#) and described in [Table 19-90](#).

 Return to the [Summary Table](#).

Event-Trigger SOC Pre-Scale Register

**Figure 19-157. ETSOCPS Register**

15	14	13	12	11	10	9	8
SOCBCNT2				SOCBPRD2			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
SOCACNT2				SOCAPRD2			
R-0h				R/W-0h			

**Table 19-90. ETSOCPS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	SOCBCNT2	R	0h	EPWMxSOCB Counter 2 When ETPS[SOCPSSEL] = 1, these bits indicate how many selected events have occurred: 0000: No events 0001: 1 event 0010: 2 events 0011: 3 events 0100: 4 events ... 1111: 15 events Reset type: SYSRSn
11-8	SOCBPRD2	R/W	0h	EPWMxSOCB Period 2 Select When ETPS[SOCPSSEL] = 1, these bits select how many selected event need to occur before an SOCB pulse is generated: 0000: Disable counter 0001: Generate SOC pulse on SOCBCNT2 = 1 (first event) 0010: Generate SOC pulse on SOCBCNT2 = 2 (second event) 0011: Generate SOC pulse on SOCBCNT2 = 3 (third event) 0100: Generate SOC pulse on SOCBCNT2 = 4 (fourth event) ... 1111: Generate SOC pulse on SOCBCNT2 = 15 (fifteenth event) Reset type: SYSRSn
7-4	SOCACNT2	R	0h	EPWMxSOCA Counter 2 When ETPS[SOCPSSEL] = 1, these bits indicate how many selected events have occurred: 0000: No events 0001: 1 event 0010: 2 events 0011: 3 events 0100: 4 events ... 1111: 15 events Reset type: SYSRSn

**Table 19-90. ETSOCPS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	SOCAPRD2	R/W	0h	EPWMxSOCA Period 2 Select When ETPS[SOCPSSEL] = 1, these bits select how many selected event need to occur before an SOCA pulse is generated: 0000: Disable counter 0001: Generate SOC pulse on SOCACNT2 = 1 (first event) 0010: Generate SOC pulse on SOCACNT2 = 2 (second event) 0011: Generate SOC pulse on SOCACNT2 = 3 (third event) 0100: Generate SOC pulse on SOCACNT2 = 4 (fourth event) ... 1111: Generate SOC pulse on SOCACNT2 = 15 (fifteenth event) Reset type: SYSRSn

### 19.17.2.66 ETCNTINITCTL Register (Offset = B2h) [Reset = 0000h]

ETCNTINITCTL is shown in [Figure 19-158](#) and described in [Table 19-91](#).

Return to the [Summary Table](#).

Event-Trigger Counter Initialization Control Register

**Figure 19-158. ETCNTINITCTL Register**

15		14		13		12		11		10		9		8	
SOCBINITEN		SOCAINITEN		INTINITEN		SOCBINITFRC		SOCAINITFRC		INTINITFRC		RESERVED			
R/W-0h		R/W-0h		R/W-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0-0h			
7		6		5		4		3		2		1		0	
RESERVED															
R-0-0h															

**Table 19-91. ETCNTINITCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SOCBINITEN	R/W	0h	EPWMxSOCB Counter 2 Initialization Enable 0: Has no effect. 1: Enable initialization of EPWMxSOCB counter with contents of ETCNTINIT[SOCBINIT] on a SYNC event or software force. Reset type: SYSRSn
14	SOCAINITEN	R/W	0h	EPWMxSOCA Counter 2 Initialization Enable 0: Has no effect. 1: Enable initialization of EPWMxSOCA counter with contents of ETCNTINIT[SOCAINIT] on a SYNC event or software force. Reset type: SYSRSn
13	INTINITEN	R/W	0h	EPWMxINT Counter 2 Initialization Enable 0: Has no effect. 1: Enable initialization of EPWMxINT counter 2 with contents of ETCNTINIT[INTINIT] on a SYNC event or software force. Reset type: SYSRSn
12	SOCBINITFRC	R-0/W1S	0h	EPWMxSOCB Counter 2 Initialization Force 0: Has no effect. 1: This bit forces the ET EPWMxSOCB counter to be initialized with the contents of ETCNTINIT[SOCBINIT]. Reset type: SYSRSn
11	SOCAINITFRC	R-0/W1S	0h	EPWMxSOCA Counter 2 Initialization Force 0: Has no effect. 1: This bit forces the ET EPWMxSOCA counter to be initialized with the contents of ETCNTINIT[SOCAINIT]. Reset type: SYSRSn
10	INTINITFRC	R-0/W1S	0h	EPWMxINT Counter 2 Initialization Force 0: Has no effect. 1: This bit forces the ET EPWMxINT counter to be initialized with the contents of ETCNTINIT[INTINIT]. Reset type: SYSRSn
9-0	RESERVED	R-0	0h	Reserved



### 19.17.2.67 ETCNTINIT Register (Offset = B4h) [Reset = 0000h]

ETCNTINIT is shown in [Figure 19-159](#) and described in [Table 19-92](#).

Return to the [Summary Table](#).

Event-Trigger Counter Initialization Register

**Figure 19-159. ETCNTINIT Register**

15	14	13	12	11	10	9	8
RESERVED				SOCBINIT			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
SOCAINIT				INTINIT			
R/W-0h				R/W-0h			

**Table 19-92. ETCNTINIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-8	SOCBINIT	R/W	0h	EPWMxSOCB Counter 2 Initialization Bits The ET EPWMxSOCB counter is initialized with the contents of this register on an ePWM SYNC event or a software force. Reset type: SYSRSn
7-4	SOCAINIT	R/W	0h	EPWMxSOCA Counter 2 Initialization Bits The ET EPWMxSOCA counter is initialized with the contents of this register on an ePWM SYNC event or a software force. Reset type: SYSRSn
3-0	INTINIT	R/W	0h	EPWMxINT Counter 2 Initialization Bits The ET EPWMxINT counter is initialized with the contents of this register on an ePWM SYNC event or a software force. Reset type: SYSRSn

**19.17.2.68 DCTRIPSEL Register (Offset = C0h) [Reset = 0000h]**

 DCTRIPSEL is shown in [Figure 19-160](#) and described in [Table 19-93](#).

 Return to the [Summary Table](#).

Digital Compare Trip Select Register

**Figure 19-160. DCTRIPSEL Register**

15	14	13	12	11	10	9	8
DCBLCOMPSEL				DCBHCOMPSEL			
R/W-0h				R/W-0h			
7	6	5	4	3	2	1	0
DCALCOMPSEL				DCAHCOMPSEL			
R/W-0h				R/W-0h			

**Table 19-93. DCTRIPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	DCBLCOMPSEL	R/W	0h	Digital Compare B Low Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by DCBLTRIPSEL register ORed together) Reset type: SYSRSn
11-8	DCBHCOMPSEL	R/W	0h	Digital Compare B High Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by DCBHTRIPSEL register ORed together) Reset type: SYSRSn
7-4	DCALCOMPSEL	R/W	0h	Digital Compare A Low Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by DCALTRIPSEL register ORed together) Reset type: SYSRSn

**Table 19-93. DCTRIPSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	DCAHCOMPSEL	R/W	0h	Digital Compare A High Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by DCAHTRIPSEL register ORed together) Reset type: SYSRSn

### 19.17.2.69 DCACTL Register (Offset = C3h) [Reset = 0000h]

DCACTL is shown in [Figure 19-161](#) and described in [Table 19-94](#).

Return to the [Summary Table](#).

Digital Compare A Control Register

**Figure 19-161. DCACTL Register**

15		14		13		12		11		10		9		8	
EVT2LAT		EVT2LATCLRSEL		EVT2LATSEL		RESERVED		EVT2FRCSYN CSEL		EVT2SRCSEL					
R-0h		R/W-0h		R/W-0h		R-0-0h		R/W-0h		R/W-0h					
7		6		5		4		3		2		1		0	
EVT1LAT		EVT1LATCLRSEL		EVT1LATSEL		EVT1SYNCE		EVT1SOCE		EVT1FRCSYN CSEL		EVT1SRCSEL			
R-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 19-94. DCACTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	EVT2LAT	R	0h	Indicates the status of DCAEVT2LAT signal. 0 : The DCAEVT2LAT latch is cleared. 1 : The DCAEVT2LAT latch is set. Reset type: SYSRSn
14-13	EVT2LATCLRSEL	R/W	0h	DCAEVT2 Latched clear source select: 00: CNT_ZERO event clears DCAEVT2 latch. 01: PRD_EQ event clears DCAEVT2 latch. 10: CNT_ZERO event or PRD_EQ event clears DCAEVT2 latch. 11: Reserved. Reset type: SYSRSn
12	EVT2LATSEL	R/W	0h	DCAEVT2 Latched signal select: 0: Does not select the DCAEVT2 latched signal as source of DCAEVT2.force. 1: Selects the DCAEVT2 latched signal as source of DCAEVT2.force. Reset type: SYSRSn
11-10	RESERVED	R-0	0h	Reserved
9	EVT2FRCSYNSEL	R/W	0h	DCAEVT2 Force Synchronization Signal Select 0: Source is synchronized with EPWMCLK 1: Source is passed through asynchronously Reset type: SYSRSn
8	EVT2SRCSEL	R/W	0h	DCAEVT2 Source Signal Select 0: Source Is DCAEVT2 Signal 1: Source Is DCEVTFILT Signal Reset type: SYSRSn
7	EVT1LAT	R	0h	Indicates the status of DCAEVT1LAT signal. 0 : The DCAEVT1LAT latch is cleared. 1 : The DCAEVT1LAT latch is set. Reset type: SYSRSn
6-5	EVT1LATCLRSEL	R/W	0h	DCAEVT1 Latched clear source select: 00: CNT_ZERO event clears DCAEVT1 latch. 01: PRD_EQ event clears DCAEVT1 latch. 10: CNT_ZERO event or PRD_EQ event clears DCAEVT1 latch. 11 : Reserved. Reset type: SYSRSn

**Table 19-94. DCACTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	EVT1LATSEL	R/W	0h	DCAEVT1 Latched signal select: 0: Does not select the DCAEVT1 latched signal as source of DCAEVT1.force. 1: Selects the DCAEVT1 latched signal as source of DCAEVT1.force. Reset type: SYSRSn
3	EVT1SYNCE	R/W	0h	DCAEVT1 SYNC, Enable/Disable 0: SYNC Generation Disabled 1: SYNC Generation Enabled Reset type: SYSRSn
2	EVT1SOCE	R/W	0h	DCAEVT1 SOC, Enable/Disable 0: SOC Generation Disabled 1: SOC Generation Enabled Reset type: SYSRSn
1	EVT1FRCSYNCSSEL	R/W	0h	DCAEVT1 Force Synchronization Signal Select 0: Source is synchronized with EPWMCLK 1: Source is passed through asynchronously Reset type: SYSRSn
0	EVT1SRCSEL	R/W	0h	DCAEVT1 Source Signal Select 0: Source Is DCAEVT1 Signal 1: Source Is DCEVTFILT Signal Reset type: SYSRSn

### 19.17.2.70 DCBCTL Register (Offset = C4h) [Reset = 0000h]

DCBCTL is shown in [Figure 19-162](#) and described in [Table 19-95](#).

Return to the [Summary Table](#).

Digital Compare B Control Register

**Figure 19-162. DCBCTL Register**

15	14	13	12	11	10	9	8
EVT2LAT	EVT2LATCLRSEL		EVT2LATSEL	RESERVED		EVT2FRCSYN CSEL	EVT2SRCSEL
R-0h	R/W-0h		R/W-0h	R-0-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
EVT1LAT	EVT1LATCLRSEL		EVT1LATSEL	EVT1SYNCE	EVT1SOCE	EVT1FRCSYN CSEL	EVT1SRCSEL
R-0h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 19-95. DCBCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	EVT2LAT	R	0h	Indicates the status of DCBEVT2LAT signal. 0 The DCBEVT2LAT latch is cleared. 1 The DCBEVT2LAT latch is set. Reset type: SYSRSn
14-13	EVT2LATCLRSEL	R/W	0h	DCBEVT2 Latched clear source select: 00 CNT_ZERO event clears DCBEVT2 latch. 01 PRD_EQ event clears DCBEVT2 latch. 10 CNT_ZERO event or PRD_EQ event clears DCBEVT2 latch. 11 Reserved. Reset type: SYSRSn
12	EVT2LATSEL	R/W	0h	DCBEVT2 Latched signal select: 0 Does not select the DCBEVT2 latched signal (Refer figure 'Modifications to DCBEVT1.force/DCBEVT2.force generation.') as source of DCBEVT2.force. 1 Selects the DCBEVT2 latched signal as source of DCBEVT2.force. Reset type: SYSRSn
11-10	RESERVED	R-0	0h	Reserved
9	EVT2FRCSYNSEL	R/W	0h	DCBEVT2 Force Synchronization Signal Select 0: Source is synchronized with EPWMCLK 1: Source is passed through asynchronously Reset type: SYSRSn
8	EVT2SRCSEL	R/W	0h	DCBEVT2 Source Signal Select 0: Source Is DCBEVT2 Signal 1: Source Is DCEVTFILT Signal Reset type: SYSRSn
7	EVT1LAT	R	0h	Indicates the status of DCBEVT1LAT signal. 0 The DCBEVT1LAT latch is cleared. 1 The DCBEVT1LAT latch is set. Reset type: SYSRSn
6-5	EVT1LATCLRSEL	R/W	0h	DCBEVT1 Latched clear source select: 00 CNT_ZERO event clears DCBEVT1 latch. 01 PRD_EQ event clears DCBEVT1 latch. 10 CNT_ZERO event or PRD_EQ event clears DCBEVT1 latch. 11 Reserved. Reset type: SYSRSn

**Table 19-95. DCBCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	EVT1LATSEL	R/W	0h	DCBEVT1 Latched signal select: 0 Does not select the DCBEVT1 latched signal (Refer figure 'Modifications to DCBEVT1.force/DCBEVT2.force generation.') as source of DCBEVT1.force. 1 Selects the DCBEVT1 latched signal as source of DCBEVT1.force. Reset type: SYSRSn
3	EVT1SYNCE	R/W	0h	DCBEVT1 SYNC, Enable/Disable 0: SYNC Generation Disabled 1: SYNC Generation Enabled Reset type: SYSRSn
2	EVT1SOCE	R/W	0h	DCBEVT1 SOC, Enable/Disable 0: SOC Generation Disabled 1: SOC Generation Enabled Reset type: SYSRSn
1	EVT1FRCSYNCSSEL	R/W	0h	DCBEVT1 Force Synchronization Signal Select 0: Source is synchronized with EPWMCLK 1: Source is passed through asynchronously Reset type: SYSRSn
0	EVT1SRCSEL	R/W	0h	DCBEVT1 Source Signal Select 0: Source Is DCBEVT1 Signal 1: Source Is DCEVTFILT Signal Reset type: SYSRSn

**19.17.2.71 DCFCTL Register (Offset = C7h) [Reset = 0000h]**

 DCFCTL is shown in [Figure 19-163](#) and described in [Table 19-96](#).

 Return to the [Summary Table](#).

Digital Compare Filter Control Register

**Figure 19-163. DCFCTL Register**

15	14	13	12	11	10	9	8
EDGESTATUS			EDGECOUNT			EDGEMODE	
R-0h			R/W-0h			R/W-0h	
7	6	5	4	3	2	1	0
RESERVED	EDGEFILTSEL	PULSESEL		BLANKINV	BLANKE	SRCSEL	
R-0-0h	R/W-0h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	

**Table 19-96. DCFCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	EDGESTATUS	R	0h	Edge Status: These bits reflect the total number of edges currently captured. When the value matches the EDGECOUNT, the status bits are set to zero, and a TBCLK wide pulse is generated which can then be output on the DCEVTFILT signal. The edge counter can be reset by writing 000 to the EDGECOUNT value: Reset type: SYSRSn
12-10	EDGECOUNT	R/W	0h	Edge Count: These bits select how many edges to count before generating a TBCLK wide pulse on the DCEVTFILT signal: 000: no edges, reset current EDGESTATUS bits to 0,0,0 001: 1 edge 010: 2 edges 011: 3 edges 100: 4 edges 101: 5 edges 110: 6 edges 111: 7 edges Reset type: SYSRSn
9-8	EDGEMODE	R/W	0h	Edge Mode Select: 00: Low To High Edge 01: High To Low Edge 10: Both Edges 11: Reserved Reset type: SYSRSn
7	RESERVED	R-0	0h	Reserved
6	EDGEFILTSEL	R/W	0h	Edge Filter Select: 0: Edge Filter Not Selected 1: Edge Filter Selected Reset type: SYSRSn
5-4	PULSESEL	R/W	0h	Pulse Select For Blanking & Capture Alignment 00: Time-base counter equal to period (TBCTR = TBPRD) 01: Time-base counter equal to zero (TBCTR = 0x00) 10: Time-base counter equal to zero (TBCTR = 0x00) or period (TBCTR = TBPRD) 11: BLANKPULSEMIX Reset type: SYSRSn
3	BLANKINV	R/W	0h	Blanking Window Inversion 0: Blanking window not inverted 1: Blanking window inverted Reset type: SYSRSn



**Table 19-96. DCFCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	BLANKE	R/W	0h	Blanking Window Enable/Disable 0: Blanking window is disabled 1: Blanking window is enabled Reset type: SYSRSn
1-0	SRCSEL	R/W	0h	Filter Block Signal Source Select 00: Source Is DCAEVT1 Signal 01: Source Is DCAEVT2 Signal 10: Source Is DCBEVT1 Signal 11: Source Is DCBEVT2 Signal Reset type: SYSRSn

### 19.17.2.72 DCCAPCTL Register (Offset = C8h) [Reset = 0000h]

DCCAPCTL is shown in [Figure 19-164](#) and described in [Table 19-97](#).

Return to the [Summary Table](#).

Digital Compare Capture Control Register

**Figure 19-164. DCCAPCTL Register**

15		14		13		12		11		10		9		8	
CAPMODE		CAPCLR		CAPSTS		RESERVED									
R/W-0h		R-0/W1S-0h		R-0h		R-0-0h									
7		6		5		4		3		2		1		0	
RESERVED												SHDWMODE		CAPE	
R-0-0h												R/W-0h		R/W-0h	

**Table 19-97. DCCAPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	CAPMODE	R/W	0h	<p>Counter Capture Mode</p> <p>0: When a DCEVTFILT occurs and the counter capture is enabled, then the current TBCNT value is captured in the active register. When the respective trip event occurs, further trip (capture) events are ignored until the next PRD_eq or CNT_zero event (as selected by the PULSESEL bit in the DCFCTL register) re-triggers the capture mechanism.</p> <p>If active mode is enabled, via SHDWMODE bit in DCCAPCTL register, CPU reads of this register will return the active register value.</p> <p>If shadow mode is enabled, via SHDWMODE bit in DCCAPCTL register, the active register is copied to the shadow register on the PRD_eq or CNT_zero event (whichever is selected by PULSESEL bit in DCFCTL register). CPU reads of this register will return the shadow register value.</p> <p>1: When a DCEVTFILT occurs and the counter capture is enabled, then the current TBCNT value is captured in the active register. When the respective trip event occurs - it will set the CAPSTS flag and further trip (capture) events are ignored until this bit is cleared. CAPSTS can be cleared by writing to CAPCLR bit in DCCAPCTL register and it re-triggers the capture mechanism.</p> <p>If active mode is enabled, via SHDWMODE bit in DCCAPCTL register, CPU reads of this register will return the active register value.</p> <p>If shadow mode is enabled, via SHDWMODE bit in DCCAPCTL register, the active register is copied to the shadow register on the PRD_eq or CNT_zero event (whichever is selected by PULSESEL bit in DCFCTL register). CPU reads of this register will return the shadow register value.</p> <p>Reset type: SYSRSn</p>
14	CAPCLR	R-0/W1S	0h	<p>DC Capture Latched Status Clear Flag</p> <p>0: Writing a 0 has no effect.</p> <p>1: Writing a 1 will clear this CAPSTS (set) condition.</p> <p>Reset type: SYSRSn</p>
13	CAPSTS	R	0h	<p>Latched Status Flag for Capture Event</p> <p>0: No DC capture event occurred.</p> <p>1: A DC capture event has occurred.</p> <p>Reset type: SYSRSn</p>
12-2	RESERVED	R-0	0h	Reserved

**Table 19-97. DCCAPCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	SHDWMODE	R/W	0h	TBCTR Counter Capture Shadow Select Mode 0: Enable shadow mode. The DCCAP active register is copied to shadow register on a TBCTR = TBPRD or TBCTR = zero event as defined by the DCFCTL[PULSESEL] bit. CPU reads of the DCCAP register will return the shadow register contents. 1: Active Mode. In this mode the shadow register is disabled. CPU reads from the DCCAP register will always return the active register contents. Reset type: SYSRSn
0	CAPE	R/W	0h	TBCTR Counter Capture Enable/Disable 0: Disable the time-base counter capture. 1: Enable the time-base counter capture. Reset type: SYSRSn

### 19.17.2.73 DCFOFFSET Register (Offset = C9h) [Reset = 0000h]

DCFOFFSET is shown in [Figure 19-165](#) and described in [Table 19-98](#).

Return to the [Summary Table](#).

Digital Compare Filter Offset Register

**Figure 19-165. DCFOFFSET Register**

15	14	13	12	11	10	9	8
DCFOFFSET							
R/W-0h							
7	6	5	4	3	2	1	0
DCFOFFSET							
R/W-0h							

**Table 19-98. DCFOFFSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DCFOFFSET	R/W	0h	Blanking Window Offset These 16-bits specify the number of TBCLK cycles from the blanking window reference to the point when the blanking window is applied. The blanking window reference is either period or zero as defined by the DCFCTL[PULSESEL] bit. This offset register is shadowed and the active register is loaded at the reference point defined by DCFCTL[PULSESEL]. The offset counter is also initialized and begins to count down when the active register is loaded. When the counter expires, the blanking window is applied. If the blanking window is currently active, then the blanking window counter is restarted. Reset type: SYSRSn

**19.17.2.74 DCFOFFSETCNT Register (Offset = CAh) [Reset = 0000h]**

DCFOFFSETCNT is shown in [Figure 19-166](#) and described in [Table 19-99](#).

Return to the [Summary Table](#).

Digital Compare Filter Offset Counter Register

**Figure 19-166. DCFOFFSETCNT Register**

15	14	13	12	11	10	9	8
DCFOFFSETCNT							
R-0h							
7	6	5	4	3	2	1	0
DCFOFFSETCNT							
R-0h							

**Table 19-99. DCFOFFSETCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DCFOFFSETCNT	R	0h	Blanking Offset Counter These 16-bits are read only and indicate the current value of the offset counter. The counter counts down to zero and then stops until it is re-loaded on the next period or zero event as defined by the DCCTL[PULSESEL] bit. The offset counter is not affected by the free/soft emulation bits. That is, it will always continue to count down if the device is halted by an emulation stop. Reset type: SYSRSn

### 19.17.2.75 DCFWINDOW Register (Offset = CBh) [Reset = 0000h]

DCFWINDOW is shown in [Figure 19-167](#) and described in [Table 19-100](#).

Return to the [Summary Table](#).

Digital Compare Filter Window Register

**Figure 19-167. DCFWINDOW Register**

15	14	13	12	11	10	9	8
DCFWINDOW							
R/W-0h							
7	6	5	4	3	2	1	0
DCFWINDOW							
R/W-0h							

**Table 19-100. DCFWINDOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DCFWINDOW	R/W	0h	Blanking Window Width 00h: No blanking window is generated. 01-FFFFh: Specifies the width of the blanking window in TBCLK cycles. The blanking window begins when the offset counter expires. When this occurs, the window counter is loaded and begins to count down. If the blanking window is currently active and the offset counter expires, the blanking window counter is not restarted and the blanking window is cut short prematurely. Care should be taken to avoid this situation. The blanking window can cross a PWM period boundary. Reset type: SYSRSn

### 19.17.2.76 DCFWINDOWCNT Register (Offset = CCh) [Reset = 0000h]

DCFWINDOWCNT is shown in [Figure 19-168](#) and described in [Table 19-101](#).

Return to the [Summary Table](#).

Digital Compare Filter Window Counter Register

**Figure 19-168. DCFWINDOWCNT Register**

15	14	13	12	11	10	9	8
DCFWINDOWCNT							
R-0h							
7	6	5	4	3	2	1	0
DCFWINDOWCNT							
R-0h							

**Table 19-101. DCFWINDOWCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DCFWINDOWCNT	R	0h	Blanking Window Counter These 16 bits are read only and indicate the current value of the window counter. The counter counts down to zero and then stops until it is re-loaded when the offset counter reaches zero again. Reset type: SYSRSn

**19.17.2.77 BLANKPULSEMIXSEL Register (Offset = CDh) [Reset = 0000h]**

 BLANKPULSEMIXSEL is shown in [Figure 19-169](#) and described in [Table 19-102](#).

 Return to the [Summary Table](#).

Blanking window trigger pulse select register

**Figure 19-169. BLANKPULSEMIXSEL Register**

15	14	13	12	11	10	9	8
RESERVED						CDD	CDU
R-0-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CCD	CCU	CBD	CBU	CAD	CAU	PRD	ZRO
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 19-102. BLANKPULSEMIXSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R-0	0h	Reserved
9	CDD	R/W	0h	Enable event time-base counter equal to CMPD when the timer is decrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPD down-count match enable event is not enabled 1: Enable CMPD down-count match enable event Reset type: SYSRSn
8	CDU	R/W	0h	Enable event time-base counter equal to CMPD when the timer is incrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPD up-count match enable event is not enabled 1: Enable CMPD up-count match enable event Reset type: SYSRSn
7	CCD	R/W	0h	Enable event time-base counter equal to CMPC when the timer is decrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPC down-count match enable event is not enabled 1: Enable CMPC down-count match enable event Reset type: SYSRSn
6	CCU	R/W	0h	Enable event time-base counter equal to CMPC when the timer is incrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPC up-count match enable event is not enabled 1: Enable CMPC up-count match enable event Reset type: SYSRSn
5	CBD	R/W	0h	Enable event time-base counter equal to CMPB when the timer is decrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPB down-count match enable event is not enabled 1: Enable CMPB down-count match enable event Reset type: SYSRSn
4	CBU	R/W	0h	Enable event time-base counter equal to CMPB when the timer is incrementing to the mixed ET interrupt trigger signal (BLANKPULSEMIX). 0: CMPB up-count match enable event is not enabled 1: Enable CMPB up-count match enable event Reset type: SYSRSn
3	CAD	R/W	0h	Enable event time-base counter equal to CMPA when the timer is decrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPA down-count match enable event is not enabled 1: Enable CMPA down-count match enable event Reset type: SYSRSn



**Table 19-102. BLANKPULSEMIXSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	CAU	R/W	0h	Enable event time-base counter equal to CMPA when the timer is incrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPA up-count match enable event is not enabled 1: Enable CMPA up-count match enable event Reset type: SYSRSn
1	PRD	R/W	0h	Enable event time-base counter equal to period (TBCTR = TBPRD) to the blanking window trigger (BLANKPULSEMIX). 0: Period match event is not enabled 1: Enable period match event Reset type: SYSRSn
0	ZRO	R/W	0h	Enable event time-base counter equal to zero (TBCTR = 0x00) to the blanking window trigger (BLANKPULSEMIX). 0: Zero match event is not enabled 1: Enable zero match event Reset type: SYSRSn

### 19.17.2.78 DCCAP Register (Offset = CFh) [Reset = 0000h]

DCCAP is shown in [Figure 19-170](#) and described in [Table 19-103](#).

Return to the [Summary Table](#).

Digital Compare Counter Capture Register

**Figure 19-170. DCCAP Register**

15	14	13	12	11	10	9	8
DCCAP							
R-0h							
7	6	5	4	3	2	1	0
DCCAP							
R-0h							

**Table 19-103. DCCAP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DCCAP	R	0h	Digital Compare Time-Base Counter Capture To enable time-base counter capture, set the DCCAPCLT[CAPE] bit to 1. If enabled, reflects the value of the time-base counter (TBCTR) on the low to high edge transition of a filtered (DCEVTFLT) event. Further capture events are ignored until the next period or zero as selected by the DCFCTL[PULSESEL] bit. Shadowing of DCCAP is enabled and disabled by the DCCAPCTL[SHDWMODE] bit. By default this register is shadowed. - If DCCAPCTL[SHDWMODE] = 0, then the shadow is enabled. In this mode, the active register is copied to the shadow register on the TBCTR = TBPRD or TBCTR = zero as defined by the DCFCTL[PULSESEL] bit. CPU reads of this register will return the shadow register value. - If DCCAPCTL[SHDWMODE] = 1, then the shadow register is disabled. In this mode, CPU reads will return the active register value. The active and shadow registers share the same memory map address. Reset type: SYSRSn

### 19.17.2.79 DCAHTRIPSEL Register (Offset = D2h) [Reset = 0000h]

DCAHTRIPSEL is shown in [Figure 19-171](#) and described in [Table 19-104](#).

Return to the [Summary Table](#).

Digital Compare AH Trip Select

**Figure 19-171. DCAHTRIPSEL Register**

15	14	13	12	11	10	9	8
RESERVED	TRIPINPUT15	TRIPINPUT14	RESERVED	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 19-104. DCAHTRIPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCAH mux Reset type: SYSRSn

**Table 19-104. DCAHTRIPSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCAH mux Reset type: SYSRSn

### 19.17.2.80 DCALTRIPSEL Register (Offset = D3h) [Reset = 0000h]

DCALTRIPSEL is shown in [Figure 19-172](#) and described in [Table 19-105](#).

Return to the [Summary Table](#).

Digital Compare AL Trip Select

**Figure 19-172. DCALTRIPSEL Register**

15	14	13	12	11	10	9	8
RESERVED	TRIPINPUT15	TRIPINPUT14	RESERVED	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 19-105. DCALTRIPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCAL mux Reset type: SYSRSn

**Table 19-105. DCALTRIPSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCAL mux Reset type: SYSRSn

### 19.17.2.81 DCBHTRIPSEL Register (Offset = D4h) [Reset = 0000h]

DCBHTRIPSEL is shown in [Figure 19-173](#) and described in [Table 19-106](#).

Return to the [Summary Table](#).

Digital Compare BH Trip Select

**Figure 19-173. DCBHTRIPSEL Register**

15	14	13	12	11	10	9	8
RESERVED	TRIPINPUT15	TRIPINPUT14	RESERVED	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 19-106. DCBHTRIPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCBH mux Reset type: SYSRSn

**Table 19-106. DCBHTRIPSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCBH mux Reset type: SYSRSn



### 19.17.2.82 DCBLTRIPSEL Register (Offset = D5h) [Reset = 0000h]

DCBLTRIPSEL is shown in [Figure 19-174](#) and described in [Table 19-107](#).

Return to the [Summary Table](#).

Digital Compare BL Trip Select

**Figure 19-174. DCBLTRIPSEL Register**

15	14	13	12	11	10	9	8
RESERVED	TRIPINPUT15	TRIPINPUT14	RESERVED	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 19-107. DCBLTRIPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCAL mux Reset type: SYSRSn

**Table 19-107. DCBLTRIPSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCAL mux Reset type: SYSRSn

### 19.17.2.83 EPWMLOCK Register (Offset = FAh) [Reset = 0000000h]

EPWMLOCK is shown in [Figure 19-175](#) and described in [Table 19-108](#).

Return to the [Summary Table](#).

EPWM Lock Register

**Figure 19-175. EPWMLOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			DCLOCK	TZCLRLOCK	TZCFGLOCK	GLLOCK	HRLOCK
R-0h			R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 19-108. EPWMLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write to this register succeeds only if this field is written with a value of 0xa5a5 Note: [1] Due to this KEY, only 32-bit writes will succeed (provided the KEY matches). 16-bit writes to the upper or lower half of this register will be ignored Reset type: SYSRSn
15-5	RESERVED	R	0h	Reserved
4	DCLOCK	R/WOnce	0h	0: Digital Compare registers from 0xC0 to 0xD9 offsets are protected by EALLOW. 1: Digital Compare registers from 0xC0 to 0xD9 offsets are locked and not writable. Reset type: SYSRSn
3	TZCLRLOCK	R/WOnce	0h	0: Trip Zone registers from 0x97 to 0x9B offsets are protected by EALLOW. 1: Trip Zone registers from 0x97 to 0x9B offsets are locked and not writable. Reset type: SYSRSn
2	TZCFGLOCK	R/WOnce	0h	0: TripZone registers from 0x80 to 0x8D and TZTRIPOUTSEL at 0x9D offsets are protected by EALLOW. 1: TripZone registers from 0x80 to 0x8D and TZTRIPOUTSEL at 0x9D offsets are locked and not writable. Reset type: SYSRSn
1	GLLOCK	R/WOnce	0h	0: Global Load registers from 0x34 to 0x35 offsets are protected by EALLOW. 1: Global Load registers from 0x34 to 0x35 offsets are locked and not writable Reset type: SYSRSn

**Table 19-108. EPWMLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	HRLOCK	R/WOnce	0h	0: HRPWM registers from 0x20 to 0x2D offsets are protected by EALLOW 1: HRPWM registers from 0x20 and 0x2D offsets are locked and not writable. Reset type: SYSRSn

**19.17.2.84 HWVDELVAL Register (Offset = FDh) [Reset = 0000h]**

HWVDELVAL is shown in [Figure 19-176](#) and described in [Table 19-109](#).

Return to the [Summary Table](#).

Hardware Valley Mode Delay Register

**Figure 19-176. HWVDELVAL Register**

15	14	13	12	11	10	9	8
HWVDELVAL							
R-0h							
7	6	5	4	3	2	1	0
HWVDELVAL							
R-0h							

**Table 19-109. HWVDELVAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	HWVDELVAL	R	0h	<p>Hardware Valley Delay Value Register</p> <p>This read only register reflects the hardware delay value calculated by the equations defined in VCAPCTL[VDELAYDIV]. This reflects the latest value from the hardware calculations and can change every time valley capture sequence is triggered and VCAP1 and VCAP2 values are updated.</p> <p>Reset type: SYSRSn</p>

**19.17.2.85 VCNTVAL Register (Offset = FEh) [Reset = 0000h]**

VCNTVAL is shown in [Figure 19-177](#) and described in [Table 19-110](#).

Return to the [Summary Table](#).

Hardware Valley Counter Register

**Figure 19-177. VCNTVAL Register**

15	14	13	12	11	10	9	8
VCNTVAL							
R-0h							
7	6	5	4	3	2	1	0
VCNTVAL							
R-0h							

**Table 19-110. VCNTVAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	VCNTVAL	R	0h	Valley Time Base Counter Register This register reflects the captured VCNT value upon occurrence of STOPEGE selected in VCNTCFG register. Reset type: SYSRSn

## Chapter 20

# Enhanced Capture (eCAP)

---



This chapter describes the enhanced capture (eCAP) module, which is used in systems where accurate timing of external events is important.

The enhanced capture (eCAP) module is a Type 2 eCAP. See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with an eCAP module of the same type, to determine the differences between the types, and for a list of device-specific differences within a type.

<b>20.1 Introduction</b> .....	2656
<b>20.2 Description</b> .....	2657
<b>20.3 Configuring Device Pins for the eCAP</b> .....	2658
<b>20.4 Capture and APWM Operating Mode</b> .....	2661
<b>20.5 Capture Mode Description</b> .....	2663
<b>20.6 Application of the eCAP Module</b> .....	2671
<b>20.7 Application of the APWM Mode</b> .....	2675
<b>20.8 Software</b> .....	2676
<b>20.9 ECAP Registers</b> .....	2678

## 20.1 Introduction

### 20.1.1 Features

The features of the eCAP module include:

- Speed measurements of rotating machinery (for example, toothed sprockets sensed by way of Hall sensors)
- Elapsed time measurements between position sensor pulses
- Period and duty cycle measurements of pulse train signals
- Decoding current or voltage amplitude derived from duty cycle encoded current/voltage sensors

The eCAP module features described in this chapter include:

- 4-event time-stamp registers (each 32 bits)
- Edge polarity selection for up to four sequenced time-stamp capture events
- Interrupt on either of the four events
- Single-shot capture of up to four event time-stamps
- Continuous mode capture of time stamps in a four-deep circular buffer
- Absolute time-stamp capture
- Difference (Delta) mode time-stamp capture
- When not used in capture mode, the eCAP module can be configured as a single-channel PWM output

The capture functionality of the Type 1 eCAP is enhanced from the Type 0 eCAP with the following added features:

- Event filter reset bit
  - Writing a 1 to ECCTL2[CTRFILTRESET] clears the event filter, the modulo counter, and any pending interrupts flags. Resetting the bit is useful for initialization and debug. Note that this is not applicable for signal monitoring interrupts, which do not get affected by the event filter reset bit.
- Modulo counter status bits
  - The modulo counter (ECCTL2 [MODCNRSTS]) indicates which capture register is loaded next. In the Type 0 eCAP, to know the current state of the modulo counter was not possible
- DMA trigger source
  - eCAPxDMA was added as a DMA trigger. CEVT[1-4] can be configured as the source for eCAPxDMA.
- Input multiplexer
  - ECCTL0 [INPUTSEL] selects one of 128 input signals, which are detailed in [Section 20.3](#).
- EALLOW protection
  - EALLOW protection was added to critical registers. To maintain software compatibility with Type-0, configure DEV\_CFG\_REGS.ECAPTYPE to make these registers unprotected.

The capture functionality of the Type 2 eCAP is enhanced from the Type 1 eCAP with the following added features:

- Added ECAPxSYNCINSEL register
  - ECAPxSYNCINSEL register is added for each eCAP to select an external SYNCIN. Every eCAP can have a separate SYNCIN signal.

### 20.1.2 ECAP Related Collateral

#### Foundational Materials

- [C2000 Academy - ECAP](#)

#### Getting Started Materials

- [Leveraging High Resolution Capture \(HRCAP\) for Single Wire Data Transfer Application Report](#)



## 20.2 Description

The eCAP module represents one complete capture channel that can be instantiated multiple times, depending on the target device. In the context of this guide, one eCAP channel has the following independent key resources:

- Capture inputs can be connected using the Input X-BAR
- 128:1 input multiplexer
- Output X-BAR is used to configure output in APWM mode
- 32-bit time base (counter)
- 4 x 32-bit time-stamp capture registers (CAP1-CAP4)
- Four-stage sequencer (modulo4 counter) that is synchronized to external events, eCAP pin rising/falling edges.
- Modulo counter status register (MODCNRSTS) to indicate sequencer state
- Independent edge polarity (rising/falling edge) selection for all four events
- Input capture signal prescaling (from 2-62 or bypass)
- One-shot compare register (two bits) to freeze captures after 1-4 time-stamp events
- Control for continuous time-stamp captures using a four-deep circular buffer (CAP1-CAP4) scheme
- Ability to reset event filter, modulo counter, and interrupt flags
- Interrupt capabilities on any of the four capture events
- EALLOW protection to control registers

## 20.3 Configuring Device Pins for the eCAP

The Input X-BAR connects the device pins to the module as input. Any GPIO on the device can be configured as an input. The GPIO input qualification can be set to synchronous or asynchronous mode by setting the GPxQSELn register bits. Using synchronized inputs can help with noise immunity but affects the eCAP accuracy by  $\pm 2$  cycles. The internal pull-ups can be configured in the GPyPUD register. Since the GPIO mode is used, the GPyINV register can invert the signals.

New to the Type 1 eCAP module, a 128:1 input multiplexer must also be configured (see [Figure 20-3](#)). This multiplexer can select a variety of inputs detailed in [Table 20-1](#) by configuring ECCTL0.INPUTSEL.

**Table 20-1. eCAP Input Selection**

ECCTL0.INPUTSEL	eCAP Input
0	INPUTXBAR1
1	INPUTXBAR2
2	INPUTXBAR3
3	INPUTXBAR4
4	INPUTXBAR5
5	INPUTXBAR6
6	INPUTXBAR7
7	INPUTXBAR8
8	INPUTXBAR9
9	INPUTXBAR10
10	INPUTXBAR11
11	INPUTXBAR12
12	INPUTXBAR13
13	INPUTXBAR14
14	INPUTXBAR15
15	INPUTXBAR16
16	ECAP1 - CLB1_OUT14 ECAP2 - CLB2_OUT14
17	ECAP1 - CLB1_OUT15 ECAP2 - CLB2_OUT15
18	ECAP1 - CLB2_OUT14 ECAP2 - CLB1_OUT14
19	ECAP1 - CLB2_OUT15 ECAP2 - CLB1_OUT15
20-23	Reserved
24	OUTPUTXBAR1
25	OUTPUTXBAR2
26	OUTPUTXBAR3
27	OUTPUTXBAR4
28	OUTPUTXBAR5
29	OUTPUTXBAR6
30	OUTPUTXBAR7
31	OUTPUTXBAR8
32-35	Reserved
36	ADCCEVT1

**Table 20-1. eCAP Input Selection (continued)**

ECCTL0.INPUTSEL	eCAP Input
37	ADCCEVT2
38	ADCCEVT3
39	ADCCEVT4
40	ADCBEVT1
41	ADCBEVT2
42	ADCBEVT3
43	ADCBEVT4
44	ADCAEVT1
45	ADCAEVT2
46	ADCAEVT3
47	ADCAEVT4
48	FSIRXA_MEASURE
49	FSIRXA_MEASURE_RISE
50	FSIRXA_MEASURE_FALL
51	ADCEEVT1
52	ADCEEVT2
53	ADCEEVT3
54	ADCEEVT4
55	ADCDEVT1
56	ADCDEVT2
57	ADCDEVT3
58	ADCDEVT4
59-95	Reserved
96	CMPSS1_CTRIPL
97	CMPSS2_CTRIPL
98	CMPSS3_CTRIPL
99	CMPSS4_CTRIPL
100-107	Reserved
108	CMPSS1_CTRIPH
109	CMPSS2_CTRIPH
110	CMPSS3_CTRIPH
111	CMPSS4_CTRIPH
112-114	Reserved
115	GPIO8
116	GPIO9
117	GPIO22
118	GPIO23
119-119	Reserved

**Table 20-1. eCAP Input Selection (continued)**

ECCTL0.INPUTSEL	eCAP Input
120	CMPSS1_CTRIPH_OR_CTRIPL
121	CMPSS2_CTRIPH_OR_CTRIPL
122	CMPSS3_CTRIPH_OR_CTRIPL
123	CMPSS4_CTRIPH_OR_CTRIPL
124-125	Reserved
126	ECAP1 - EPG1_DATAOUT53 ECAP2 - EPG1_DATAOUT54
127	ECAP1 - INPUTXBAR7 ECAP2 - INPUTXBAR8

The Output X-BAR must be used to connect output signals to the OUTPUTXBARx output locations. The GPIO mux must then be configured to connect the OUTPUTXBARx lines to any of several IO pins with the GPIO mux. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux, GPIO settings, and XBAR configuration.

---

**Note**


ECAPxIN has to be at least  $2 \times \text{SYSCLK}$ -cycles wide to be properly captured by the eCAP module; otherwise, the input pulse can get missed from sampling by the SYSCLK.

---

### 20.4 Capture and APWM Operating Mode

Use the eCAP module resources to implement a single-channel PWM generator (with 32-bit capabilities) when the eCAP module is not being used for input captures. The counter operates in count-up mode, providing a time-base for asymmetrical pulse width modulation (PWM) waveforms. The CAP1 and CAP2 registers become the active period and compare registers, respectively, while CAP3 and CAP4 registers become the period and compare shadow registers, respectively. Figure 20-1 is a high-level view of both the capture and auxiliary pulse-width modulator (APWM) modes of operation.

Figure 20-2 further describes the output of the eCAP in APWM mode based on the CMP and PRD values.



- A. A single pin is shared between CAP and APWM functions. In capture mode, the pin is an input; in APWM mode, the pin is an output.
- B. In APWM mode, writing any value to CAP1/CAP2 active registers also writes the same value to the corresponding shadow registers CAP3/CAP4. This emulates immediate mode. Writing to the shadow registers CAP3/CAP4 invokes the shadow mode.

**Figure 20-1. Capture and APWM Modes of Operation**





Figure 20-2. Counter Compare and PRD Effects on the eCAP Output in APWM Mode

### 20.5 Capture Mode Description

Figure 20-3 shows the various components that implement the capture function.




Copyright © 2018, Texas Instruments Incorporated

A. The HRCAP submodule is not available on all eCAP modules; in this case, the high-resolution muxes and hardware are not implemented.

Figure 20-3. eCAP Block Diagram

### 20.5.1 Event Prescaler

An input capture signal (pulse train) can be prescaled by  $N = 2-62$  (in multiples of 2) or can bypass the prescaler. This is useful when very high frequency signals are used as inputs. Figure 20-4 shows a functional diagram and Figure 20-5 shows the operation of the prescale function. The event prescaler can be reset by setting the ECCTL2.CTRFILTRESET register bit.



- A. When a prescale value of 1 is chosen (ECCTL1[13:9] = 0,0,0,0,0), the input capture signal bypasses the prescale logic completely.
- B. The first Rise edge after Prescale configuration change is not passed to Capture logic, prescaler value takes into effect on the second rising edge after the configuration.

Figure 20-4. Event Prescale Control




Figure 20-5. Prescale Function Waveforms

### 20.5.2 Edge Polarity Select and Qualifier

Functionality and features include:

- Four independent edge polarity (rising edge/falling edge) selection muxes are used, one for each capture event.
- Each edge (up to 4) is event qualified by the Modulo4 sequencer.
- The edge event is gated to the respective CAPx register by the Mod4 counter. The CAPx register is loaded on the falling edge.



### 20.5.3 Continuous/One-Shot Control

Operation of eCAP in Continuous/One-Shot mode:

- The Mod4 (2-bit) counter is incremented using edge qualified events (CEVT1-CEVT4).
- The Mod4 counter continues counting (0->1->2->3->0) and wraps around unless stopped.
- During one-shot operation, a 2-bit stop register (STOP\_WRAP) is used to compare the Mod4 counter output, and when equal, stops the Mod4 counter and inhibits further loads of the CAP1-CAP4 registers. In this mode, if TSCCTR counter is configured to reset on capture event (CEVTx) by configuring ECCTL1.CTRRSTx bit, the operation still keeps resetting the TSCCTR counter on capture event (CEVTx) after the STOP\_WRAP value is reached and re-arm (REARM) has not occurred.

The continuous/one-shot block controls the start, stop and reset (zero) functions of the Mod4 counter, using a mono-shot type of action that can be triggered by the stop-value comparator and re-armed using software control.

Once armed, the eCAP module waits for 1-4 (defined by stop-value) capture events before freezing both the Mod4 counter and contents of CAP1-4 registers (time stamps).

Re-arming prepares the eCAP module for another capture sequence. Also, re-arming clears (to zero) the Mod4 counter and permits loading of CAP1-4 registers again, providing the CAPLDEN bit is set.

In continuous mode, the Mod4 counter continues to run (0->1->2->3->0, the one-shot action is ignored, and capture values continue to be written to CAP1-4 in a circular buffer sequence.




Figure 20-6. Details of the Continuous/One-shot Block

### 20.5.4 32-Bit Counter and Phase Control

This counter provides the time-base for event captures, and is clocked using the system clock.

A phase register is provided to achieve synchronization with other counters using a hardware and software forced sync. This is useful in APWM mode when a phase offset between modules is needed.

On any of the four event loads, an option to reset the 32-bit counter is given. This is useful for time difference capture. The 32-bit counter value is captured first, then the counter value is reset to 0 by any of the LD1-LD4 signals.

### 20.5.5 CAP1-CAP4 Registers

These 32-bit registers are supplied by the 32-bit counter timer bus, CTR[0-31], and are loaded (capture a time-stamp) when the respective LD inputs are strobed.

Control bit CAPLDEN can inhibit loading of the capture registers. During one-shot operation, this bit is cleared (loading is inhibited) automatically when a stop condition occurs, StopValue = Mod4.

CAP1 and CAP2 registers become the active period and compare registers, respectively, in APWM mode.


CAP3 and CAP4 registers become the respective shadow registers (APRD and ACMP) for CAP1 and CAP2 during APWM operation.

### 20.5.6 eCAP Synchronization

eCAP modules can be synchronized with each other by selecting a common SYNCIN source. SYNCIN source for eCAP can be either software sync-in or external sync-in. The external sync-in signal can come from eCAP, X-Bar or EPWM. The SWSYNC of the eCAP module is logical ORed with the SYNC signal as shown in Figure 20-7. The SYNC signal is defined by the selection of ECAPxSYNCINSEL[SEL] as shown in Figure 20-8.

#### Note

ECAPxSYNCOOUT going to the ECAPSYNCIN multiplexer is disabled. For example, ECAP1SYNCOOUT cannot be a sync in to ECAP1, but ECAP1SYNCOOUT can be a sync in to ECAP2, ECAP3, and so on.



**Figure 20-7. Details of the Counter and Synchronization Block**




Figure 20-8. eCAP Synchronization Scheme

### 20.5.6.1 Example 1 - Using SWSYNC with eCAP Module

Implement the following steps to use SWSYNC with eCAP1 and eCAP2.

- Configure ECAP[1..2].ECAPSYNCINSEL.SEL = 0x0 to disable external SYNCIN coming to eCAP1.
- Configure ECAP[1..2].ECCTL2.SWSYNC = 0x1, to force Software Synchronization of the TSCTR counter.

To use SWSYNC with other eCAP modules, make sure that the previous eCAP chain is not generating a SYNCOUT signal that interferes with the software synchronization.

### 20.5.7 Interrupt Control

Operation and features of the eCAP interrupt control include (see [Figure 20-9](#)):

- An interrupt can be generated on capture events (CEVT1-CEVT4, CTROVF) or APWM events (CTR = PRD, CTR = CMP).
- A counter overflow event (FFFFFFFF->00000000) is also provided as an interrupt source (CTROVF).
- The capture events are edge and sequencer-qualified (ordered in time) by the polarity select and Mod4 gating, respectively.
- One of these events can be selected as the interrupt source (from the eCAPx module) going to the PIE.
- Seven interrupt events (CEVT1, CEVT2, CEVT3, CEVT4, CNTOVF, CTR=PRD, CTR=CMF) can be generated.
- The interrupt enable register (ECEINT) is used to enable/disable individual interrupt event sources. The interrupt flag register (ECFLG) indicates if any interrupt event has been latched and contains the global interrupt flag bit (INT). An interrupt pulse is generated to the PIE only if any of the interrupt events are enabled, the flag bit is 1, and the INT flag bit is 0. The interrupt service routine must clear the global interrupt flag bit and the serviced event using the interrupt clear register (ECCLR) before any other interrupt pulses are generated. All interrupt flags are cleared upon an event filter reset by writing a 1 to ECCTL2[CLRFILTRESET]. To force an interrupt event, use the interrupt force register (ECFRC). This is useful for test purposes.

#### Note

The CEVT1, CEVT2, CEVT3, CEVT4 flags are only active in capture mode (ECCTL2[CAP/APWM == 0]). The CTR=PRD, CTR=CMF flags are only valid in APWM mode (ECCTL2[CAP/APWM == 1]). CNTOVF flag is valid in both modes.




Figure 20-9. Interrupts in eCAP Module

### 20.5.8 DMA Interrupt

On Type 0 eCAP modules, the CPU was required to begin data transfers using DMA. New to the Type 1 eCAP, a separate DMA Trigger (ECAP\_DMA\_INT) enables continuous transfer of capture data from eCAP registers to on-chip memory using DMA. Any one of the four available interrupt events (CEVT1, CEVT2, CEVT3, and CEVT4) can be selected as the trigger source for ECAP\_DMA\_INT using ECCTL2 [DMAEVTSEL].

### 20.5.9 Shadow Load and Lockout Control

In capture mode, this logic inhibits (locks out) any shadow loading of CAP1 or CAP2 from APRD and ACMP registers, respectively.

In APWM mode, shadow loading is active and two choices are permitted:

- Immediate - APRD or ACMP are transferred to CAP1 or CAP2 immediately upon writing a new value.
- On period equal,  $CTR[31:0] = PRD[31:0]$ .

### 20.5.10 APWM Mode Operation

Main operating highlights of the APWM section:

- The time-stamp counter bus is made available for comparison by way of 2 digital (32-bit) comparators.
- When CAP1/2 registers are not used in capture mode, the contents can be used as Period and Compare values in APWM mode.
- Double buffering is achieved using shadow registers APRD and ACMP (CAP3/4). The shadow register contents are transferred over to CAP1/2 registers, either immediately upon a write, or on a  $CTR = PRD$  trigger.
- In APWM mode, writing to CAP1/CAP2 active registers also writes the same value to the corresponding shadow registers CAP3/CAP4. This emulates immediate mode. Writing to the shadow registers CAP3/CAP4 invokes the shadow mode.
- During initialization, write to the active registers for both period and compare. This automatically copies the initial values into the shadow values. For subsequent compare updates during run-time, use the shadow registers.




Figure 20-10. PWM Waveform Details Of APWM Mode Operation

The behavior of APWM active high mode (APWMPOL == 0) is as follows:

CMP = 0x00000000, output low for duration of period (0% duty)

CMP = 0x00000001, output high 1 cycle

CMP = 0x00000002, output high 2 cycles

CMP = PERIOD, output high except for 1 cycle (<100% duty)

CMP = PERIOD+1, output high for complete period (100% duty)

CMP > PERIOD+1, output high for complete period

The behavior of APWM active low mode (APWMPOL == 1) is as follows:

CMP = 0x00000000, output high for duration of period (0% duty)


CMP = 0x00000001, output low 1 cycle

CMP = 0x00000002, output low 2 cycles

CMP = PERIOD, output low except for 1 cycle (<100% duty)

CMP = PERIOD+1, output low for complete period (100% duty)

CMP > PERIOD+1, output low for complete period



**Figure 20-11. Time-Base Frequency and Period Calculation**

## 20.6 Application of the eCAP Module

The following sections provide applications examples to show how to operate the eCAP module.

### 20.6.1 Example 1 - Absolute Time-Stamp Operation Rising-Edge Trigger

Figure 20-12 shows an example of continuous capture operation (Mod4 counter wraps around). In this figure, TSCTR counts-up without resetting and capture events are qualified on the rising edge only, this gives period (and frequency) information.

On an event, the TSCTR contents (time-stamp) is first captured, then Mod4 counter is incremented to the next state. When the TSCTR reaches FFFFFFFF (maximum value), the Mod4 counter wraps around to 00000000 (not shown in Figure 20-12), if this occurs, the CTROVF (counter overflow) flag is set, and an interrupt (if enabled) occurs. Captured Time-stamps are valid at the point indicated by the diagram (after the fourth event); hence, event CEVT4 can conveniently be used to trigger an interrupt and the CPU can read data from the CAPx registers.




Figure 20-12. Capture Sequence for Absolute Time-stamp and Rising-Edge Detect

### 20.6.2 Example 2 - Absolute Time-Stamp Operation Rising- and Falling-Edge Trigger

In Figure 20-13, the eCAP operating mode is almost the same as in the previous section except capture events are qualified as either rising or falling edge, this now gives both period and duty cycle information, that is: Period1 =  $t_3 - t_1$ , Period2 =  $t_5 - t_3$ , ...and so on. Duty Cycle1 (on-time %) =  $(t_2 - t_1) / \text{Period1} \times 100\%$ , and so on. Duty Cycle1 (off-time %) =  $(t_3 - t_2) / \text{Period1} \times 100\%$ , and so on.





Figure 20-13. Capture Sequence for Absolute Time-stamp with Rising- and Falling-Edge Detect



**20.6.3 Example 3 - Time Difference (Delta) Operation Rising-Edge Trigger**

Figure 20-14 shows how the eCAP module can be used to collect delta timing data from pulse train waveforms. Here Continuous Capture mode (TSCTR counts-up without resetting, and Mod4 counter wraps around) is used. In Delta-time mode, TSCTR is reset back to zero on every valid event. Here capture events are qualified as rising edge only. On an event, TSCTR contents (Time-Stamp) is captured first, and then TSCTR is reset to zero. The Mod4 counter then increments to the next state. If TSCTR reaches FFFFFFFF (maximum value), before the next event, the Mod4 counter wraps around to 00000000 and continues, a CNTOVF (counter overflow) flag is set, and an interrupt (if enabled) occurs. The advantage of Delta-time mode is that the CAPx contents directly give timing data without the need for CPU calculations, that is, Period1 =  $T_1$ , Period2 =  $T_2$ , and so on. As shown in Figure 20-14, the CEVT1 event is a good trigger point to read the timing data,  $T_1$ ,  $T_2$ ,  $T_3$ ,  $T_4$  are all valid here.




**Figure 20-14. Capture Sequence for Delta Mode Time-stamp and Rising Edge Detect**

### 20.6.4 Example 4 - Time Difference (Delta) Operation Rising- and Falling-Edge Trigger

In Figure 20-15, the eCAP operating mode is almost the same as in previous section except capture events are qualified as either rising or falling edge, this now gives both period and duty cycle information, that is:  $\text{Period1} = T_1 + T_2$ ,  $\text{Period2} = T_3 + T_4$ , and so on.  $\text{Duty Cycle1 (on-time \%)} = T_1 / \text{Period1} \times 100\%$ ,  $\text{Duty Cycle1 (off-time \%)} = T_2 / \text{Period1} \times 100\%$ , and so on.

During initialization, write to the active registers for both period and compare. This action automatically copies the init values into the shadow values. For subsequent compare updates during run-time, the shadow registers must be used.




**Figure 20-15. Capture Sequence for Delta Mode Time-stamp with Rising- and Falling-Edge Detect**

## 20.7 Application of the APWM Mode

In this example, the eCAP module is configured to operate as a PWM generator. Here, a very simple single-channel PWM waveform is generated from the APWMx output pin. The PWM polarity is active high, which means that the compare value (CAP2 reg is now a compare register) represents the on-time (high level) of the period. Alternatively, if the APWMPOL bit is configured for active low, then the compare value represents the off-time.

### 20.7.1 Example 1 - Simple PWM Generation (Independent Channels)



**Figure 20-16. PWM Waveform Details of APWM Mode Operation**

## 20.8 Software

### 20.8.1 ECAP Registers to Driverlib Functions

**Table 20-2. ECAP Registers to Driverlib Functions**

File	Driverlib Function
<b>TSCTR</b>	
ecap.h	ECAP_getTimeBaseCounter
<b>CTRPHS</b>	
ecap.h	ECAP_setPhaseShiftCount
<b>CAP1</b>	
ecap.h	ECAP_setAPWMPeriod
ecap.h	ECAP_getEventTimeStamp
<b>CAP2</b>	
ecap.h	ECAP_setAPWMCompare
ecap.h	ECAP_getEventTimeStamp
<b>CAP3</b>	
ecap.h	ECAP_setAPWMShadowPeriod
ecap.h	ECAP_getEventTimeStamp
<b>CAP4</b>	
ecap.h	ECAP_setAPWMShadowCompare
ecap.h	ECAP_getEventTimeStamp
<b>ECCTL0</b>	
ecap.h	ECAP_selectECAPInput
<b>ECCTL1</b>	
ecap.c	ECAP_setEmulationMode
ecap.h	ECAP_setEventPrescaler
ecap.h	ECAP_setEventPolarity
ecap.h	ECAP_enableCounterResetOnEvent
ecap.h	ECAP_disableCounterResetOnEvent
ecap.h	ECAP_enableTimeStampCapture
ecap.h	ECAP_disableTimeStampCapture
<b>ECCTL2</b>	
ecap.h	ECAP_setCaptureMode
ecap.h	ECAP_reArm
ecap.h	ECAP_enableCaptureMode
ecap.h	ECAP_enableAPWMMode
ecap.h	ECAP_enableLoadCounter
ecap.h	ECAP_disableLoadCounter
ecap.h	ECAP_loadCounter
ecap.h	ECAP_setSyncOutMode
ecap.h	ECAP_stopCounter
ecap.h	ECAP_startCounter
ecap.h	ECAP_setAPWMPolarity
ecap.h	ECAP_resetCounters
ecap.h	ECAP_setDMASource
ecap.h	ECAP_getModuloCounterStatus
<b>ECEINT</b>	

**Table 20-2. ECAP Registers to Driverlib Functions (continued)**

File	Driverlib Function
ecap.h	ECAP_enableInterrupt
ecap.h	ECAP_disableInterrupt
<b>ECFLG</b>	
ecap.h	ECAP_getInterruptSource
ecap.h	ECAP_getGlobalInterruptStatus
<b>ECCLR</b>	
ecap.h	ECAP_clearInterrupt
ecap.h	ECAP_clearGlobalInterrupt
<b>ECFRC</b>	
ecap.h	ECAP_forceInterrupt
<b>SYNCINSEL</b>	
ecap.h	ECAP_setSynclnPulseSource

### 20.8.2 ECAP Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/ecap

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 20.8.2.1 eCAP APWM Example

FILE: ecap\_ex1\_apwm.c

This program sets up the eCAP module in APWM mode. The PWM waveform will come out on GPIO5. The frequency of PWM is configured to vary between 5Hz and 10Hz using the shadow registers to load the next period/compare values.

#### 20.8.2.2 eCAP Capture PWM Example

FILE: ecap\_ex2\_capture\_pwm.c

This example configures ePWM3A for:

- Up count mode
- Period starts at 500 and goes up to 8000
- Toggle output on PRD

eCAP1 is configured to capture the time between rising and falling edge of the ePWM3A output.

#### External Connections

- eCAP1 is on GPIO16
- ePWM3A is on GPIO4
- Connect GPIO4 to GPIO16.

#### Watch Variables

- *ecap1PassCount* - Successful captures.
- *ecap1IntCount* - Interrupt counts.

#### 20.8.2.3 eCAP APWM Phase-shift Example

FILE: ecap\_ex3\_apwm\_phase\_shift.c

This program sets up the eCAP1 and eCAP2 modules in APWM mode to generate the two phase-shifted PWM outputs of same duty and frequency value. The frequency, duty and phase values can be programmed of choice by updating the defined macros. By default 10 KHz frequency, 50% duty and 30% phase shift values are used. eCAP2 output leads the eCAP1 output by 30%. GPIO5 and GPIO6 are used as eCAP1/2 outputs and can be probed using analyzer/CRO to observe the waveforms.

## 20.9 ECAP Registers

This Section describes the ECAP Registers.

### 20.9.1 ECAP Base Address Table

**Table 20-3. ECAP Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
ECap1Regs	<a href="#">ECAP_REGS</a>	ECAP1_BASE	0x0000_5200	YES	YES	YES	YES
ECap2Regs	<a href="#">ECAP_REGS</a>	ECAP2_BASE	0x0000_5240	YES	YES	YES	YES

## 20.9.2 ECAP\_REGS Registers

Table 20-4 lists the memory-mapped registers for the ECAP\_REGS registers. All register offset addresses not listed in Table 20-4 should be considered as reserved locations and the register contents should not be modified.

**Table 20-4. ECAP\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	TSCTR	Time-Stamp Counter		<a href="#">Go</a>
2h	CTRPHS	Counter Phase Offset Value Register		<a href="#">Go</a>
4h	CAP1	Capture 1 Register		<a href="#">Go</a>
6h	CAP2	Capture 2 Register		<a href="#">Go</a>
8h	CAP3	Capture 3 Register		<a href="#">Go</a>
Ah	CAP4	Capture 4 Register		<a href="#">Go</a>
12h	ECCTL0	Capture Control Register 0	EALLOW	<a href="#">Go</a>
14h	ECCTL1	Capture Control Register 1	EALLOW	<a href="#">Go</a>
15h	ECCTL2	Capture Control Register 2	EALLOW	<a href="#">Go</a>
16h	ECEINT	Capture Interrupt Enable Register	EALLOW	<a href="#">Go</a>
17h	ECFLG	Capture Interrupt Flag Register		<a href="#">Go</a>
18h	ECCLR	Capture Interrupt Clear Register		<a href="#">Go</a>
19h	ECFRC	Capture Interrupt Force Register	EALLOW	<a href="#">Go</a>
1Eh	ECAPSYNCINSEL	SYNC source select register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 20-5 shows the codes that are used for access types in this section.

**Table 20-5. ECAP\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 20.9.2.1 TSCTR Register (Offset = 0h) [Reset = 00000000h]

TSCTR is shown in [Figure 20-17](#) and described in [Table 20-6](#).

Return to the [Summary Table](#).

Time-Stamp Counter

**Figure 20-17. TSCTR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TSCTR																															
R/W-0h																															

**Table 20-6. TSCTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TSCTR	R/W	0h	Active 32-bit counter register that is used as the capture time-base HR mode : 1) This register reads HRCOUNTER value and is not writable 2) can be reset using CTRFILTRRESET 3) Its not synchronized to SYSCLK domain so reads may not be accurate Reset type: SYSRSn



### 20.9.2.2 CTRPHS Register (Offset = 2h) [Reset = 0000000h]

CTRPHS is shown in [Figure 20-18](#) and described in [Table 20-7](#).

Return to the [Summary Table](#).

Counter Phase Offset Value Register

**Figure 20-18. CTRPHS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CTRPHS																															
R/W-0h																															

**Table 20-7. CTRPHS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CTRPHS	R/W	0h	Counter phase value register that can be programmed for phase lag/lead. This register CTRPHS is loaded into TSCTR upon either a SYNCI event or S/W force via a control bit. Used to achieve phase control synchronization with respect to other eCAP and EPWM time-bases. This register is not applicable in HR mode. Reset type: SYSRSn

### 20.9.2.3 CAP1 Register (Offset = 4h) [Reset = 00000000h]

CAP1 is shown in [Figure 20-19](#) and described in [Table 20-8](#).

Return to the [Summary Table](#).

Capture 1 Register

**Figure 20-19. CAP1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CAP1																															
R/W-0h																															

**Table 20-8. CAP1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CAP1	R/W	0h	This register can be loaded (written) by: <ul style="list-style-type: none"> <li>- Time-Stamp counter value (TSCTR) during a capture event</li> <li>- Software - may be useful for test purposes or initialization</li> <li>- ARPD shadow register (CAP3) when used in APWM mode</li> </ul> Reset type: SYSRSn

### 20.9.2.4 CAP2 Register (Offset = 6h) [Reset = 0000000h]

CAP2 is shown in [Figure 20-20](#) and described in [Table 20-9](#).

Return to the [Summary Table](#).

Capture 2 Register

**Figure 20-20. CAP2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CAP2																															
R/W-0h																															

**Table 20-9. CAP2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CAP2	R/W	0h	This register can be loaded (written) by: <ul style="list-style-type: none"> <li>- Time-Stamp ( counter value) during a capture event</li> <li>- Software - may be useful for test purposes</li> <li>- ACMP shadow register (CAP4) when used in APWM mode</li> </ul> Reset type: SYSRSn

### 20.9.2.5 CAP3 Register (Offset = 8h) [Reset = 0000000h]

CAP3 is shown in [Figure 20-21](#) and described in [Table 20-10](#).

Return to the [Summary Table](#).

Capture 3 Register

**Figure 20-21. CAP3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CAP3																															
R/W-0h																															

**Table 20-10. CAP3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CAP3	R/W	0h	In CMP mode, this is a time-stamp capture register. In APWM mode, this is the period shadow (APRD) register. You can update the PWM period value through this register. CAP3 (APRD) shadows CAP1 in this mode. Reset type: SYSRSn

### 20.9.2.6 CAP4 Register (Offset = Ah) [Reset = 0000000h]

CAP4 is shown in [Figure 20-22](#) and described in [Table 20-11](#).

Return to the [Summary Table](#).

Capture 4 Register

**Figure 20-22. CAP4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CAP4																															
R/W-0h																															

**Table 20-11. CAP4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CAP4	R/W	0h	In CMP mode, this is a time-stamp capture register. In APWM mode, this is the compare shadow (ACMP) register. You can update the PWM compare value via this register. CAP4 (ACMP) shadows CAP2 in this mode. Reset type: SYSRSn

### 20.9.2.7 ECCTL0 Register (Offset = 12h) [Reset = 000007Fh]

ECCTL0 is shown in [Figure 20-23](#) and described in [Table 20-12](#).

Return to the [Summary Table](#).

Capture Control Register 0

**Figure 20-23. ECCTL0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									INPUTSEL						
R-0-0h									R/W-7Fh						

**Table 20-12. ECCTL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-7	RESERVED	R-0	0h	Reserved
6-0	INPUTSEL	R/W	7Fh	Capture input source select bits 0000000 capture input is ECAPxINPUT[0] 0000001 capture input is ECAPxINPUT[1] 0000010 capture input is ECAPxINPUT[2] ... 1111111 capture input is ECAPxINPUT[127] Reset type: CPU1.SYSRSn

### 20.9.2.8 ECCTL1 Register (Offset = 14h) [Reset = 0000h]

ECCTL1 is shown in [Figure 20-24](#) and described in [Table 20-13](#).

Return to the [Summary Table](#).

Capture Control Register 1

**Figure 20-24. ECCTL1 Register**

15		14		13		12		11		10		9		8	
FREE_SOFT				PRESCALE								CAPLDEN			
R/W-0h				R/W-0h								R/W-0h			
7		6		5		4		3		2		1		0	
CTRRST4		CAP4POL		CTRRST3		CAP3POL		CTRRST2		CAP2POL		CTRRST1		CAP1POL	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 20-13. ECCTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	FREE_SOFT	R/W	0h	Emulation Control Reset type: SYSRSn 0h (R/W) = TSCTR counter stops immediately on emulation suspend 1h (R/W) = TSCTR counter runs until = 0 2h (R/W) = TSCTR counter is unaffected by emulation suspend (Run Free) 3h (R/W) = TSCTR counter is unaffected by emulation suspend (Run Free)
13-9	PRESCALE	R/W	0h	Event Filter prescale select Reset type: SYSRSn 0h (R/W) = Divide by 1 (i.e., no prescale, by-pass the prescaler) 1h (R/W) = Divide by 2 2h (R/W) = Divide by 4 3h (R/W) = Divide by 6 4h (R/W) = Divide by 8 5h (R/W) = Divide by 10 1Eh (R/W) = Divide by 60 1Fh (R/W) = Divide by 62
8	CAPLDEN	R/W	0h	Enable Loading of CAP1-4 registers on a capture event. Note that this bit does not disable CEVTn events from being generated. Reset type: SYSRSn 0h (R/W) = Disable CAP1-4 register loads at capture event time. 1h (R/W) = Enable CAP1-4 register loads at capture event time.
7	CTRRST4	R/W	0h	Counter Reset on Capture Event 4 Reset type: SYSRSn 0h (R/W) = Do not reset counter on Capture Event 4 (absolute time stamp operation) 1h (R/W) = Reset counter after Capture Event 4 time-stamp has been captured (used in difference mode operation)
6	CAP4POL	R/W	0h	Capture Event 4 Polarity select Reset type: SYSRSn 0h (R/W) = Capture Event 4 triggered on a rising edge (RE) 1h (R/W) = Capture Event 4 triggered on a falling edge (FE)
5	CTRRST3	R/W	0h	Counter Reset on Capture Event 3 Reset type: SYSRSn 0h (R/W) = Do not reset counter on Capture Event 3 (absolute time stamp) 1h (R/W) = Reset counter after Event 3 time-stamp has been captured (used in difference mode operation)

**Table 20-13. ECCTL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	CAP3POL	R/W	0h	Capture Event 3 Polarity select Reset type: SYSRSn 0h (R/W) = Capture Event 3 triggered on a rising edge (RE) 1h (R/W) = Capture Event 3 triggered on a falling edge (FE)
3	CTRRST2	R/W	0h	Counter Reset on Capture Event 2 Reset type: SYSRSn 0h (R/W) = Do not reset counter on Capture Event 2 (absolute time stamp) 1h (R/W) = Reset counter after Event 2 time-stamp has been captured (used in difference mode operation)
2	CAP2POL	R/W	0h	Capture Event 2 Polarity select Reset type: SYSRSn 0h (R/W) = Capture Event 2 triggered on a rising edge (RE) 1h (R/W) = Capture Event 2 triggered on a falling edge (FE)
1	CTRRST1	R/W	0h	Counter Reset on Capture Event 1 Reset type: SYSRSn 0h (R/W) = Do not reset counter on Capture Event 1 (absolute time stamp) 1h (R/W) = Reset counter after Event 1 time-stamp has been captured (used in difference mode operation)
0	CAP1POL	R/W	0h	Capture Event 1 Polarity select Reset type: SYSRSn 0h (R/W) = Capture Event 1 triggered on a rising edge (RE) 1h (R/W) = Capture Event 1 triggered on a falling edge (FE)



### 20.9.2.9 ECCTL2 Register (Offset = 15h) [Reset = 0006h]

ECCTL2 is shown in [Figure 20-25](#) and described in [Table 20-14](#).

Return to the [Summary Table](#).

Capture Control Register 2

**Figure 20-25. ECCTL2 Register**

15	14	13	12	11	10	9	8
MODCNRSTS		DMAEVTSEL		CTRFILTRESE T	APWMPOL	CAP_APWM	SWSYNC
R-0h		R/W-0h		R-0/W1C-0h	R/W-0h	R/W-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
SYNCO_SEL		SYNCl_EN	TSCTRSTOP	REARM	STOP_WRAP		CONT_ONESH T
R/W-0h		R/W-0h	R/W-0h	R-0/W1S-0h	R/W-3h		R/W-0h

**Table 20-14. ECCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	MODCNRSTS	R	0h	This bit field reads current status on modulo counter 00b (R) = CAP1 register gets loaded on next capture event. 01b (R) = CAP2 register gets loaded on next capture event. 10b (R) = CAP3 register gets loaded on next capture event. 11b (R) = CAP4 register gets loaded on next capture event. Reset type: CPU1.SYSRSn
13-12	DMAEVTSEL	R/W	0h	DMA event select 00b (R/W) = DMA interrupt source is CEVT1 01b (R/W) = DMA interrupt source is CEVT2 10b (R/W) = DMA interrupt source is CEVT3 11b (R/W) = DMA interrupt source is CEVT4 Note: ECCTL1.CAPLDEN also needs to be set to '1' for ECAPxDMA_INT to be generated Reset type: CPU1.SYSRSn
11	CTRFILTRESET	R-0/W1C	0h	Reset Bit 0h (R) = No effect 1h (W) = Resets event filter, counter, modulo counter and CEVT[1,2,3,4] and CNTOVF, HRERROR flags Note: This provides an ability start capture module from known state in case spurious inputs are captured while ECAP is configured. Reset type: CPU1.SYSRSn
10	APWMPOL	R/W	0h	APWM output polarity select. This is applicable only in APWM operating mode. Reset type: SYSRSn 0h (R/W) = Output is active high (Compare value defines high time) 1h (R/W) = Output is active low (Compare value defines low time)
9	CAP_APWM	R/W	0h	CAP/APWM operating mode select Reset type: SYSRSn 0h (R/W) = ECAP module operates in capture mode. This mode forces the following configuration: - Inhibits TSCTR resets via CTR = PRD event - Inhibits shadow loads on CAP1 and 2 registers - Permits user to enable CAP1-4 register load - CAPx/APWMx pin operates as a capture input 1h (R/W) = ECAP module operates in APWM mode. This mode forces the following configuration: - Resets TSCTR on CTR = PRD event (period boundary) - Permits shadow loading on CAP1 and 2 registers - Disables loading of time-stamps into CAP1-4 registers - CAPx/APWMx pin operates as a APWM output

**Table 20-14. ECCTL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	SWSYNC	R-0/W1S	0h	Software-forced Counter (TSCTR) Synchronizer. This provides the user a method to generate a synchronization pulse through software. In APWM mode, the synchronization pulse can also be sourced from the CTR = PRD event. Reset type: SYSRSn 0h (R/W) = Writing a zero has no effect. Reading always returns a zero 1h (R/W) = Writing a one forces a TSCTR shadow load of current ECAP module and any ECAP modules down-stream providing the SYNCO_SEL bits are 0,0. After writing a 1, this bit returns to a zero.
7-6	SYNCO_SEL	R/W	0h	Sync-Out Select Reset type: SYSRSn 0h (R/W) = sync out signal is SWSYNC 1h (R/W) = Select CTR = PRD event to be the sync-out signal. Note: Selection CTR = PRD is meaningful only in APWM mode 2h (R/W) = Disable sync out signal 3h (R/W) = Disable sync out signal
5	SYNCI_EN	R/W	0h	Counter (TSCTR) Sync-In select mode Reset type: SYSRSn 0h (R/W) = Disable sync-in option 1h (R/W) = Enable counter (TSCTR) to be loaded from CTRPHS register upon either a SYNCI signal or a S/W force event.
4	TSCTRSTOP	R/W	0h	Time Stamp (TSCTR) Counter Stop (freeze) Control Reset type: SYSRSn 0h (R/W) = TSCTR stopped 1h (R/W) = TSCTR free-running
3	REARM	R-0/W1S	0h	Re-Arming Control. Note: The re-arm function is valid in one shot or continuous mode Reset type: SYSRSn 0h (R/W) = Has no effect (reading always returns a 0) 1h (R/W) = Arms the one-shot sequence as follows: 1) Resets the Mod4 counter to zero 2) Unfreezes the Mod4 counter 3) Enables capture register loads
2-1	STOP_WRAP	R/W	3h	Stop value for one-shot mode. This is the number (between 1-4) of captures allowed to occur before the CAP(1-4) registers are frozen, that is, capture sequence is stopped. Wrap value for continuous mode. This is the number (between 1-4) of the capture register in which the circular buffer wraps around and starts again. Notes: STOP_WRAP is compared to Mod4 counter and, when equal, 2 actions occur: - Mod4 counter is stopped (frozen) - Capture register loads are inhibited In one-shot mode, further interrupt events are blocked until re-armed. Reset type: SYSRSn 0h (R/W) = Stop after Capture Event 1 in one-shot mode Wrap after Capture Event 1 in continuous mode. 1h (R/W) = Stop after Capture Event 2 in one-shot mode Wrap after Capture Event 2 in continuous mode. 2h (R/W) = Stop after Capture Event 3 in one-shot mode Wrap after Capture Event 3 in continuous mode. 3h (R/W) = Stop after Capture Event 4 in one-shot mode Wrap after Capture Event 4 in continuous mode.
0	CONT_ONESHT	R/W	0h	Continuous or one-shot mode control (applicable only in capture mode) Reset type: SYSRSn 0h (R/W) = Operate in continuous mode 1h (R/W) = Operate in one-Shot mode

### 20.9.2.10 ECEINT Register (Offset = 16h) [Reset = 0000h]

ECEINT is shown in [Figure 20-26](#) and described in [Table 20-15](#).

Return to the [Summary Table](#).

The interrupt enable bits (CEVT1, ...) block any of the selected events from generating an interrupt. Events will still be latched into the flag bit (ECFLG register) and can be forced/cleared via the ECFRC/ECCLR registers. The proper procedure for configuring peripheral modes and interrupts is as follows:

- Disable global interrupts
- Stop eCAP counter
- Disable eCAP interrupts
- Configure peripheral registers
- Clear spurious eCAP interrupt flags
- Enable eCAP interrupts
- Start eCAP counter
- Enable global interrupts

**Figure 20-26. ECEINT Register**

15		14		13		12		11		10		9		8	
RESERVED													RESERVED		
R-0h													R/W-0h		
7		6		5		4		3		2		1		0	
CTR_EQ_CMP		CTR_EQ_PRD		CTROVF		CEVT4		CEVT3		CEVT2		CEVT1		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R-0h	

**Table 20-15. ECEINT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	CTR_EQ_CMP	R/W	0h	Counter Equal Compare Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Compare Equal as an Interrupt source 1h (R/W) = Enable Compare Equal as an Interrupt source
6	CTR_EQ_PRD	R/W	0h	Counter Equal Period Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Period Equal as an Interrupt source 1h (R/W) = Enable Period Equal as an Interrupt source
5	CTROVF	R/W	0h	Counter Overflow Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disabled counter Overflow as an Interrupt source 1h (R/W) = Enable counter Overflow as an Interrupt source
4	CEVT4	R/W	0h	Capture Event 4 Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Capture Event 4 as an Interrupt source 1h (R/W) = Capture Event 4 Interrupt Enable
3	CEVT3	R/W	0h	Capture Event 3 Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Capture Event 3 as an Interrupt source 1h (R/W) = Enable Capture Event 3 as an Interrupt source
2	CEVT2	R/W	0h	Capture Event 2 Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Capture Event 2 as an Interrupt source 1h (R/W) = Enable Capture Event 2 as an Interrupt source

**Table 20-15. ECEINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CEVT1	R/W	0h	Capture Event 1 Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Capture Event 1 as an Interrupt source 1h (R/W) = Enable Capture Event 1 as an Interrupt source
0	RESERVED	R	0h	Reserved

### 20.9.2.11 ECFLG Register (Offset = 17h) [Reset = 0000h]

ECFLG is shown in [Figure 20-27](#) and described in [Table 20-16](#).

Return to the [Summary Table](#).

Capture Interrupt Flag Register

**Figure 20-27. ECFLG Register**

15		14		13		12		11		10		9		8	
RESERVED													RESERVED		
R-0h													R-0h		
7		6		5		4		3		2		1		0	
CTR_CMP	CTR_PRD	CTROVF	CEVT4	CEVT3	CEVT2	CEVT1	INT								
R-0h		R-0h		R-0h		R-0h		R-0h		R-0h		R-0h		R-0h	

**Table 20-16. ECFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	CTR_CMP	R	0h	Compare Equal Compare Status Flag. This flag is active only in APWM mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the counter (TSCTR) reached the compare register value (ACMP)
6	CTR_PRD	R	0h	Counter Equal Period Status Flag. This flag is only active in APWM mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the counter (TSCTR) reached the period register value (APRD) and was reset.
5	CTROVF	R	0h	Counter Overflow Status Flag. This flag is active in CAP and APWM mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the counter (TSCTR) has made the transition from FFFFFFFF to 00000000
4	CEVT4	R	0h	Capture Event 4 Status Flag This flag is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the fourth event occurred at ECAPx pin
3	CEVT3	R	0h	Capture Event 3 Status Flag. This flag is active only in CAP mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the third event occurred at ECAPx pin.
2	CEVT2	R	0h	Capture Event 2 Status Flag. This flag is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the second event occurred at ECAPx pin.
1	CEVT1	R	0h	Capture Event 1 Status Flag. This flag is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the first event occurred at ECAPx pin.

**Table 20-16. ECFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INT	R	0h	Global Interrupt Status Flag Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates that an interrupt was generated.

### 20.9.2.12 ECCLR Register (Offset = 18h) [Reset = 0000h]

ECCLR is shown in [Figure 20-28](#) and described in [Table 20-17](#).

Return to the [Summary Table](#).

Capture Interrupt Clear Register

**Figure 20-28. ECCLR Register**

15	14	13	12	11	10	9	8
RESERVED							RESERVED
R-0h							R-0/W1C-0h
7	6	5	4	3	2	1	0
CTR_CMP	CTR_PRD	CTROVF	CEVT4	CEVT3	CEVT2	CEVT1	INT
R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h

**Table 20-17. ECCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	RESERVED	R-0/W1C	0h	Reserved
7	CTR_CMP	R-0/W1C	0h	Counter Equal Compare Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CTR=CMP flag.
6	CTR_PRD	R-0/W1C	0h	Counter Equal Period Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CTR=PRD flag.
5	CTROVF	R-0/W1C	0h	Counter Overflow Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CTROVF flag.
4	CEVT4	R-0/W1C	0h	Capture Event 4 Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CEVT4 flag.
3	CEVT3	R-0/W1C	0h	Capture Event 3 Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CEVT3 flag.
2	CEVT2	R-0/W1C	0h	Capture Event 2 Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CEVT2 flag.
1	CEVT1	R-0/W1C	0h	Capture Event 1 Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CEVT1 flag.
0	INT	R-0/W1C	0h	ECAP Global Interrupt Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the INT flag and enable further interrupts to be generated if any of the event flags are set to 1

### 20.9.2.13 ECFRC Register (Offset = 19h) [Reset = 0000h]

ECFRC is shown in [Figure 20-29](#) and described in [Table 20-18](#).

Return to the [Summary Table](#).

Capture Interrupt Force Register

**Figure 20-29. ECFRC Register**

15		14		13		12		11		10		9		8	
RESERVED													RESERVED		
R-0h													R-0/W1S-0h		
7		6		5		4		3		2		1		0	
CTR_CMP		CTR_PRD		CTROVF		CEVT4		CEVT3		CEVT2		CEVT1		RESERVED	
R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0h	

**Table 20-18. ECFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	CTR_CMP	R-0/W1S	0h	Force Counter Equal Compare Interrupt. This event is only active in APWM mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CTR_CMP flag.
6	CTR_PRD	R-0/W1S	0h	Force Counter Equal Period Interrupt. This event is only active in APWM mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CTR_PRD flag.
5	CTROVF	R-0/W1S	0h	Force Counter Overflow Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 to this bit sets the CTROVF flag.
4	CEVT4	R-0/W1S	0h	Force Capture Event 4. This event is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CEVT4 flag.
3	CEVT3	R-0/W1S	0h	Force Capture Event 3. This event is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CEVT3 flag.
2	CEVT2	R-0/W1S	0h	Force Capture Event 2. This event is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CEVT2 flag.
1	CEVT1	R-0/W1S	0h	Force Capture Event 1. This event is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Sets the CEVT1 flag.
0	RESERVED	R	0h	Reserved



### 20.9.2.14 ECAPSYNCINSEL Register (Offset = 1Eh) [Reset = 0000001h]

ECAPSYNCINSEL is shown in [Figure 20-30](#) and described in [Table 20-19](#).

Return to the [Summary Table](#).

SYNC source select register

**Figure 20-30. ECAPSYNCINSEL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																												SEL			
R-0h																												R/W-1h			

**Table 20-19. ECAPSYNCINSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4-0	SEL	R/W	1h	<p>These bits determines the source of SYNCIN signal.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Disable Syncin to eCAP</p> <p>1h (R/W) = EPWM1SYNCOUT</p> <p>2h (R/W) = EPWM2SYNCOUT</p> <p>3h (R/W) = EPWM3SYNCOUT</p> <p>4h (R/W) = EPWM4SYNCOUT</p> <p>5h (R/W) = EPWM5SYNCOUT</p> <p>6h (R/W) = EPWM6SYNCOUT</p> <p>7h (R/W) = EPWM7SYNCOUT</p> <p>8h (R/W) = EPWM8SYNCOUT</p> <p>9h (R/W) = EPWM9SYNCOUT</p> <p>Ah (R/W) = EPWM10SYNCOUT</p> <p>Bh (R/W) = EPWM11SYNCOUT</p> <p>Ch (R/W) = EPWM12SYNCOUT</p> <p>Dh (R/W) = RSVD</p> <p>Eh (R/W) = RSVD</p> <p>Fh (R/W) = RSVD</p> <p>10h (R/W) = RSVD</p> <p>11h (R/W) = ECAP1SYNCOUT</p> <p>12h (R/W) = ECAP2SYNCOUT</p> <p>13h (R/W) = RSVD</p> <p>14h (R/W) = RSVD</p> <p>15h (R/W) = RSVD</p> <p>16h (R/W) = RSVD</p> <p>17h (R/W) = RSVD</p> <p>18h (R/W) = INPUTXBAROUT5</p> <p>19h (R/W) = INPUTXBAROUT6</p> <p>1Ah (R/W) = RSVD</p> <p>1Bh (R/W) = RSVD</p> <p>1Ch (R/W) = RSVD</p> <p>1Dh (R/W) = RSVD</p> <p>1Eh (R/W) = RSVD</p> <p>1Fh (R/W) = RSVD</p>

# Chapter 21

## Enhanced Quadrature Encoder Pulse (eQEP)

---




The enhanced Quadrature Encoder Pulse (eQEP) module described here is a Type 2 eQEP. See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with a module of the same type to determine the differences between types and for a list of device-specific differences within a type.

The enhanced quadrature encoder pulse (eQEP) module is used for direct interface with a linear or rotary incremental encoder to get position, direction, and speed information from a rotating machine for use in a high-performance motion and position-control system.

<b>21.1 Introduction</b> .....	<b>2699</b>
<b>21.2 Configuring Device Pins</b> .....	<b>2701</b>
<b>21.3 Description</b> .....	<b>2702</b>
<b>21.4 Quadrature Decoder Unit (QDU)</b> .....	<b>2707</b>
<b>21.5 Position Counter and Control Unit (PCCU)</b> .....	<b>2710</b>
<b>21.6 eQEP Edge Capture Unit</b> .....	<b>2718</b>
<b>21.7 eQEP Watchdog</b> .....	<b>2722</b>
<b>21.8 eQEP Unit Timer Base</b> .....	<b>2722</b>
<b>21.9 QMA Module</b> .....	<b>2723</b>
<b>21.10 eQEP Interrupt Structure</b> .....	<b>2726</b>
<b>21.11 Software</b> .....	<b>2727</b>
<b>21.12 EQEP Registers</b> .....	<b>2731</b>


## 21.1 Introduction

An incremental encoder disk is patterned with a track of slots along the periphery, as shown in [Figure 21-1](#). These slots create an alternating pattern of dark and light lines. The disk count is defined as the number of dark and light line pairs that occur per revolution (lines per revolution). As a rule, a second track is added to generate a signal that occurs once per revolution (index signal: QEPI), which can be used to indicate an absolute position. Encoder manufacturers identify the index pulse using different terms such as index, marker, home position, and zero reference



**Figure 21-1. Optical Encoder Disk**

To derive direction information, the lines on the disk are read out by two different photo-elements that "look" at the disk pattern with a mechanical shift of 1/4 the pitch of a line pair between them. This shift is detected with a reticle or mask that restricts the view of the photo-element to the desired part of the disk lines. As the disk rotates, the two photo-elements generate signals that are shifted 90° out of phase from each other. These are commonly called the quadrature QEPA and QEPB signals. The clockwise direction for most encoders is defined as the QEPA channel going positive before the QEPB channel and conversely, as shown in [Figure 21-2](#).




**Figure 21-2. QEP Encoder Output Signal for Forward/Reverse Movement**

The encoder wheel typically makes one revolution for every revolution of the motor, or the wheel can be at a geared rotation ratio with respect to the motor. Therefore, the frequency of the digital signal coming from the QEPA and QEPB outputs varies proportionally with the velocity of the motor. For example, a 2000-line encoder

directly coupled to a motor running at 5000 revolutions-per-minute (rpm) results in a frequency of 166.6kHz, so by measuring the frequency of either the QEPA or QEPB output, the processor can determine the velocity of the motor.

Quadrature encoders from different manufacturers come with two forms of index pulse (gated index pulse or ungated index pulse) as shown in Figure 21-3. A nonstandard form of index pulse is ungated. In the ungated configuration, the index edges are not necessarily coincident with A and B signals. The gated index pulse is aligned to any of the four quadrature edges and width of the index pulse and can be equal to a quarter, half, or full period of the quadrature signal.



**Figure 21-3. Index Pulse Example**

Some typical applications of shaft encoders include robotics and computer input in the form of a mouse. Inside your mouse you can see where the mouse ball spins a pair of axles (a left/right, and an up/down axle). These axles are connected to optical shaft encoders that effectively tell the computer how fast and in what direction the mouse is moving.

**General Issues:** Estimating velocity from a digital position sensor is a cost-effective strategy in motor control. Two different first order approximations for velocity can be written as:

$$v(k) \approx \frac{x(k) - x(k - 1)}{T} = \frac{\Delta X}{T} \quad (25)$$

$$v(k) \approx \frac{X}{t(k) - t(k - 1)} = \frac{X}{\Delta T} \quad (26)$$

where:

- $v(k)$  = Velocity at time instant  $k$
- $x(k)$  = Position at time instant  $k$
- $x(k-1)$  = Position at time instant  $k-1$
- $T$  = Fixed unit time or inverse of velocity calculation rate
- $\Delta X$  = Incremental position movement in unit time
- $t(k)$  = Time instant " $k$ "
- $t(k-1)$  = Time instant " $k-1$ "
- $X$  = Fixed unit position
- $\Delta T$  = Incremental time elapsed for unit position movement

[Equation 25](#) is the conventional approach to velocity estimation and requires a time base to provide a unit time event for velocity calculation. Unit time is basically the inverse of the velocity calculation rate.

The encoder count (position) is read once during each unit time event. The quantity  $[x(k) - x(k-1)]$  is formed by subtracting the previous reading from the current reading. Then the velocity estimate is computed by multiplying by the known constant  $1/T$  (where  $T$  is the constant time between unit time events and is known in advance).

Estimation based on [Equation 25](#) has an inherent accuracy limit directly related to the resolution of the position sensor and the unit time period  $T$ . For example, consider a 500 line-per-revolution quadrature encoder with a velocity calculation rate of 400Hz. When used for position, the quadrature encoder gives a four-fold increase in resolution; in this case, 2000 counts-per-revolution. The minimum rotation that can be detected is, therefore, 0.0005 revolutions, which gives a velocity resolution of 12rpm when sampled at 400Hz. While this resolution can be satisfactory at moderate or high speeds, for example 1% error at 1200rpm, this resolution clearly proves inadequate at low speeds. In fact, at speeds below 12rpm, the speed estimate is erroneously zero much of the time.

At low speed, [Equation 26](#) provides a more accurate approach. It requires a position sensor that outputs a fixed interval pulse train, such as the aforementioned quadrature encoder. The width of each pulse is defined by motor speed for a given sensor resolution. [Equation 26](#) can be used to calculate motor speed by measuring the elapsed time between successive quadrature pulse edges. However, this method suffers from the opposite limitation, as does [Equation 25](#). A combination of relatively large motor speeds and high sensor resolution makes the time interval  $\Delta T$  small, and thus more greatly influenced by the timer resolution. This can introduce considerable error into high-speed estimates.

For systems with a large speed range (that is, speed estimation is needed at both low and high speeds), one approach is to use [Equation 26](#) at low speed and have the DSP software switch over to [Equation 25](#) when the motor speed rises above some specified threshold.

### 21.1.1 EQEP Related Collateral

#### Foundational Materials

- [C2000 Academy - EQEP](#)
- [Interfacing with Quadrature Encoders](#) (Video)
- [Real-Time Control Reference Guide](#)
  - Refer to the Encoders section

#### Getting Started Materials

- [C2000™ Position Manager PTO API Reference Guide Application Report](#)

#### Expert Materials

- [CW/CCW Support on the C2000 eQEP Module Application Report](#)

## 21.2 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

For proper operation of the eQEP module, input GPIO pins must be configured using the GPxQSELn registers for synchronous input mode (with or without qualification). The asynchronous mode cannot be used for eQEP input pins. The internal pullups can be configured in the GPYPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

## 21.3 Description

This section provides the eQEP inputs, memory map, and functional description.

### 21.3.1 EQEP Inputs

The eQEP inputs include two pins for quadrature-clock mode or direction-count mode, an index (or 0 marker), and a strobe input. The eQEP module requires that the QEPA, QEPB, and QEPI inputs are synchronized to SYSCLK prior to entering the module. The application code can enable the synchronous GPIO input feature on any eQEP-enabled GPIO pins (see the *General-Purpose Input/Output (GPIO)* chapter for more details).

- **QEPA/XCLK and QEPB/XDIR:** These two pins can be used in quadrature-clock mode or direction-count mode.
  - Quadrature-clock Mode: The eQEP encoders provide two square wave signals (A and B) 90 electrical degrees out of phase. This phase relationship is used to determine the direction of rotation of the input shaft and number of eQEP pulses from the index position to derive the relative position information. For forward or clockwise rotation, QEPA signal leads QEPB signal and conversely. The quadrature decoder uses these two inputs to generate quadrature-clock and direction signals.
  - Direction-count Mode: In direction-count mode, direction and clock signals are provided directly from the external source. Some position encoders have this type of output instead of quadrature output. The QEPA pin provides the clock input and the QEPB pin provides the direction input.
- **QEPI: Index or Zero Marker:** The eQEP encoder uses an index signal to assign an absolute start position from which position information is incrementally encoded using quadrature pulses. This pin is connected to the index output of the eQEP encoder to optionally reset the position counter for each revolution. This signal can be used to initialize or latch the position counter on the occurrence of a desired event on the index pin.
- **QEPS: Strobe Input:** This general-purpose strobe signal can initialize or latch the position counter on the occurrence of a desired event on the strobe pin. This signal is typically connected to a sensor or limit switch to notify that the motor has reached a defined position.

Input signals to the eQEP (QEPA, QEPB, QEPI and QEPS) can come from multiple sources; that is, device pin, CMPSSx, or PWMXBARx. One typical use case is if SinCos transducers are used in the motor control system to estimate the position of motor shaft and Index signal is coming from traditional rotary encoder, source of the eQEP signals (QEPA, QEPB and QEPI) can be configured as output of CMPSSx that decodes the Sin, Cos, and Index signals. [Figure 21-4](#) illustrates the use case.

Selection of the source of Input signals (QEPA, QEPB, and QEPI) is user-configurable through the QEPSRCSEL register as shown in [Table 21-1](#).




Figure 21-4. Using eQEP to Decode Signals from SinCos Transducer

**Table 21-1. eQEP Input Source Select Table**

QEPASEL, QEPBSEL, QEPISEL	Input Signal
0	DEVICE_PIN
1	CMPSS1_CTRIPH
2	CMPSS2_CTRIPH
3	CMPSS3_CTRIPH
4	CMPSS4_CTRIPH
5-7	Reserved
8	ZERO
9	EPWMXBAR1
10	EPWMXBAR2
11	EPWMXBAR3
12	EPWMXBAR4
13	EPWMXBAR5
14	EPWMXBAR6
15	EPWMXBAR7

---

**Note**

Configuration of QEPSRCSEL register to select the source of QEPA, QEPB, and QEPI signals can lead to unexpected transition on these signals, which can cause an undesirable outcome if eQEP is already running. Make sure that the eQEP is disabled before configuring the QEPSRCSEL register for input signals.


---



### 21.3.2 Functional Description

The eQEP peripheral contains the following major functional units (as shown in Figure 21-5):

- Programmable input qualification for each pin (part of the GPIO MUX)
- Quadrature decoder unit (QDU)
- Position counter and control unit for position measurement (PCCU)
- Quadrature edge-capture unit for low-speed measurement (QCAP)
- Unit time base for speed/frequency measurement (UTIME)
- Watchdog timer for detecting stalls (QWDOG)
- Quadrature Mode Adapter (QMA)



Copyright © 2017, Texas Instruments Incorporated

Figure 21-5. Functional Block Diagram of the eQEP Peripheral

### 21.3.3 eQEP Memory Map

Table 21-2 lists the registers with the memory locations, sizes, and reset values.

**Table 21-2. EQEP Memory Map**

Name	Offset	Size(x16)/ #shadow	Reset	Register Description
QPOSCNT	0x00	2/0	0x0000 0000	eQEP Position Counter
QPOSINIT	0x02	2/0	0x0000 0000	eQEP Initialization Position Count
QPOSMAX	0x04	2/0	0x0000 0000	eQEP Maximum Position Count
QPOSCMP	0x06	2/1	0x0000 0000	eQEP Position-compare
QPOSILAT	0x08	2/0	0x0000 0000	eQEP Index Position Latch
QPOSSLAT	0x0A	2/0	0x0000 0000	eQEP Strobe Position Latch
QPOSLAT	0x0C	2/0	0x0000 0000	eQEP Position Latch
QUTMR	0x0E	2/0	0x0000 0000	eQEP Unit Timer
QUPRD	0x10	2/0	0x0000 0000	eQEP Unit Period Register
QWDTMR	0x12	1/0	0x0000	eQEP Watchdog Timer
QWDPRD	0x13	1/0	0x0000	eQEP Watchdog Period Register
QDECCTL	0x14	1/0	0x0000	eQEP Decoder Control Register
QEPCTL	0x15	1/0	0x0000	eQEP Control Register
QCAPCTL	0x16	1/0	0x0000	eQEP Capture Control Register
QPOSCCTL	0x17	1/0	0x0000	eQEP Position-compare Control Register
QEINT	0x18	1/0	0x0000	eQEP Interrupt Enable Register
QFLG	0x19	1/0	0x0000	eQEP Interrupt Flag Register
QCLR	0x1A	1/0	0x0000	eQEP Interrupt Clear Register
QFRC	0x1B	1/0	0x0000	eQEP Interrupt Force Register
QEPSTS	0x1C	1/0	0x0000	eQEP Status Register
QCTMR	0x1D	1/0	0x0000	eQEP Capture Timer
QCPRD	0x1E	1/0	0x0000	eQEP Capture Period Register
QCTMRLAT	0x1F	1/0	0x0000	eQEP Capture Timer Latch
QCPRDLAT	0x20	1/0	0x0000	eQEP Capture Period Latch
Reserved	0x21 to 0x2F	15/0		
REV	0x30	2/0	0x0000	eQEP Revision Number
QEPSTROBESEL	0x32	2/0	0x0000	eQEP Strobe select register
QMACTRL	0x34	2/0	0x0000	eQEP QMA Control register
QEPSRCSEL	0x36	2/0	0x0000	eQEP Source Select Register
Reserved	0x38 to 0x3F	8/0		

## 21.4 Quadrature Decoder Unit (QDU)

Figure 21-6 shows a functional block diagram of the QDU.




Figure 21-6. Functional Block Diagram of Decoder Unit

### 21.4.1 Position Counter Input Modes

Clock and direction input to the position counter is selected using QDECCTL[QSRC] bits, based on interface input requirement as follows:

- Quadrature-count mode
- Direction-count mode
- UP-count mode
- DOWN-count mode


### 21.4.1.1 Quadrature Count Mode

The quadrature decoder generates the direction and clock to the position counter in quadrature count mode.

**Direction Decoding** The direction decoding logic of the eQEP circuit determines which one of the sequences (QEPA, QEPB) is the leading sequence and accordingly updates the direction information in the QEPSTS[QDF] bit. [Table 21-3](#) and [Figure 21-7](#) show the direction decoding logic in truth table and state machine form. Both edges of the QEPA and QEPB signals are sensed to generate count pulses for the position counter. Therefore, the frequency of the clock generated by the eQEP logic is four times that of each input sequence. [Figure 21-8](#) shows the direction decoding and clock generation from the eQEP input signals.

**Table 21-3. Quadrature Decoder Truth Table**

Previous Edge	Present Edge	QDIR	QPOSCNT
QA↑	QB↑	UP	Increment
	QB↓	DOWN	Decrement
	QA↓	TOGGLE	Increment or Decrement
QA↓	QB↓	UP	Increment
	QB↑	DOWN	Decrement
	QA↑	TOGGLE	Increment or Decrement
QB↑	QA↑	DOWN	Decrement
	QA↓	UP	Increment
	QB↓	TOGGLE	Increment or Decrement
QB↓	QA↓	DOWN	Decrement
	QA↑	UP	Increment
	QB↑	TOGGLE	Increment or Decrement



**Figure 21-7. Quadrature Decoder State Machine**




Figure 21-8. Quadrature-clock and Direction Decoding

**Phase Error Flag** In normal operating conditions, quadrature inputs QEPA and QEPB is 90 degrees out of phase. The phase error flag (PHE) is set in the QFLG register and the QPOSCNT value can be incorrect and offset by multiples of 1 or 3. That is, when edge transition is detected simultaneously on the QEPA and QEPB signals to optionally generate interrupts. State transitions marked by dashed lines in Figure 21-7 are invalid transitions that generate a phase error.

**Count Multiplication** The eQEP position counter provides 4x times the resolution of an input clock by generating a quadrature-clock (QCLK) on the rising/falling edges of both eQEP input clocks (QEPA and QEPB) as shown in Figure 21-8.

**Reverse Count** In normal quadrature count operation, QEPA input is applied to the QA input of the quadrature decoder and the QEPB input is applied to the QB input of the quadrature decoder. Reverse counting is enabled by setting the SWAP bit in the QDECCTL register. This swaps the input to the quadrature decoder; thereby, reversing the counting direction.

#### 21.4.1.2 Direction-Count Mode

Some position encoders provide direction and clock outputs, instead of quadrature outputs. In such cases, direction-count mode can be used. The QEPA input provides the clock for the position counter and the QEPB input has the direction information. The position counter is incremented on every rising edge of a QEPA input when the direction input is high, and decremented when the direction input is low.

### 21.4.1.3 Up-Count Mode

The counter direction signal is hard-wired for up-count and the position counter is used to measure the frequency of the QEPA input. Clearing the QDECCTL[XCR] bit enables clock generation to the position counter on both edges of the QEPA input; thereby, increasing the measurement resolution by a factor of 2x. In up-count mode, we recommend that the application not configure QEPB as a GPIO mux option, or make sure that a signal edge is not generated on the QEPB input.

### 21.4.1.4 Down-Count Mode

The counter direction signal is hardwired for a down-count and the position counter is used to measure the frequency of the QEPA input. Clearing the QDECCTL[XCR] bit enables clock generation to the position counter on both edges of a QEPA input, thereby increasing the measurement resolution by a factor of 2x. In down-count mode, the application must not configure QEPB as a GPIO mux option or make sure that a signal edge is not generated on the QEPB input.

### 21.4.2 eQEP Input Polarity Selection

Each eQEP input can be inverted using QDECCTL[8:5] control bits. As an example, setting the QDECCTL[QIP] bit inverts the index input.

### 21.4.3 Position-Compare Sync Output

The enhanced eQEP peripheral includes a position-compare unit that is used to generate the position-compare sync signal on compare match between the position-counter register (QPOSCNT) and the position-compare register (QPOSCMP). This sync signal can be output using an index pin or strobe pin of the EQEP peripheral.

Setting the QDECCTL[SOEN] bit enables the position-compare sync output and the QDECCTL[SPSEL] bit selects either an eQEP index pin or an eQEP strobe pin.

## 21.5 Position Counter and Control Unit (PCCU)

The position-counter and control unit provides two configuration registers (QEPCTL and QPOSCTL) for setting up position-counter operational modes, position-counter initialization/latch modes and position-compare logic for sync signal generation.

### 21.5.1 Position Counter Operating Modes

Position-counter data can be captured in different manners. In some systems, the position counter is accumulated continuously for multiple revolutions and the position-counter value provides the position information with respect to the known reference. An example of this is the quadrature encoder mounted on the motor controlling the print head in the printer. Here the position counter is reset by moving the print head to the home position and then the position counter provides absolute position information with respect to home position.

In other systems, the position counter is reset on every revolution using index pulse, and the position counter provides a rotor angle with respect to the index pulse position.

The position counter can be configured to operate in following four modes

- Position-Counter Reset on Index Event
- Position-Counter Reset on Maximum Position
- Position-Counter Reset on the first Index Event
- Position-Counter Reset on Unit Time Out Event (Frequency Measurement)

In all the above operating modes, the position counter is reset to 0 on overflow and to the QPOS MAX register value on underflow. Overflow occurs when the position counter counts up after the QPOS MAX value. Underflow occurs when the position counter counts down after 0. The Interrupt flag is set to indicate overflow/underflow in QFLG register.

**21.5.1.1 Position Counter Reset on Index Event (QEPCTL[PCRM] = 00)**


If the index event occurs during the forward movement, then the position counter is reset to 0 on the next eQEP clock. If the index event occurs during the reverse movement, then the position counter is reset to the value in the QPOS MAX register on the next eQEP clock.

The first index marker is defined as the quadrature edge following the first index edge. The eQEP peripheral records the occurrence of the first index marker (QEPSTS[FIMF]) and direction on the first index event marker (QEPSTS[FIDF]) in QEPSTS registers, the eQEP peripheral also remembers the quadrature edge on the first index marker so that same relative quadrature transition is used for index event reset operation.

For example, if the first reset operation occurs on the falling edge of QEPB during the forward direction, then all the subsequent reset must be aligned with the falling edge of QEPB for the forward rotation and on the rising edge of QEPB for the reverse rotation as shown in Figure 21-9.

The position-counter value is latched to the QPOSILAT register and direction information is recorded in the QEPSTS[QDLF] bit on every index event marker. The position-counter error flag (QEPSTS[PCEF]) and error interrupt flag (QLFLG[PCE]) are set if the latched value is not equal to 0 or QPOS MAX. The position-counter error flag (QEPSTS[PCEF]) is updated on every index event marker and an interrupt flag (QLFLG[PCE]) is set on error that can be cleared only through software.

The index event latch configuration QEPCTL[IEL] must be configured to 00 or 11 when pcrm = 0 and the position counter error flag/interrupt flag are generated only in index event reset mode. The position counter value is latched into the IPOS LAT register on every index marker.



**Figure 21-9. Position Counter Reset by Index Pulse for 1000-Line Encoder (QPOS MAX = 3999 or 0xF9F)**


**Note**

In case of a boundary condition where the time period between the Index Event and the previous QCLK edge is less than SYSCLK period, then QPOSCNT gets reset to zero or QPOS MAX in the same SYSCLK cycle and does not wait for the next QCLK edge to occur.

### 21.5.1.2 Position Counter Reset on Maximum Position (QEPCTL[PCRM] = 01)

If the position counter is equal to QPOS MAX, then the position counter is reset to 0 on the next eQEP clock for forward movement and position counter overflow flag is set. If the position counter is equal to ZERO, then the position counter is reset to QPOS MAX on the next QEP clock for reverse movement and position-counter underflow flag is set. [Figure 21-10](#) shows the position-counter reset operation in this mode.

The first index marker fields (QEPSTS[FIDF] and QEPSTS[FIMF]) are not applicable in this mode.



**Figure 21-10. Position Counter Underflow/Overflow (QPOS MAX = 4)**

### 21.5.1.3 Position Counter Reset on the First Index Event (QEPCTL[PCRM] = 10)

If the index event occurs during forward movement, then the position counter is reset to 0 on the next eQEP clock. If the index event occurs during the reverse movement, then the position counter is reset to the value in the QPOS MAX register on the next eQEP clock. Note that this is done only on the first occurrence and subsequently the position-counter value is not reset on an index event; rather, the position-counter value is reset based on the maximum position as described in [Section 21.5.1.2](#).

The first index marker fields (QEPSTS[FIDF] and QEPSTS[FIMF]) are not applicable in this mode.



### 21.5.1.4 Position Counter Reset on Unit Time-out Event (QEPCTL[PCRM] = 11)

In this mode, QPOSCNT is set to 0 or QPOMAX, depending on the direction mode selected by QDECCTL[QSRC] bits on a unit time event. This is useful for frequency measurement.

### 21.5.2 Position Counter Latch

The eQEP index and strobe input can be configured to latch the position counter (QPOSCNT) into QPOSILAT and QPOSSLAT, respectively, on occurrence of a definite event on these pins.

#### 21.5.2.1 Index Event Latch

In some applications, it is not desirable to reset the position counter on every index event and instead it can be required to operate the position counter in full 32-bit mode (QEPCTL[PCRM] = 01 and QEPCTL[PCRM] = 10 modes).

In such cases, the eQEP position counter can be configured to latch on the following events and direction information is recorded in the QEPSTS[QDLF] bit on every index event marker.

- Latch on Rising edge (QEPCTL[IEL] = 01)
- Latch on Falling edge (QEPCTL[IEL] = 10)
- Latch on Index Event Marker (QEPCTL[IEL] = 11)

This is particularly useful as an error checking mechanism to check if the position counter accumulated the correct number of counts between index events. As an example, the 1000-line encoder must count 4000 times when moving in the same direction between the index events.

The index event latch interrupt flag (QFLG[IEL]) is set when the position counter is latched to the QPOSILAT register. The index event latch configuration bits (QEPCTL[IEL]) are ignored when QEPCTL[PCRM] = 00.

#### Latch on Rising Edge (QEPCTL[IEL] = 01)

The position-counter value (QPOSCNT) is latched to the QPOSILAT register on every rising edge of an index input.

#### Latch on Falling Edge (QEPCTL[IEL] = 10)

The position-counter value (QPOSCNT) is latched to the QPOSILAT register on every falling edge of index input.

#### Latch on Index Event Marker/Software Index Marker (QEPCTL[IEL] = 11)

The first index marker is defined as the quadrature edge following the first index edge. The eQEP peripheral records the occurrence of the first index marker (QEPSTS[FIMF]) and the direction on the first index event marker (QEPSTS[FIDF]) in the QEPSTS registers. The eQEP peripheral also remembers the quadrature edge on the first index marker so that the same relative quadrature transition is used for latching the position counter (QEPCTL[IEL] = 11).

Figure 21-11 shows the position counter latch using an index event marker.




Figure 21-11. Software Index Marker for 1000-line Encoder (QEPCTL[IEL] = 1)

### 21.5.2.2 Strobe Event Latch

The position-counter value is latched to the QPOSSLAT register on the rising edge of the strobe input by clearing the QEPCTL[SEL] bit.

If the QEPCTL[SEL] bit is set, then the position-counter value is latched to the QPOSSLAT register on the rising edge of the strobe input for forward direction, and on the falling edge of the strobe input for reverse direction as shown in Figure 21-12.

The strobe event latch interrupt flag (QFLG[SEL]) is set when the position counter is latched to the QPOSSLAT register.




Figure 21-12. Strobe Event Latch (QEPCTL[SEL] = 1)

There is an added feature on Type 2.0 eQEP where position-counter value can also be latched on ADCSOCA and ADCSOCB events by configuring the register QEPSTROBESEL.STROBESEL as shown in Figure 21-13. To use the ADCSOCA/B events for the QS signal, configuration of the QEPSRCSEL.QEPSSEL to be non-zero is needed..




Figure 21-13. Latching Position Counter on ADCSOCA/ADCSOCB Event

### 21.5.3 Position Counter Initialization

The position counter can be initialized using the following events:

- Index event
- Strobe event
- Software initialization

#### Index Event Initialization (IEI)

The QEPI index input can be used to trigger the initialization of the position counter at the rising or falling edge of the index input. If the QEPCTL[IEI] bits are 10, then the position counter (QPOSCNT) is initialized with a value in the QPOSINIT register on the rising edge of index input. Conversely, if the QEPCTL[IEI] bits are 11, initialization is on the falling edge of the index input.

#### Strobe Event Initialization (SEI)

If the QEPCTL[SEI] bits are 10, then the position counter is initialized with a value in the QPOSINIT register on the rising edge of strobe input.


If QEPCTL[SEL] bits are 11, then the position counter is initialized with a value in the QPOSINIT register on the rising edge of strobe input for forward direction and on the falling edge of strobe input for reverse direction.

#### Software Initialization (SWI)

The position counter can be initialized in software by writing a 1 to the QEPCTL[SWI] bit. This bit is not automatically cleared. While the bit is still set, if a 1 is written to the bit again, the position counter is re-initialized.

### 21.5.4 eQEP Position-compare Unit

The eQEP peripheral includes a position-compare unit that is used to generate a sync output and interrupt on a position-compare match. Figure 21-14 shows a diagram. The position-compare (QPOSCMP) register is shadowed and shadow mode can be enabled or disabled using the QPOSCTL[PSSHDW] bit. If the shadow mode is not enabled, the CPU writes directly to the active position compare register.



**Figure 21-14. eQEP Position-compare Unit**


In shadow mode, you can configure the position-compare unit (QPOSCTL[PCLOAD]) to load the shadow register value into the active register on the following events, and to generate the position-compare ready (QFLG[PCR]) interrupt after loading.

- Load on compare match
- Load on position-counter zero event

The position-compare match (QFLG[PCM]) is set when the position-counter value (QPOSCNT) matches with the active position-compare register (QPOSCMP) and the position-compare sync output of the programmable pulse width is generated on compare-match to trigger an external device.


For example, if QPOSCMP = 2, the position-compare unit generates a position-compare event on 1 to 2 transitions of the eQEP position counter for forward counting direction and on 3 to 2 transitions of the eQEP position counter for reverse counting direction (see Figure 21-15).

See the register section for the layout of the eQEP Position-Compare Control Register (QPOSCTL) and description of the QPOSCTL bit fields.



**Figure 21-15. eQEP Position-compare Event Generation Points**

The pulse stretcher logic in the position-compare unit generates a programmable position-compare sync pulse output on the position-compare match. In the event of a new position-compare match while a previous position-compare pulse is still active, then the pulse stretcher generates a pulse of specified duration from the new position-compare event as shown in [Figure 21-16](#).



**Figure 21-16. eQEP Position-compare Sync Output Pulse Stretcher**

## 21.6 eQEP Edge Capture Unit

The eQEP peripheral includes an integrated edge capture unit to measure the elapsed time between the unit position events as shown in [Figure 21-17](#). This feature is typically used for low-speed measurement using the following formula:

$$v(k) = \frac{X}{t(k) - t(k - 1)} = \frac{X}{\Delta T} \quad (27)$$

where:

- X = Unit position is defined by integer multiple of quadrature edges (see [Figure 21-18](#))
- ΔT = Elapsed time between unit position events
- v(k) = Velocity at time instant "k"

The eQEP capture timer (QCTMR) runs from prescaled SYSCLKOUT and the prescaler is programmed by the QCAPCTL[CCPS] bits. The capture timer (QCTMR) value is latched into the capture period register (QCPRD) on every unit position event and then the capture timer is reset, a flag is set in QEPSTS:UPEVNT to indicate that new value is latched into the QCPRD register. Software can check this status flag before reading the period register for low speed measurement, and clear the flag by writing 1.

Time measurement (ΔT) between unit position events is correct if the following conditions are met:

- No more than 65,535 counts have occurred between unit position events.
- No direction change between unit position events.

If the QEP capture timer overflows between unit position events, then the timer sets the QEP capture overflow flag (QEPSTS[COEF]) in the status register and the QCPRDLAT register is set to 0xFFFF. If direction change occurs between the unit position events, then the error flag is set in the status register (QEPSTS[CDEF]) and the QCPRDLAT register is set to 0xFFFF.

The Capture Timer (QCTMR) and Capture Period register (QCPRD) can be configured to latch on the following events:

- CPU read of QPOSCNT register
- Unit time-out event

If the QEPCTL[QCLM] bit is cleared, then the capture timer and capture period values are latched into the QCTMRLAT and QCPRDLAT registers, respectively, when the CPU reads the position counter (QPOSCNT).

If the QEPCTL[QCLM] bit is set, then the position counter, capture timer, and capture period values are latched into the QPOSLAT, QCTMRLAT and QCPRDLAT registers, respectively, on unit time out.

[Figure 21-19](#) shows the capture unit operation along with the position counter.





Figure 21-17. eQEP Edge Capture Unit

**CAUTION**

The QCAPCTL[UPPS] prescaler cannot be modified dynamically (such as switching the unit event prescaler from QCLK/4 to QCLK/8). Doing so can result in undefined behavior. The QCAPCTL[CCPS] prescaler can be modified dynamically (such as switching CAPCLK prescaling mode from SYSCLK/4 to SYSCLK/8) only after the capture unit is disabled.



N = Number of quadrature periods selected using QCAPCTL[UPPS] bits

Figure 21-18. Unit Position Event for Low Speed Measurement (QCAPCTL[UPPS] = 0010)




Figure 21-19. eQEP Edge Capture Unit - Timing Details



Velocity calculation equation:

$$v(k) = \frac{x(k) - x(k - 1)}{T} = \frac{\Delta X}{T} \quad (28)$$

where:

- $v(k)$  = Velocity at time instant  $k$
- $x(k)$  = Position at time instant  $k$
- $x(k-1)$  = Position at time instant  $k-1$
- $T$  = Fixed unit time or inverse of velocity calculation rate
- $\Delta X$  = Incremental position movement in unit time
- $X$  = Fixed unit position
- $\Delta T$  = Incremental time elapsed for unit position movement
- $t(k)$  = Time instant " $k$ "
- $t(k-1)$  = Time instant " $k-1$ "

Unit time ( $T$ ) and unit period ( $X$ ) are configured using the QUPRD and QCAPCTL[UPPS] registers. Incremental position output and incremental time output is available in the QOSLAT and QCPRDLAT registers.

Parameter	Relevant Register to Configure or Read the Information
$T$	Unit Period Register (QUPRD)
$\Delta X$	Incremental Position = QOSLAT( $k$ ) - QOSLAT( $k-1$ )
$X$	Fixed-unit position defined by sensor resolution and QCAPCTL[UPPS] bits
$\Delta T$	Capture Period Latch (QCPRDLAT)

## 21.7 eQEP Watchdog

The eQEP peripheral contains a 16-bit watchdog timer (Figure 21-20) that monitors the quadrature clock to indicate proper operation of the motion-control system. The eQEP watchdog timer is clocked from SYSCLOCKOUT/64 and the quadrature clock event (pulse) resets the watchdog timer. If no quadrature clock event is detected until a period match ( $QWDPRD = QWDTMR$ ), then the watchdog timer times out and the watchdog interrupt flag is set ( $QFLG[WTO]$ ). The time-out value is programmable through the watchdog period register ( $QWDPRD$ ).




Figure 21-20. eQEP Watchdog Timer

## 21.8 eQEP Unit Timer Base

The eQEP peripheral includes a 32-bit timer (QUTMR) that is clocked by SYSCLOCKOUT to generate periodic interrupts for velocity calculations, see Figure 21-21. Whenever the unit timer (QUTMR) matches the unit period register (QUPRD), the eQEP peripheral resets the unit timer (QUTMR) and also generates the unit time out interrupt flag ( $QFLG[UTO]$ ). The unit timer gets reset whenever timer value equals to configured period value.

The eQEP peripheral can be configured to latch the position counter, capture timer, and capture period values on a unit time out event so that latched values are used for velocity calculation as described in Section 21.6.




Figure 21-21. eQEP Unit Timer Base

## 21.9 QMA Module

The QEP Mode Adapter (QMA) is designed to extend the C2000™ eQEP module capabilities to support the additional modes described. [Figure 21-22](#) depicts how the QMA module is integrated into the eQEP module.

At reset, by default QMA logic is bypassed and the EQEPA and EQEPB inputs from the pins go directly into the eQEP module. When QMA module is enabled by configuring the QMACTRL[MODE] register, the EQEPA and EQEPB input are processed by this module and modified version of EQEPA and EQEPB signals are sent to the eQEP module. The QMA module requires the eQEP module to be configured in the Direction-Count mode and generates a clock signal on EQEPA input and direction signal on EQEPB input as needed for the proper operation of the intended mode.

- The xCLKMOD block inside the QMA module looks at the transitions on external EQEPA and EQEPB signals to generate the clock signal on the EQEPA input to the eQEP module.
- The xDIRMOD block inside the QMA module looks at the transitions on external EQEPA and EQEPB signals to generate the direction signal on the EQEPB input to the eQEP module.

The QMA module has error detection logic to detect illegal transitions on EQEPA and EQEPB input signals. The QMA module's error and interrupt are integrated inside the eQEP module as described in [Section 21.10](#). In addition, the QMACTRL register configuration can be locked using the QMALOCK register. Refer to the register description for more details.




Figure 21-22. QMA Module Block Diagram

### 21.9.1 Modes of Operation


The QMA module can be operated in the following modes by configuring the QMACTRL register:

- QMA Mode-1 (QMACTRL[MODE] = 1)
- QMA Mode-2 (QMACTRL[MODE] = 2)

#### 21.9.1.1 QMA Mode-1 (QMACTRL[MODE] = 1)

This mode is used when the default state of EQEPA and EQEPB inputs is high. In this mode, outputs of QMA correspond to the following as shown in [Figure 21-23](#):

- EQEPA Output of QMA is the AND of EQEPA and EQEPB inputs coming from the pin
- EQEPB Output of QMA is the direction signal generated by QMA based on EQEPA and EQEPB inputs



**Figure 21-23. QMA Mode-1**

### 21.9.1.2 QMA Mode-2 (QMACTRL[MODE] = 2)

This mode is used when the default state of EQEPA and EQEPB inputs is low. In this mode, outputs of QMA correspond to the following as shown in Figure 21-24:

- EQEPA Output of QMA is the OR of EQEPA and EQEPB inputs coming from the pin
- EQEPB Output of QMA is the direction signal generated by QMA based on EQEPA and EQEPB inputs





Figure 21-24. QMA Mode-2

### 21.9.2 Interrupt and Error Generation

The error detection logic detects illegal transitions on EQEPA and EQEPB signals and generates an error signal. This error signal can be used to generate eQEP interrupt and error output. Refer to Section 21.10 for details.

## 21.10 eQEP Interrupt Structure

Figure 21-25 shows how the interrupt mechanism works in the eQEP module.



**Figure 21-25. eQEP Interrupt Generation**

Eleven interrupt events (PCE, PHE, QDC, WTO, PCU, PCO, PCR, PCM, SEL, IEL and UTO) can be generated. The interrupt control register (QEINT) is used to enable/disable individual interrupt event sources. The interrupt flag register (QFLG) indicates if any interrupt event has been latched and contains the global interrupt flag bit (INT).

An interrupt pulse is generated to PIE when:

1. Interrupt is enabled for eQEP event inside QEINT register
2. Interrupt flag for eQEP event inside QFLG register is set, and
3. Global interrupt status flag bit QFLG[INT] had been cleared for previously generated interrupt event. The interrupt service routine needs to clear the global interrupt flag bit and the serviced event, by way of the interrupt clear register (QCLR), before any other interrupt pulses are generated. If either flags inside the QFLG register are not cleared, further interrupt events do not generate an interrupt to PIE. You can force an interrupt event by way of the interrupt force register (QFRC), which is useful for test purposes.

## 21.11 Software

### 21.11.1 EQEP Registers to Driverlib Functions

**Table 21-4. EQEP Registers to Driverlib Functions**

File	Driverlib Function
<b>QPOSCNT</b>	
eqep.h	EQEP_getPosition
eqep.h	EQEP_setPosition
<b>QPOSINIT</b>	
eqep.h	EQEP_setInitialPosition
<b>QPOSMAX</b>	
eqep.h	EQEP_setPositionCounterConfig
<b>QPOSCMP</b>	
eqep.c	EQEP_setCompareConfig
<b>QPOSILAT</b>	
eqep.h	EQEP_getIndexPositionLatch
<b>QPOSSLAT</b>	
eqep.h	EQEP_getStrobePositionLatch
<b>QPOSLAT</b>	
eqep.h	EQEP_getPositionLatch
<b>QUTMR</b>	
-	
<b>QUPRD</b>	
eqep.h	EQEP_loadUnitTimer
eqep.h	EQEP_enableUnitTimer
<b>QWDTMR</b>	
eqep.h	EQEP_setWatchdogTimerValue
eqep.h	EQEP_getWatchdogTimerValue
<b>QWDPRD</b>	
eqep.h	EQEP_enableWatchdog
<b>QDECCTL</b>	
eqep.c	EQEP_setCompareConfig
eqep.c	EQEP_setInputPolarity
eqep.h	EQEP_setDecoderConfig
eqep.h	EQEP_enableDirectionChangeDuringIndex
eqep.h	EQEP_disableDirectionChangeDuringIndex
<b>QEPCCTL</b>	
eqep.h	EQEP_enableModule
eqep.h	EQEP_disableModule
eqep.h	EQEP_setPositionCounterConfig
eqep.h	EQEP_enableUnitTimer
eqep.h	EQEP_disableUnitTimer
eqep.h	EQEP_enableWatchdog
eqep.h	EQEP_disableWatchdog
eqep.h	EQEP_setPositionInitMode
eqep.h	EQEP_setSWPositionInit
eqep.h	EQEP_setLatchMode

**Table 21-4. EQEP Registers to Driverlib Functions (continued)**

File	Driverlib Function
eqep.h	EQEP_setEmulationMode
<b>QCAPCTL</b>	
eqep.h	EQEP_setCaptureConfig
eqep.h	EQEP_enableCapture
eqep.h	EQEP_disableCapture
<b>QPOSCTL</b>	
eqep.c	EQEP_setCompareConfig
eqep.h	EQEP_enableCompare
eqep.h	EQEP_disableCompare
eqep.h	EQEP_setComparePulseWidth
<b>QEINT</b>	
eqep.h	EQEP_enableInterrupt
eqep.h	EQEP_disableInterrupt
<b>QFLG</b>	
eqep.h	EQEP_getInterruptStatus
eqep.h	EQEP_getError
<b>QCLR</b>	
eqep.h	EQEP_clearInterruptStatus
<b>QFRC</b>	
eqep.h	EQEP_forceInterrupt
<b>QEPSTS</b>	
eqep.h	EQEP_getDirection
eqep.h	EQEP_getStatus
eqep.h	EQEP_clearStatus
<b>QCTMR</b>	
eqep.h	EQEP_getCaptureTimer
eqep.h	EQEP_getCaptureTimerLatch
<b>QCPRD</b>	
eqep.h	EQEP_getCapturePeriod
eqep.h	EQEP_getCapturePeriodLatch
<b>QCTMRLAT</b>	
eqep.h	EQEP_getCaptureTimerLatch
<b>QCPRDLAT</b>	
eqep.h	EQEP_getCapturePeriodLatch
<b>REV</b>	
-	
<b>QEPSTROBESEL</b>	
eqep.h	EQEP_setStrobeSource
<b>QMACTRL</b>	
eqep.h	EQEP_setQMAModuleMode
<b>QEPSRCSEL</b>	
eqep.h	EQEP_selectSource

### 21.11.2 EQEP Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:



C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/eqep

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

### 21.11.2.1 Frequency Measurement Using eQEP

FILE: eqep\_ex1\_freq\_cal.c

This example will calculate the frequency of an input signal using the eQEP module. ePWM1A is configured to generate this input signal with a frequency of 5 kHz. It will interrupt once every period and call the frequency calculation function. This example uses the IQMath library to simplify high-precision calculations.

In addition to the main example file, the following files must be included in this project:

- *eqep\_ex1\_calculation.c* - contains frequency calculation function
- *eqep\_ex1\_calculation.h* - includes initialization values for frequency structure

The configuration for this example is as follows

- Maximum frequency is configured to 10KHz (baseFreq)
- Minimum frequency is assumed at 50Hz for capture pre-scalar selection

*SPEED\_FR*: High Frequency Measurement is obtained by counting the external input pulses for 10ms (unit timer set to 100Hz).  $\lfloor \text{SPEED\_FR} = \frac{\text{Count} \Delta}{10\text{ms}} \rfloor$

*SPEED\_PR*: Low Frequency Measurement is obtained by measuring time period of input edges. Time measurement is averaged over 64 edges for better results and the capture unit performs the time measurement using pre-scaled SYSCLK.

Note that the pre-scalar for capture unit clock is selected such that the capture timer does not overflow at the required minimum frequency. This example runs indefinitely until the user stops it.

For more information about the frequency calculation see the comments at the beginning of *eqep\_ex1\_calculation.c* and the XLS file provided with the project, *eqep\_ex1\_calculation.xls*.

### 21.11.2.2 Position and Speed Measurement Using eQEP

FILE: eqep\_ex2\_pos\_speed.c

This example provides position and speed measurement using the capture unit and speed measurement using unit time out of the eQEP module. ePWM1 and a GPIO are configured to generate simulated eQEP signals. The ePWM module will interrupt once every period and call the position/speed calculation function. This example uses the IQMath library to simplify high-precision calculations.

In addition to the main example file, the following files must be included in this project:

- *eqep\_ex2\_calculation.c* - contains position/speed calculation function
- *eqep\_ex2\_calculation.h* - includes initialization values for position/speed structure

The configuration for this example is as follows

- Maximum speed is configured to 6000rpm (baseRPM)
- Minimum speed is assumed at 10rpm for capture pre-scalar selection
- Pole pair is configured to 2 (polePairs)
- Encoder resolution is configured to 4000 counts/revolution (mechScaler)
- Which means:  $4000 / 4 = 1000$  line/revolution quadrature encoder (simulated by ePWM1)
- ePWM1 (simulating QEP encoder signals) is configured for a 5kHz frequency or 300 rpm ( $= 4 * 5000 \text{ cnts/sec} * 60 \text{ sec/min} / 4000 \text{ cnts/rev}$ )

*SPEEDRPM\_FR*: High Speed Measurement is obtained by counting the QEP input pulses for 10ms (unit timer set to 100Hz).

*SPEEDRPM\_FR* = (Position Delta / 10ms) \* 60 rpm

**SPEEDRPM\_PR**: Low Speed Measurement is obtained by measuring time period of QEP edges. Time measurement is averaged over 64 edges for better results and the capture unit performs the time measurement using pre-scaled SYSCLK.

Note that the pre-scaler for capture unit clock is selected such that the capture timer does not overflow at the required minimum frequency. This example runs indefinitely until the user stops it.

For more information about the position/speed calculation see the comments at the beginning of `eqep_ex2_calculation.c` and the XLS file provided with the project, `eqep_ex2_calculation.xls`.

#### *External Connections*

- Connect GPIO20/eQEP1A to GPIO0/ePWM1A (simulates eQEP Phase A signal)
- Connect GPIO21/eQEP1B to GPIO1/ePWM1B (simulates eQEP Phase B signal)
- Connect GPIO23/eQEP1I to GPIO2 (simulates eQEP Index Signal)

#### *Watch Variables*

- `posSpeed.speedRPMFR` - Speed meas. in rpm using QEP position counter
- `posSpeed.speedRPMPR` - Speed meas. in rpm using capture unit
- `posSpeed.thetaMech` - Motor mechanical angle (Q15)
- `posSpeed.thetaElec` - Motor electrical angle (Q15)

### **21.11.2.3 Frequency Measurement Using eQEP via unit timeout interrupt**

FILE: `eqep_ex4_freq_cal_interrupt.c`

This example will calculate the frequency of an input signal using the eQEP module. ePWM1A is configured to generate this input signal with a frequency of 5 kHz. EQEP unit timeout is set which will generate an interrupt every `UNIT_PERIOD` microseconds and frequency calculation occurs continuously

The configuration for this example is as follows

- PWM frequency is specified as 5000Hz
- `UNIT_PERIOD` is specified as 10000 us
- Min frequency is  $(1/(2*10ms))$  i.e 50Hz
- Highest frequency can be  $(2^{32}/((2*10ms)))$
- Resolution of frequency measurement is 50Hz

`freq` : Frequency Measurement is obtained by counting the external input pulses for `UNIT_PERIOD` (unit timer set to 10 ms).

#### *External Connections*

- Connect GPIO20/eQEP1A to GPIO0/ePWM1A

#### *Watch Variables*

- `freq` - Frequency measurement using position counter/unit time out
- `pass` - If measured frequency matches with PWM frequency then `pass = 1` else 0

### **21.11.2.4 Motor speed and direction measurement using eQEP via unit timeout interrupt**

FILE: `eqep_ex5_speed_dir_motor.c`

This example can be used to sense the speed and direction of motor using eQEP in quadrature encoder mode. ePWM1A is configured to simulate motor encoder signals with frequency of 5 kHz on both A and B pins with 90 degree phase shift (so as to run this example without motor). EQEP unit timeout is set which will generate an interrupt every `UNIT_PERIOD` microseconds and speed calculation occurs continuously based on the direction of motor

The configuration for this example is as follows

- PWM frequency is specified as 5000Hz
- `UNIT_PERIOD` is specified as 10000 us

- Simulated quadrature signal frequency is 20000Hz (4 \* 5000)
- Encoder holes assumed as 1000
- Thus Simulated motor speed is 300rpm (5000 \* (60 / 1000))

*freq* : Simulated quadrature signal frequency measured by counting the external input pulses for UNIT\_PERIOD (unit timer set to 10 ms). *speed* : Measure motor speed in rpm *dir* : Indicates clockwise (1) or anticlockwise (-1)

*External Connections* (if motor encoder signals are simulated by ePWM)

- Connect GPIO20/eQEP1A to GPIO0/ePWM1A
- Connect GPIO21/eQEP1B to GPIO1/ePWM1B With motor
- Connect GPIO20/eQEP1A to encoder A output
- Connect GPIO21/eQEP1B to encoder B output

*Watch Variables*

- *freq* : Simulated motor frequency measurement is obtained by counting the external input pulses for UNIT\_PERIOD (unit timer set to 10 ms).
- *speed* : Measure motor speed in rpm
- *dir* : Indicates clockwise (1) or anticlockwise (-1)
- *pass* - If measured quadrature frequency matches with i.e. input quadrature frequency (4 \* PWM frequency) then pass = 1 else fail = 1 (\*\* only when "MOTOR" is commented out)

## 21.12 EQEP Registers

This Section describes the EQEP Registers.

### 21.12.1 EQEP Base Address Table

**Table 21-5. EQEP Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
EQep1Regs	<a href="#">EQEP_REGS</a>	EQEP1_BASE	0x0000_5100	YES	YES	YES	YES
EQep2Regs	<a href="#">EQEP_REGS</a>	EQEP2_BASE	0x0000_5140	YES	YES	YES	YES
EQep3Regs	<a href="#">EQEP_REGS</a>	EQEP3_BASE	0x0000_5180	YES	YES	YES	YES

### 21.12.2 EQEP\_REGS Registers

Table 21-6 lists the memory-mapped registers for the EQEP\_REGS registers. All register offset addresses not listed in Table 21-6 should be considered as reserved locations and the register contents should not be modified.

**Table 21-6. EQEP\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	QPOSCNT	Position Counter		<a href="#">Go</a>
2h	QPOSINIT	Position Counter Init		<a href="#">Go</a>
4h	QPOSMAX	Maximum Position Count		<a href="#">Go</a>
6h	QPOSCMP	Position Compare		<a href="#">Go</a>
8h	QPOSILAT	Index Position Latch		<a href="#">Go</a>
Ah	QPOSSLAT	Strobe Position Latch		<a href="#">Go</a>
Ch	QPOSLAT	Position Latch		<a href="#">Go</a>
Eh	QUTMR	QEP Unit Timer		<a href="#">Go</a>
10h	QUPRD	QEP Unit Period		<a href="#">Go</a>
12h	QWDTMR	QEP Watchdog Timer		<a href="#">Go</a>
13h	QWDPRD	QEP Watchdog Period		<a href="#">Go</a>
14h	QDECCTL	Quadrature Decoder Control		<a href="#">Go</a>
15h	QEPCTL	QEP Control		<a href="#">Go</a>
16h	QCAPCTL	Quadrature Capture Control		<a href="#">Go</a>
17h	QPOSCTL	Position Compare Control		<a href="#">Go</a>
18h	QEINT	QEP Interrupt Control		<a href="#">Go</a>
19h	QFLG	QEP Interrupt Flag		<a href="#">Go</a>
1Ah	QCLR	QEP Interrupt Clear		<a href="#">Go</a>
1Bh	QFRC	QEP Interrupt Force		<a href="#">Go</a>
1Ch	QEPSTS	QEP Status		<a href="#">Go</a>
1Dh	QCTMR	QEP Capture Timer		<a href="#">Go</a>
1Eh	QCPRD	QEP Capture Period		<a href="#">Go</a>
1Fh	QCTMRLAT	QEP Capture Latch		<a href="#">Go</a>
20h	QCPRDLAT	QEP Capture Period Latch		<a href="#">Go</a>
30h	REV	QEP Revision Number		<a href="#">Go</a>
32h	QEPSTROBESEL	QEP Strobe select register		<a href="#">Go</a>
34h	QMACTRL	QMA Control register		<a href="#">Go</a>
36h	QEPRCSEL	QEP Source Select Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 21-7 shows the codes that are used for access types in this section.

**Table 21-7. EQEP\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear

**Table 21-7. EQEP\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 21.12.2.1 QPOSCNT Register (Offset = 0h) [Reset = 0000000h]

QPOSCNT is shown in [Figure 21-26](#) and described in [Table 21-8](#).

Return to the [Summary Table](#).

Position Counter

**Figure 21-26. QPOSCNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSCNT																															
R/W-0h																															

**Table 21-8. QPOSCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSCNT	R/W	0h	Position Counter This 32-bit position counter register counts up/down on every eQEP pulse based on direction input. This counter acts as a position integrator whose count value is proportional to position from a give reference point. This Register acts as a Read ONLY register while counter is counting up/down. Note: It is recommended to only write to the position counter register (QPOSCNT) during initialization, i.e. when the eQEP position counter is disabled (QPEN bit of QEPCNTL is zero). Once the position counter is enabled (QPEN bit is one), writing to the eQEP position counter register (QPOSCNT) may cause unexpected results. Reset type: SYSRStn

### 21.12.2.2 QPOSINIT Register (Offset = 2h) [Reset = 0000000h]

QPOSINIT is shown in [Figure 21-27](#) and described in [Table 21-9](#).

Return to the [Summary Table](#).

Position Counter Init

**Figure 21-27. QPOSINIT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSINIT																															
R/W-0h																															

**Table 21-9. QPOSINIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSINIT	R/W	0h	Position Counter Init This register contains the position value that is used to initialize the position counter based on external strobe or index event. The position counter can be initialized through software. Writes to this register should always be full 32-bit writes. Reset type: SYSRSn

### 21.12.2.3 QPOSMAX Register (Offset = 4h) [Reset = 0000000h]

QPOSMAX is shown in [Figure 21-28](#) and described in [Table 21-10](#).

Return to the [Summary Table](#).

Maximum Position Count

**Figure 21-28. QPOSMAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSMAX																															
R/W-0h																															

**Table 21-10. QPOSMAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSMAX	R/W	0h	Maximum Position Count This register contains the maximum position counter value. Writes to this register should always be full 32-bit writes. Reset type: SYSRSn



### 21.12.2.4 QPOSCMP Register (Offset = 6h) [Reset = 0000000h]

QPOSCMP is shown in [Figure 21-29](#) and described in [Table 21-11](#).

Return to the [Summary Table](#).

Position Compare

**Figure 21-29. QPOSCMP Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSCMP																															
R/W-0h																															

**Table 21-11. QPOSCMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSCMP	R/W	0h	Position Compare The position-compare value in this register is compared with the position counter (QPOSCNT) to generate sync output and/or interrupt on compare match. Writes to this register should always be full 32-bit writes. Reset type: SYSRSn

### 21.12.2.5 QPOSILAT Register (Offset = 8h) [Reset = 00000000h]

QPOSILAT is shown in [Figure 21-30](#) and described in [Table 21-12](#).

Return to the [Summary Table](#).

Index Position Latch

**Figure 21-30. QPOSILAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSILAT																															
R-0h																															

**Table 21-12. QPOSILAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSILAT	R	0h	Index Position Latch The position-counter value is latched into this register on an index event as defined by the QEPCCTL[IEL] bits. Reset type: SYSRSn

### 21.12.2.6 QPOSSLAT Register (Offset = Ah) [Reset = 0000000h]

QPOSSLAT is shown in [Figure 21-31](#) and described in [Table 21-13](#).

Return to the [Summary Table](#).

Strobe Position Latch

**Figure 21-31. QPOSSLAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSSLAT																															
R-0h																															

**Table 21-13. QPOSSLAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSSLAT	R	0h	Strobe Position Latch The position-counter value is latched into this register on a strobe event as defined by the QEPCTL[SEL] bits. Reset type: SYSRSn

### 21.12.2.7 QPOSLAT Register (Offset = Ch) [Reset = 0000000h]

QPOSLAT is shown in [Figure 21-32](#) and described in [Table 21-14](#).

Return to the [Summary Table](#).

Position Latch

**Figure 21-32. QPOSLAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSLAT																															
R-0h																															

**Table 21-14. QPOSLAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSLAT	R	0h	Position Latch The position-counter value is latched into this register on a unit time out event. Reset type: SYSRSn

### 21.12.2.8 QUTMR Register (Offset = Eh) [Reset = 0000000h]

QUTMR is shown in [Figure 21-33](#) and described in [Table 21-15](#).

Return to the [Summary Table](#).

QEP Unit Timer

**Figure 21-33. QUTMR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QUTMR																															
R/W-0h																															

**Table 21-15. QUTMR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QUTMR	R/W	0h	QEP Unit Timer This register acts as time base for unit time event generation. When this timer value matches the unit time period value a unit time event is generated. Writes to this register should always be full 32-bit writes. Reset type: SYSRSn

### 21.12.2.9 QUPRD Register (Offset = 10h) [Reset = 0000000h]

QUPRD is shown in [Figure 21-34](#) and described in [Table 21-16](#).

Return to the [Summary Table](#).

QEP Unit Period

**Figure 21-34. QUPRD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QUPRD																															
R/W-0h																															

**Table 21-16. QUPRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QUPRD	R/W	0h	QEP Unit Period This register contains the period count for the unit timer to generate periodic unit time events. These events latch the eQEP position information at periodic intervals and optionally generate an interrupt. Writes to this register should always be full 32-bit writes. Reset type: SYSRSn

**21.12.2.10 QWDTMR Register (Offset = 12h) [Reset = 0000h]**

QWDTMR is shown in [Figure 21-35](#) and described in [Table 21-17](#).

Return to the [Summary Table](#).

QEP Watchdog Timer

**Figure 21-35. QWDTMR Register**

15	14	13	12	11	10	9	8
QWDTMR							
R/W-0h							
7	6	5	4	3	2	1	0
QWDTMR							
R/W-0h							

**Table 21-17. QWDTMR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	QWDTMR	R/W	0h	QEP Watchdog Timer This register acts as time base for the watchdog to detect motor stalls. When this timer value matches with the watchdog's period value a watchdog timeout interrupt is generated. This register is reset upon edge transition in quadrature-clock indicating the motion. Reset type: SYSRSn

### 21.12.2.11 QWDPRD Register (Offset = 13h) [Reset = 0000h]

QWDPRD is shown in [Figure 21-36](#) and described in [Table 21-18](#).

Return to the [Summary Table](#).

QEP Watchdog Period

**Figure 21-36. QWDPRD Register**

15	14	13	12	11	10	9	8
QWDPRD							
R/W-0h							
7	6	5	4	3	2	1	0
QWDPRD							
R/W-0h							

**Table 21-18. QWDPRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	QWDPRD	R/W	0h	QEP Watchdog Period This register contains the time-out count for the eQEP peripheral watch dog timer. When the watchdog timer value matches the watchdog period value, a watchdog timeout interrupt is generated. Reset type: SYSRSn



### 21.12.2.12 QDECCTL Register (Offset = 14h) [Reset = 0000h]

QDECCTL is shown in [Figure 21-37](#) and described in [Table 21-19](#).

Return to the [Summary Table](#).

Quadrature Decoder Control

**Figure 21-37. QDECCTL Register**

15	14	13	12	11	10	9	8
QSRC		SOEN	SPSEL	XCR	SWAP	IGATE	QAP
R/W-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
QBP	QIP	QSP	RESERVED				QIDIRE
R/W-0h	R/W-0h	R/W-0h	R-0h				R/W-0h

**Table 21-19. QDECCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	QSRC	R/W	0h	Position-counter source selection Reset type: SYSRSn 0h (R/W) = Quadrature count mode (QCLK = iCLK, QDIR = iDIR) 1h (R/W) = Direction-count mode (QCLK = xCLK, QDIR = xDIR) 2h (R/W) = UP count mode for frequency measurement (QCLK = xCLK, QDIR = 1) 3h (R/W) = DOWN count mode for frequency measurement (QCLK = xCLK, QDIR = 0)
13	SOEN	R/W	0h	Sync output-enable Reset type: SYSRSn 0h (R/W) = Disable position-compare sync output 1h (R/W) = Enable position-compare sync output
12	SPSEL	R/W	0h	Sync output pin selection Reset type: SYSRSn 0h (R/W) = Index pin is used for sync output 1h (R/W) = Strobe pin is used for sync output
11	XCR	R/W	0h	External Clock Rate Reset type: SYSRSn 0h (R/W) = 2x resolution: Count the rising/falling edge 1h (R/W) = 1x resolution: Count the rising edge only
10	SWAP	R/W	0h	CLK/DIR Signal Source for Position Counter Reset type: SYSRSn 0h (R/W) = Quadrature-clock inputs are not swapped 1h (R/W) = Quadrature-clock inputs are swapped
9	IGATE	R/W	0h	Index pulse gating option Reset type: SYSRSn 0h (R/W) = Disable gating of Index pulse 1h (R/W) = Gate the index pin with strobe
8	QAP	R/W	0h	QEPA input polarity Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Negates QEPA input
7	QBP	R/W	0h	QEPB input polarity Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Negates QEPB input
6	QIP	R/W	0h	QEPI input polarity Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Negates QEPI input

**Table 21-19. QDECCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	QSP	R/W	0h	QEPS input polarity Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Negates QEPS input
4-1	RESERVED	R	0h	Reserved
0	QIDIRE	R/W	0h	0 - Compatible mode, Behavior same as existing devices 1 - Enhancement for Direction change during Index will be enabled: On QEPI direction change, the incoming posedge of QA can erroneously update/reset the position counter of the eQEP. This bit only needs to be enabled if the application requires a direction change occurring at the same time as an incoming QEPI signal, or when erroneous PC resets are observed. Reset type: SYSRSn

### 21.12.2.13 QEPCNTL Register (Offset = 15h) [Reset = 0000h]

QEPCNTL is shown in [Figure 21-38](#) and described in [Table 21-20](#).

Return to the [Summary Table](#).

QEP Control

**Figure 21-38. QEPCNTL Register**

15	14	13	12	11	10	9	8
FREE_SOFT		PCRM		SEI		IEI	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
SWI	SEL	IEL		QPEN	QCLM	UTE	WDE
R/W-0h	R/W-0h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 21-20. QEPCNTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	FREE_SOFT	R/W	0h	<p>Emulation mode</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = QPOSCNT behavior Position counter stops immediately on emulation suspend</p> <p>0h (R/W) = QWDTMR behavior Watchdog counter stops immediately</p> <p>0h (R/W) = QUTMR behavior Unit timer stops immediately</p> <p>0h (R/W) = QCTMR behavior Capture Timer stops immediately</p> <p>1h (R/W) = QPOSCNT behavior Position counter continues to count until the rollover</p> <p>1h (R/W) = QWDTMR behavior Watchdog counter counts until WD period match roll over</p> <p>1h (R/W) = QUTMR behavior Unit timer counts until period rollover</p> <p>1h (R/W) = QCTMR behavior Capture Timer counts until next unit period event</p> <p>2h (R/W) = QPOSCNT behavior Position counter is unaffected by emulation suspend</p> <p>2h (R/W) = QWDTMR behavior Watchdog counter is unaffected by emulation suspend</p> <p>2h (R/W) = QUTMR behavior Unit timer is unaffected by emulation suspend</p> <p>2h (R/W) = QCTMR behavior Capture Timer is unaffected by emulation suspend</p> <p>3h (R/W) = Same as FREE_SOFT_2</p>
13-12	PCRM	R/W	0h	<p>Position counter reset</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Position counter reset on an index event</p> <p>1h (R/W) = Position counter reset on the maximum position</p> <p>2h (R/W) = Position counter reset on the first index event</p> <p>3h (R/W) = Position counter reset on a unit time event</p>
11-10	SEI	R/W	0h	<p>Strobe event initialization of position counter</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Does nothing (action disabled)</p> <p>1h (R/W) = Does nothing (action disabled)</p> <p>2h (R/W) = Initializes the position counter on rising edge of the QEPS signal</p> <p>3h (R/W) = Clockwise Direction: Initializes the position counter on the rising edge of QEPS strobe</p> <p>Counter Clockwise Direction: Initializes the position counter on the falling edge of QEPS strobe</p>

**Table 21-20. QEPCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	IEI	R/W	0h	Index event init of position count Reset type: SYSRSn 0h (R/W) = Do nothing (action disabled) 1h (R/W) = Do nothing (action disabled) 2h (R/W) = Initializes the position counter on the rising edge of the QEPI signal (QPOSCNT = QPOSINIT) 3h (R/W) = Initializes the position counter on the falling edge of QEPI signal (QPOSCNT = QPOSINIT)
7	SWI	R/W	0h	Software init position counter Reset type: SYSRSn 0h (R/W) = Do nothing (action disabled) 1h (R/W) = Initialize position counter (QPOSCNT=QPOSINIT). This bit is not cleared automatically
6	SEL	R/W	0h	Strobe event latch of position counter Reset type: SYSRSn 0h (R/W) = The position counter is latched on the rising edge of QEPS strobe (QPOSSLAT = POSCCNT). Latching on the falling edge can be done by inverting the strobe input using the QSP bit in the QDECCTL register 1h (R/W) = Clockwise Direction: Position counter is latched on rising edge of QEPS strobe Counter Clockwise Direction: Position counter is latched on falling edge of QEPS strobe
5-4	IEL	R/W	0h	Index event latch of position counter (software index marker) Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Latches position counter on rising edge of the index signal 2h (R/W) = Latches position counter on falling edge of the index signal 3h (R/W) = Software index marker. Latches the position counter and quadrature direction flag on index event marker. The position counter is latched to the QPOSILAT register and the direction flag is latched in the QEPSTS[QDLF] bit. This mode is useful for software index marking.
3	QPEN	R/W	0h	Quadrature position counter enable/software reset Reset type: SYSRSn 0h (R/W) = Reset the eQEP peripheral internal operating flags/read-only registers. Control/configuration registers are not disturbed by a software reset. When QPEN is disabled, some flags in the QFLG register do not get reset or cleared and show the actual state of that flag. 1h (R/W) = eQEP position counter is enabled
2	QCLM	R/W	0h	QEP capture latch mode Reset type: SYSRSn 0h (R/W) = Latch on position counter read by CPU. Capture timer and capture period values are latched into QCTMRLAT and QCPRDLAT registers when CPU reads the QPOSCNT register. 1h (R/W) = Latch on unit time out. Position counter, capture timer and capture period values are latched into QPOSILAT, QCTMRLAT and QCPRDLAT registers on unit time out.
1	UTE	R/W	0h	QEP unit timer enable Reset type: SYSRSn 0h (R/W) = Disable eQEP unit timer 1h (R/W) = Enable unit timer
0	WDE	R/W	0h	QEP watchdog enable Reset type: SYSRSn 0h (R/W) = Disable the eQEP watchdog timer 1h (R/W) = Enable the eQEP watchdog timer

### 21.12.2.14 QCAPCTL Register (Offset = 16h) [Reset = 0000h]

QCAPCTL is shown in [Figure 21-39](#) and described in [Table 21-21](#).

Return to the [Summary Table](#).

Quadrature Capture Control

**Figure 21-39. QCAPCTL Register**

15	14	13	12	11	10	9	8
CEN	RESERVED						
R/W-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED	CCPS			UPPS			
R-0h		R/W-0h			R/W-0h		

**Table 21-21. QCAPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	CEN	R/W	0h	Enable eQEP capture Reset type: SYSRSn 0h (R/W) = eQEP capture unit is disabled 1h (R/W) = eQEP capture unit is enabled
14-7	RESERVED	R	0h	Reserved
6-4	CCPS	R/W	0h	eQEP capture timer clock prescaler Reset type: SYSRSn 0h (R/W) = CAPCLK = SYSCLKOUT/1 1h (R/W) = CAPCLK = SYSCLKOUT/2 2h (R/W) = CAPCLK = SYSCLKOUT/4 3h (R/W) = CAPCLK = SYSCLKOUT/8 4h (R/W) = CAPCLK = SYSCLKOUT/16 5h (R/W) = CAPCLK = SYSCLKOUT/32 6h (R/W) = CAPCLK = SYSCLKOUT/64 7h (R/W) = CAPCLK = SYSCLKOUT/128
3-0	UPPS	R/W	0h	Unit position event prescaler Reset type: SYSRSn 0h (R/W) = UPEVNT = QCLK/1 1h (R/W) = UPEVNT = QCLK/2 2h (R/W) = UPEVNT = QCLK/4 3h (R/W) = UPEVNT = QCLK/8 4h (R/W) = UPEVNT = QCLK/16 5h (R/W) = UPEVNT = QCLK/32 6h (R/W) = UPEVNT = QCLK/64 7h (R/W) = UPEVNT = QCLK/128 8h (R/W) = UPEVNT = QCLK/256 9h (R/W) = UPEVNT = QCLK/512 Ah (R/W) = UPEVNT = QCLK/1024 Bh (R/W) = UPEVNT = QCLK/2048 Ch (R/W) = Reserved Dh (R/W) = Reserved Eh (R/W) = Reserved Fh (R/W) = Reserved

### 21.12.2.15 QPOSCTL Register (Offset = 17h) [Reset = 0000h]

QPOSCTL is shown in [Figure 21-40](#) and described in [Table 21-22](#).

Return to the [Summary Table](#).

Position Compare Control

**Figure 21-40. QPOSCTL Register**

15	14	13	12	11	10	9	8
PCSHDW	PCLOAD	PCPOL	PCE	PCSPW			
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h			
7	6	5	4	3	2	1	0
PCSPW							
R/W-0h							

**Table 21-22. QPOSCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	PCSHDW	R/W	0h	Position compare of shadow enable Reset type: SYSRSn 0h (R/W) = Shadow disabled, load Immediate 1h (R/W) = Shadow enabled
14	PCLOAD	R/W	0h	Position compare of shadow load Reset type: SYSRSn 0h (R/W) = Load on QPOSCNT = 0 1h (R/W) = Load when QPOSCNT = QPOSCMP
13	PCPOL	R/W	0h	Polarity of sync output Reset type: SYSRSn 0h (R/W) = Active HIGH pulse output 1h (R/W) = Active LOW pulse output
12	PCE	R/W	0h	Position compare enable/disable Reset type: SYSRSn 0h (R/W) = Disable position compare unit 1h (R/W) = Enable position compare unit
11-0	PCSPW	R/W	0h	Select-position-compare sync output pulse width Reset type: SYSRSn 0h (R/W) = 1 * 4 * SYSCLKOUT cycles 1h (R/W) = 2 * 4 * SYSCLKOUT cycles FFFh (R/W) = 4096 * 4 * SYSCLKOUT cycles

### 21.12.2.16 QEINT Register (Offset = 18h) [Reset = 0000h]

QEINT is shown in [Figure 21-41](#) and described in [Table 21-23](#).

Return to the [Summary Table](#).

QEP Interrupt Control

**Figure 21-41. QEINT Register**

15	14	13	12	11	10	9	8
RESERVED			QMAE	UTO	IEL	SEL	PCM
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
PCR	PCO	PCU	WTO	QDC	QPE	PCE	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

**Table 21-23. QEINT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	QMAE	R/W	0h	QMA Error Interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
11	UTO	R/W	0h	Unit time out interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
10	IEL	R/W	0h	Index event latch interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
9	SEL	R/W	0h	Strobe event latch interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
8	PCM	R/W	0h	Position-compare match interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
7	PCR	R/W	0h	Position-compare ready interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
6	PCO	R/W	0h	Position counter overflow interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
5	PCU	R/W	0h	Position counter underflow interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
4	WTO	R/W	0h	Watchdog time out interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled

**Table 21-23. QEINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	QDC	R/W	0h	Quadrature direction change interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
2	QPE	R/W	0h	Quadrature phase error interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
1	PCE	R/W	0h	Position counter error interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
0	RESERVED	R	0h	Reserved



### 21.12.2.17 QFLG Register (Offset = 19h) [Reset = 0000h]

QFLG is shown in [Figure 21-42](#) and described in [Table 21-24](#).

Return to the [Summary Table](#).

QEP Interrupt Flag

**Figure 21-42. QFLG Register**

15	14	13	12	11	10	9	8
RESERVED			QMAE	UTO	IEL	SEL	PCM
R-0h			R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
PCR	PCO	PCU	WTO	QDC	PHE	PCE	INT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 21-24. QFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	QMAE	R	0h	QMA Error interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Interrupt was generated
11	UTO	R	0h	Unit time out interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Set by eQEP unit timer period match
10	IEL	R	0h	Index event latch interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set after latching the QPOSCNT to QPOSILAT
9	SEL	R	0h	Strobe event latch interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set after latching the QPOSCNT to QPOSSLAT
8	PCM	R	0h	eQEP compare match event interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set on position-compare match
7	PCR	R	0h	Position-compare ready interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set after transferring the shadow register value to the active position compare register
6	PCO	R	0h	Position counter overflow interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set on position counter overflow.
5	PCU	R	0h	Position counter underflow interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set on position counter underflow.
4	WTO	R	0h	Watchdog timeout interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Set by watchdog timeout

**Table 21-24. QFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	QDC	R	0h	Quadrature direction change interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Interrupt was generated
2	PHE	R	0h	Quadrature phase error interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Set on simultaneous transition of QEPA and QEPB
1	PCE	R	0h	Position counter error interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Position counter error
0	INT	R	0h	Global interrupt status flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Interrupt was generated

### 21.12.2.18 QCLR Register (Offset = 1Ah) [Reset = 0000h]

QCLR is shown in [Figure 21-43](#) and described in [Table 21-25](#).

Return to the [Summary Table](#).

QEP Interrupt Clear

**Figure 21-43. QCLR Register**

15	14	13	12	11	10	9	8
RESERVED			QMAE	UTO	IEL	SEL	PCM
R-0h			R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
PCR	PCO	PCU	WTO	QDC	PHE	PCE	INT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 21-25. QCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	QMAE	R-0/W1S	0h	Clear QMA Error interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
11	UTO	R-0/W1S	0h	Clear unit time out interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
10	IEL	R-0/W1S	0h	Clear index event latch interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
9	SEL	R-0/W1S	0h	Clear strobe event latch interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
8	PCM	R-0/W1S	0h	Clear eQEP compare match event interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
7	PCR	R-0/W1S	0h	Clear position-compare ready interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
6	PCO	R-0/W1S	0h	Clear position counter overflow interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
5	PCU	R-0/W1S	0h	Clear position counter underflow interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
4	WTO	R-0/W1S	0h	Clear watchdog timeout interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag

**Table 21-25. QCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	QDC	R-0/W1S	0h	Clear quadrature direction change interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
2	PHE	R-0/W1S	0h	Clear quadrature phase error interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
1	PCE	R-0/W1S	0h	Clear position counter error interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
0	INT	R-0/W1S	0h	Global interrupt clear flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag

### 21.12.2.19 QFRC Register (Offset = 1Bh) [Reset = 0000h]

QFRC is shown in [Figure 21-44](#) and described in [Table 21-26](#).

Return to the [Summary Table](#).

QEP Interrupt Force

**Figure 21-44. QFRC Register**

15	14	13	12	11	10	9	8
RESERVED			QMAE	UTO	IEL	SEL	PCM
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
PCR	PCO	PCU	WTO	QDC	PHE	PCE	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

**Table 21-26. QFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	QMAE	R/W	0h	Force QMA error interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
11	UTO	R/W	0h	Force unit time out interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
10	IEL	R/W	0h	Force index event latch interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
9	SEL	R/W	0h	Force strobe event latch interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
8	PCM	R/W	0h	Force position-compare match interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
7	PCR	R/W	0h	Force position-compare ready interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
6	PCO	R/W	0h	Force position counter overflow interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
5	PCU	R/W	0h	Force position counter underflow interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
4	WTO	R/W	0h	Force watchdog time out interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt

**Table 21-26. QFRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	QDC	R/W	0h	Force quadrature direction change interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
2	PHE	R/W	0h	Force quadrature phase error interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
1	PCE	R/W	0h	Force position counter error interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
0	RESERVED	R	0h	Reserved

### 21.12.2.20 QEPSTS Register (Offset = 1Ch) [Reset = 0000h]

QEPSTS is shown in [Figure 21-45](#) and described in [Table 21-27](#).

Return to the [Summary Table](#).

QEP Status

**Figure 21-45. QEPSTS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
UPEVNT	FIDF	QDF	QDLF	COEF	CDEF	FIMF	PCEF
R/W1C-0h	R-0h	R-0h	R-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R-0h

**Table 21-27. QEPSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	UPEVNT	R/W1C	0h	Unit position event flag Reset type: SYSRSn 0h (R/W) = No unit position event detected 1h (R/W) = Unit position event detected. Write 1 to clear
6	FIDF	R	0h	Direction on the first index marker Status of the direction is latched on the first index event marker. Reset type: SYSRSn 0h (R/W) = Counter-clockwise rotation (or reverse movement) on the first index event 1h (R/W) = Clockwise rotation (or forward movement) on the first index event
5	QDF	R	0h	Quadrature direction flag Reset type: SYSRSn 0h (R/W) = Counter-clockwise rotation (or reverse movement) 1h (R/W) = Clockwise rotation (or forward movement)
4	QDLF	R	0h	eQEP direction latch flag Reset type: SYSRSn 0h (R/W) = Counter-clockwise rotation (or reverse movement) on index event marker 1h (R/W) = Clockwise rotation (or forward movement) on index event marker
3	COEF	R/W1C	0h	Capture overflow error flag Reset type: SYSRSn 0h (R/W) = Overflow has not occurred. 1h (R/W) = Overflow occurred in eQEP Capture timer (QEPCTMR). This bit is cleared by writing a '1'.
2	CDEF	R/W1C	0h	Capture direction error flag Reset type: SYSRSn 0h (R/W) = Capture direction error has not occurred. 1h (R/W) = Direction change occurred between the capture position event. This bit is cleared by writing a '1'.
1	FIMF	R/W1C	0h	First index marker flag Reset type: SYSRSn 0h (R/W) = First index pulse has not occurred. 1h (R/W) = Set by first occurrence of index pulse. This bit is cleared by writing a '1'.

**Table 21-27. QEPSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	PCEF	R	0h	Position counter error flag. This bit is not sticky and it is updated for every index event. Reset type: SYSRSn 0h (R/W) = No error occurred during the last index transition 1h (R/W) = Position counter error



**21.12.2.21 QCTMR Register (Offset = 1Dh) [Reset = 0000h]**

QCTMR is shown in [Figure 21-46](#) and described in [Table 21-28](#).

Return to the [Summary Table](#).

QEP Capture Timer

**Figure 21-46. QCTMR Register**

15	14	13	12	11	10	9	8
QCTMR							
R/W-0h							
7	6	5	4	3	2	1	0
QCTMR							
R/W-0h							

**Table 21-28. QCTMR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	QCTMR	R/W	0h	This register provides time base for edge capture unit. Reset type: SYSRSn

### 21.12.2.22 QCPRD Register (Offset = 1Eh) [Reset = 0000h]

QCPRD is shown in [Figure 21-47](#) and described in [Table 21-29](#).

Return to the [Summary Table](#).

QEP Capture Period

**Figure 21-47. QCPRD Register**

15	14	13	12	11	10	9	8
QCPRD							
R/W-0h							
7	6	5	4	3	2	1	0
QCPRD							
R/W-0h							

**Table 21-29. QCPRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	QCPRD	R/W	0h	This register holds the period count value between the last successive eQEP position events Reset type: SYSRSn

**21.12.2.23 QCTMRLAT Register (Offset = 1Fh) [Reset = 0000h]**

QCTMRLAT is shown in [Figure 21-48](#) and described in [Table 21-30](#).

Return to the [Summary Table](#).

QEP Capture Latch

**Figure 21-48. QCTMRLAT Register**

15	14	13	12	11	10	9	8
QCTMRLAT							
R-0h							
7	6	5	4	3	2	1	0
QCTMRLAT							
R-0h							

**Table 21-30. QCTMRLAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	QCTMRLAT	R	0h	The eQEP capture timer value can be latched into this register on two events viz., unit timeout event, reading the eQEP position counter. Reset type: SYSRSn

**21.12.2.24 QCPRDLAT Register (Offset = 20h) [Reset = 0000h]**

QCPRDLAT is shown in [Figure 21-49](#) and described in [Table 21-31](#).

Return to the [Summary Table](#).

QEP Capture Period Latch

**Figure 21-49. QCPRDLAT Register**

15	14	13	12	11	10	9	8
QCPRDLAT							
R-0h							
7	6	5	4	3	2	1	0
QCPRDLAT							
R-0h							

**Table 21-31. QCPRDLAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	QCPRDLAT	R	0h	eQEP capture period value can be latched into this register on two events viz., unit timeout event, reading the eQEP position counter. Reset type: SYSRSn

**21.12.2.25 REV Register (Offset = 30h) [Reset = 0000009h]**

REV is shown in [Figure 21-50](#) and described in [Table 21-32](#).

Return to the [Summary Table](#).

QEP Revision Number

**Figure 21-50. REV Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED										MINOR			MAJOR		
R-0-0h										R-1h			R-1h		

**Table 21-32. REV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5-3	MINOR	R	1h	This field specifies the Minor Revision number for the eQEP IP. Reset type: N/A
2-0	MAJOR	R	1h	This field specifies the Major Revision number for the eQEP IP. Reset type: N/A

**21.12.2.26 QEPSTROBESEL Register (Offset = 32h) [Reset = 0000000h]**

 QEPSTROBESEL is shown in [Figure 21-51](#) and described in [Table 21-33](#).

 Return to the [Summary Table](#).

QEP Strobe select register

**Figure 21-51. QEPSTROBESEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						STROBESEL	
R-0-0h						R/W-0h	

**Table 21-33. QEPSTROBESEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1-0	STROBESEL	R/W	0h	Strobe source select: Reset type: SYSRSn 0h (R/W) = QEP Strobe after polarity mux 1h (R/W) = QEP Strobe after polarity mux 2h (R/W) = QEP Strobe after polarity mux ORed with ADCSOCA 3h (R/W) = QEP Strobe after polarity mux ORed with ADCSOCB

**21.12.2.27 QMACTRL Register (Offset = 34h) [Reset = 0000000h]**

QMACTRL is shown in [Figure 21-52](#) and described in [Table 21-34](#).

Return to the [Summary Table](#).

QMA Control register

**Figure 21-52. QMACTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													MODE		
R-0-0h													R/W-0h		

**Table 21-34. QMACTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2-0	MODE	R/W	0h	Select Mode for QMA mode: 000 : QMA Module is bypassed. 001 : QMA Mode-1 operation selected 010 : QMA Mode-2 operation selected 011 : QMA Module is bypassed (reserved) 1xx : QMA Module is bypassed (reserved) Reset type: SYSRSn

**21.12.2.28 QEPSRCSEL Register (Offset = 36h) [Reset = 0000000h]**

 QEPSRCSEL is shown in [Figure 21-53](#) and described in [Table 21-35](#).

 Return to the [Summary Table](#).

QEP Source Select Register

**Figure 21-53. QEPSRCSEL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QEPSSEL				QEPISEL				QEPBSEL				QEPASEL			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 21-35. QEPSRCSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-12	QEPSSEL	R/W	0h	QEP Strobe source select: 0x0: From device Pins (Default). Others: Tied to zero. Reset type: SYSRSn
11-8	QEPISEL	R/W	0h	QEP Index source select: 0x0: Device Pin (Default) 0x1: CMPSS1.CTRIPH 0x2: CMPSS2_LITE.CTRIPH 0x3: CMPSS3_LITE.CTRIPH 0x4: CMPSS4_LITE.CTRIPH 0x5: RSVD 0x6: RSVD 0x7: RSVD 0x8: RSVD 0x9: PWMXBAR.1 0xA: PWMXBAR.2 0xB: PWMXBAR.3 0xC: PWMXBAR.4 0xD: PWMXBAR.5 0xE: PWMXBAR.6 0xF: PWMXBAR.7 Note: eQEP needs to be disabled before configuring these bits as it can lead to unexpected behavior if eQEP is running. Reset type: SYSRSn



**Table 21-35. QEPSRCSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-4	QEPBSEL	R/W	0h	<p>QEPB source select:</p> <p>0x0: Device Pin (Default)</p> <p>0x1: CMPSS1.CTRIPH</p> <p>0x2: CMPSS2_LITE.CTRIPH</p> <p>0x3: CMPSS3_LITE.CTRIPH</p> <p>0x4: CMPSS4_LITE.CTRIPH</p> <p>0x5: RSVD</p> <p>0x6: RSVD</p> <p>0x7: RSVD</p> <p>0x8: RSVD</p> <p>0x9: PWMXBAR.1</p> <p>0xA:PWMXBAR.2</p> <p>0xB:PWMXBAR.3</p> <p>0xC:PWMXBAR.4</p> <p>0xD:PWMXBAR.5</p> <p>0xE:PWMXBAR.6</p> <p>0xF:PWMXBAR.7</p> <p>Note: eQEP needs to be disabled before configuring these bits as it can lead to unexpected behavior if eQEP is running.</p> <p>Reset type: SYSRSn</p>
3-0	QEPASEL	R/W	0h	<p>QEPA source select:</p> <p>0x0: Device Pin (Default)</p> <p>0x1: CMPSS1.CTRIPH</p> <p>0x2: CMPSS2_LITE.CTRIPH</p> <p>0x3: CMPSS3_LITE.CTRIPH</p> <p>0x4: CMPSS4_LITE.CTRIPH</p> <p>0x5: RSVD</p> <p>0x6: RSVD</p> <p>0x7: RSVD</p> <p>0x8: RSVD</p> <p>0x9: PWMXBAR.1</p> <p>0xA:PWMXBAR.2</p> <p>0xB:PWMXBAR.3</p> <p>0xC:PWMXBAR.4</p> <p>0xD:PWMXBAR.5</p> <p>0xE:PWMXBAR.6</p> <p>0xF:PWMXBAR.7</p> <p>Note: eQEP needs to be disabled before configuring these bits as it can lead to unexpected behavior if eQEP is running.</p> <p>Reset type: SYSRSn</p>

## Chapter 22

# Serial Peripheral Interface (SPI)

---



This chapter describes the serial peripheral interface (SPI) which is a high-speed synchronous serial input and output (I/O) port that allows a serial bit stream of programmed length (one to 16 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The SPI is normally used for communications between the MCU controller and external peripherals or another controller. Typical applications include external I/O or peripheral expansion using devices such as shift registers, display drivers, and analog-to-digital converters (ADCs). Multi-device communications are supported by the controller or peripheral operation of the SPI. The port supports a 16-level, receive and transmit FIFO for reducing CPU servicing overhead.

<b>22.1 Introduction</b> .....	<b>2771</b>
<b>22.2 System-Level Integration</b> .....	<b>2773</b>
<b>22.3 SPI Operation</b> .....	<b>2777</b>
<b>22.4 Programming Procedure</b> .....	<b>2788</b>
<b>22.5 Software</b> .....	<b>2794</b>
<b>22.6 SPI Registers</b> .....	<b>2798</b>

## 22.1 Introduction

### 22.1.1 Features

The SPI module features include:

- SPIPOCI: SPI peripheral-output/controller-input pin
- SPIPICO: SPI peripheral-input/controller-output pin
- SPIPTE : SPI peripheral transmit-enable pin
- SPICLK: SPI serial-clock pin

---

#### Note

All four pins can be used as GPIO if the SPI module is not used.

---

- Two operational modes: Controller and Peripheral
- Baud rate: 125 different programmable rates. The maximum baud rate that can be employed is limited by the maximum speed of the I/O buffers used on the SPI pins. See the device data sheet for more details.
- Data word length: 1 to 16 data bits
- Four clocking schemes (controlled by clock polarity and clock phase bits) include:
  - Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
  - Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
  - Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
  - Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the rising edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
- Simultaneous receive and transmit operation (transmit function can be disabled in software)
- Transmitter and receiver operations are accomplished through either interrupt- driven or polled algorithm
- 16-level transmit/receive FIFO
- DMA support
- High-speed mode
- Delayed transmit control
- 3-wire SPI mode
- SPIPTE inversion for digital audio interface receive mode on devices with two SPI modules

### 22.1.2 SPI Related Collateral

#### Foundational Materials

- [C2000 Academy - SPI](#)
- [KeyStone Architecture Serial Peripheral Interface \(SPI\)](#)

#### Getting Started Materials

- [SPI: Microcontroller overview](#) (Video)

### 22.1.3 Block Diagram

Figure 22-1 shows the SPI CPU interfaces.




Figure 22-1. SPI CPU Interface

## 22.2 System-Level Integration

This section describes the various functionality that is applicable to the device integration. These features require configuration of other modules in the device that are not within the scope of this chapter.

### 22.2.1 SPI Module Signals

[Table 22-1](#) classifies and provides a summary of the SPI module signals.

**Table 22-1. SPI Module Signal Summary**

Signal Name	Description
<b>External Signals</b>	
SPICLK	SPI clock
SPIPICO	SPI peripheral in, controller out
SPIPOCI	SPI peripheral out, controller in
$\overline{\text{SPIPTE}}$	SPI peripheral transmit enable
<b>Control</b>	
SPI Clock Rate	LSPCLK
<b>Interrupt Signals</b>	
SPIINT/SPIRXINT	Transmit interrupt/ Receive Interrupt in non FIFO mode (referred to as SPIINT) Receive interrupt in FIFO mode
SPITXINT	Transmit interrupt in FIFO mode
<b>DMA Triggers</b>	
SPITXDMA	Transmit request to DMA
SPIRXDMA	Receive request to DMA

### Special Considerations

The  $\overline{\text{SPIPTE}}$  signal provides the ability to gate any spurious clock and data pulses when the SPI is in peripheral mode. A HIGH logic signal on  $\overline{\text{SPIPTE}}$  does not allow the peripheral to receive data. This prevents the SPI peripheral from losing synchronization with the controller. TI does not recommend that the  $\overline{\text{SPIPTE}}$  always be tied to the active state.

If the SPI peripheral does ever lose synchronization with the controller, toggling SPISWRESET resets the internal bit counter as well as the various status flags in the module. By resetting the bit counter, the SPI interprets the next clock transition as the first bit of a new transmission. The register bit fields that are reset by SPISWRESET are found in [Section 22.6](#).

### Configuring a GPIO to Emulate $\overline{\text{SPIPTE}}$

In many systems, a SPI controller can be connected to multiple SPI peripherals using multiple instances of  $\overline{\text{SPIPTE}}$ . Though this SPI module does not natively support multiple  $\overline{\text{SPIPTE}}$  signals, it is possible to emulate this behavior in software using GPIOs. In this configuration, the SPI must be configured as the controller. Rather than using the GPIO Mux to select  $\overline{\text{SPIPTE}}$ , the application can configure pins to be GPIO outputs, one GPIO per SPI peripheral. Before transmitting any data, the application can drive the desired GPIO to the active state. Immediately after the transmission has been completed, the GPIO chip select can be driven to the inactive state. This process can be repeated for many peripherals that share the SPICLK, SPIPICO, and SPIPOCI lines.

### 22.2.2 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pullups can be configured in the GPyPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

#### 22.2.2.1 GPIOs Required for High-Speed Mode

To enable the high-speed enhancements, set SPICCR.HS\_MODE to 1. Make sure that the capacitive loading on the pin does not exceed the value stated in the device data sheet.

When not operating in high-speed mode or if the capacitive loading on the pins exceed the value stated in the device data sheet, SPICCR.HS\_MODE can be set to 0.

### 22.2.3 SPI Interrupts

This section includes information on the available interrupts present in the SPI module. The SPI module contains two interrupt lines: SPIINT/SPIRXINT and SPITXINT. When the SPI is operating in non-FIFO mode, all available interrupts are routed together to generate the single SPIINT interrupt. When FIFO mode is used, both SPIRXINT and SPITXINT can be generated.

#### SPIINT/SPIRXINT

When the SPI is operating in non-FIFO mode, the interrupt generated is called SPIINT. If FIFO enhancements are enabled, the interrupt is called SPIRXINT. These interrupts share the same interrupt vector in the Peripheral Interrupt Expansion (PIE) block.

In non-FIFO mode, two conditions can trigger an interrupt: a transmission is complete (INT\_FLAG), or there is overrun in the receiver (OVERRUN\_FLAG). Both of these conditions share the same interrupt vector: SPIINT.

The transmission complete flag (INT\_FLAG) indicates that the SPI has completed sending or receiving the last bit and is ready to be serviced. At the same time this bit is set, the received character is placed in the receiver buffer (SPIRXBUF). The INT\_FLAG generates an interrupt on the SPIINT vector if the SPIINTENA bit is set.

The receiver overrun flag (OVERRUN\_FLAG) indicates that a transmit or receive operation has completed before the previous character has been read from the buffer. The OVERRUN\_FLAG generates an interrupt on the SPIINT vector if the OVERRUNINTENA bit is set and OVERRUN\_FLAG was previously cleared.

In FIFO mode, the SPI can interrupt the CPU upon a match condition between the current receive FIFO status (RXFFST) and the receive FIFO interrupt level (RXFFIL). If RXFFST is greater than or equal to RXFFIL, the receive FIFO interrupt flag (RXFFINT) is set. SPIRXINT is triggered in the PIE block, if RXFFINT is set and the receive FIFO interrupt is enabled (RXFFIENA = 1).

#### SPITXINT

The SPITXINT interrupt is not available when the SPI is operating in non-FIFO mode.

In FIFO mode, the SPITXINT behavior is similar to the SPIRXINT. SPITXINT is generated upon a match condition between the current transmit FIFO status (TXFFST) and the transmit FIFO interrupt level (TXFFIL). If TXFFST is less than or equal to TXFFIL, the transmit FIFO interrupt flag (TXFFINT) is set. SPITXINT is triggered in the PIE block, if TXFFINT is set and the transmit FIFO interrupt is enabled in the SPI module (TXFFIENA = 1).

[Figure 22-2](#) and [Table 22-2](#) show how these control bits influence the SPI interrupt generation.




Figure 22-2. SPI Interrupt Flags and Enable Logic Generation

Table 22-2. SPI Interrupt Flag Modes

FIFO Options	SPI Interrupt Source	Interrupt Flags	Interrupt Enables	FIFO Enable (SPIFFENA)	Interrupt Line <sup>(1)</sup>
SPI without FIFO	Receive overrun	RXOVRN	OVRNINTENA	0	SPIRXINT
	Data receive	SPIINT	SPIINTENA	0	SPIRXINT
	Transmit empty	SPIINT	SPIINTENA	0	SPIRXINT
SPI FIFO mode	FIFO receive	RXFFIL	RXFFIENA	1	SPIRXINT
	Transmit empty	TXFFIL	TXFFIENA	1	SPITXINT

(1) In non-FIFO mode, SPIRXINT is the same name as the SPIINT interrupt in C28x devices.


### 22.2.4 DMA Support

Both the CPU and DMA have access to the SPI data registers using the internal peripheral bus. This access is limited to 16-bit register reads and writes. Each SPI module can generate two DMA events, SPITXDMA and SPIRXDMA. The DMA events are controlled by configuring the SPIFFTX.TXFFIL and SPIFFRX.RXFFIL appropriately. SPITXDMA activates when TXFFST is less than the interrupt level (TXFFIL). SPIRXDMA activates when RXFFST is greater than or equal to the interrupt level (RXFFIL).

The SPI must have FIFO enhancements enabled for the DMA triggers to be generated.

For more information on configuring the SPI for DMA transfers, refer to [Section 22.3.8](#).

[Figure 22-3](#) is a block diagram showing the DMA trigger generation from the SPI module.



**Figure 22-3. SPI DMA Trigger Diagram**



## 22.3 SPI Operation

This section describes the various modes of operation of the SPI. Included are explanations of the operational modes, interrupts, data format, clock sources, and initialization. Typical timing diagrams for data transfers are given.

### 22.3.1 Introduction to Operation

Figure 22-4 shows typical connections of the SPI for communications between two controllers: a controller and a peripheral.

The controller transfers data by sending the SPICLK signal. For both the peripheral and the controller, data is shifted out of the shift registers on one edge of the SPICLK and latched into the shift register on the opposite SPICLK clock edge. If the CLK\_PHASE bit is high, data is transmitted and received a half-cycle before the SPICLK transition. As a result, both controllers send and receive data simultaneously. The application software determines whether the data is meaningful or dummy. There are three possible methods for data transmission:

- Controller sends data; peripheral sends dummy data.
- Controller sends data; peripheral sends data.
- Controller sends dummy data; peripheral sends data.

The controller can initiate data transfer at any time because the controller controls the SPICLK signal. The software, however, determines how the controller detects when the peripheral is ready to broadcast data.

The SPI operates in controller or peripheral mode. The CONTROLLER\_PERIPHERAL bit selects the operating mode and the source of the SPICLK signal.




Figure 22-4. SPI Controller/Peripheral Connection

### 22.3.2 Controller Mode

In controller mode (CONTROLLER\_PERIPHERAL = 1), the SPI provides the serial clock on the SPICLK pin for the entire serial communications network. Data is output on the SPIPICO pin and latched from the SPIPOCI pin.

The SPIBRR register determines both the transmit and receive bit transfer rate for the network. SPIBRR can select 125 different data transfer rates.

Data written to SPIDAT or SPITXBUF initiates data transmission on the SPIPICO pin, MSB (most-significant bit) first. Simultaneously, received data is shifted through the SPIPOCI pin into the LSB (least-significant bit) of SPIDAT. When the selected number of bits has been transmitted, the received data is transferred to the SPIRXBUF (buffered receiver) for the CPU to read. Data is stored right-justified in SPIRXBUF.

When the specified number of data bits has been shifted through SPIDAT, the following events occur:

- SPIDAT contents are transferred to SPIRXBUF.
- INT\_FLAG bit is set to 1.
- If there is valid data in the transmit buffer SPITXBUF, as indicated by the transmit buffer full flag (BUFFULL\_FLAG), this data is transferred to SPIDAT and is transmitted; otherwise, SPICLK stops after all bits have been shifted out of SPIDAT.
- If the SPIINTENA bit is set to 1, an interrupt is asserted.

In a typical application, the  $\overline{\text{SPIPTE}}$  pin serves as a chip-enable pin for a SPI peripheral device. This pin is driven low by the controller before transmitting data to the peripheral and is taken high after the transmission is complete.

[Figure 22-5](#) is a block diagram of the SPI in controller mode. The block diagram shows the basic control blocks available in SPI controller mode.




Figure 22-5. SPI Module Controller Configuration

### 22.3.3 Peripheral Mode

In peripheral mode (`CONTROLLER_PERIPHERAL = 0`), data shifts out on the SPIOCI pin and in on the SPIPICO pin. The SPICLK pin is used as the input for the serial shift clock, which is supplied from the external network controller. The transfer rate is defined by this clock. The SPICLK input frequency can be no greater than the LSPCLK frequency divided by 4.

Data written to SPIDAT or SPITXBUF is transmitted to the network when appropriate edges of the SPICLK signal are received from the network controller. A character written to the SPITXBUF register is copied to the SPIDAT register when all bits of the current character in SPIDAT have been shifted out. If no character was previously copied to SPIDAT, then any character written to SPITXBUF is immediately copied to SPIDAT. If a character was previously copied to SPIDAT, any data written to SPITXBUF is not copied to SPIDAT until the current character in SPIDAT has been shifted out. To receive data, the SPI waits for the network controller to send the SPICLK signal and then shifts the data on the SPIPICO pin into SPIDAT. If data is to be transmitted by the peripheral simultaneously, and SPIDAT has not been previously loaded, the character must be written to SPITXBUF before the beginning of the SPICLK signal.

When the TALK bit is cleared, data transmission is disabled, and the output line (SPIOCI) is put into the high-impedance state. If this occurs while a transmission is active, the current character is completely transmitted even though SPIOCI is forced into the high-impedance state. This makes sure that the SPI is still able to

receive incoming data correctly. This TALK bit allows many peripheral devices to be tied together on the network, but only one peripheral at a time is allowed to drive the SPIPOCI line.

The  $\overline{\text{SPIPTE}}$  pin operates as the peripheral-select pin. An active-low signal on the  $\overline{\text{SPIPTE}}$  pin allows the peripheral SPI to transfer data to the serial data line; an inactive-high signal causes the peripheral SPI serial shift register to stop and the serial output pin to be put into the high-impedance state. This allows many peripheral devices to be tied together on the network, although only one peripheral device is selected at a time.

Figure 22-6 is a block diagram of the SPI in peripheral mode. The block diagram shows the basic control blocks available in SPI peripheral mode.




Figure 22-6. SPI Module Peripheral Configuration

### 22.3.4 Data Format

The four-bit SPICHR register field specifies the number of bits in the data character (1 to 16). This information directs the state control logic to count the number of bits received or transmitted to determine when a complete character has been processed.

The following statements apply to characters with fewer than 16 bits:

- Data must be left-justified when written to SPIDAT and SPITXBUF.
- Data read back from SPIRXBUF is right-justified.
- SPIRXBUF contains the most recently received character, right-justified, plus any bits that remain from previous transmission(s) that have been shifted to the left (shown in [Example 22-1](#)).

#### Example 22-1. Transmission of Bit from SPIRXBUF

Conditions:

1. Transmission character length = 1 bit (specified in SPICHR bits)
2. The current value of SPIDAT = 737Bh

SPIDAT (before transmission)																	
	0	1	1	1	0	0	1	1	0	1	1	1	1	0	1	1	
SPIDAT (after transmission)																	
(TXed) 0 ←	1	1	1	0	0	1	1	0	1	1	1	1	0	1	1	x <sup>(1)</sup>	← (RXed)
SPIRXBUF (after transmission)																	
	1	1	1	0	0	1	1	0	1	1	1	1	0	1	1	x <sup>(1)</sup>	

(1) x = 1, if SPIPOCI data is high; x = 0, if SPIPOCI data is low; controller mode is assumed.

### 22.3.5 Baud Rate Selection

The SPI module supports 125 different baud rates and four different clock schemes. Depending on whether the SPI clock is in peripheral or controller mode, the SPICLK pin can receive an external SPI clock signal or provide the SPI clock signal, respectively.

- In the peripheral mode, the SPI clock is received on the SPICLK pin from the external source and can be no greater than the LSPCLK frequency divided by 4.
- In the controller mode, the SPI clock is generated by the SPI and is output on the SPICLK pin and can be no greater than the LSPCLK frequency divided by 4.

#### Note

The baud rate must be configured to not exceed the maximum rated GPIO toggle frequency. Refer to the device data sheet for the maximum GPIO toggle frequency.

[Example 22-2](#) shows how to determine the SPI baud rates.

[Example 22-3](#) shows how to calculate the baud rate of the SPI module in standard SPI mode (`HS_MODE = 0`).

#### Example 22-2. Baud Rate Determination

For SPIBRR = 3 to 127:

$$\text{SPI Baud Rate} = \frac{\text{LSPCLK}}{(\text{SPIBRR} + 1)}$$

For SPIBRR = 0, 1, or 2:

$$\text{SPI Baud Rate} = \frac{\text{LSPCLK}}{4}$$

where:

LSPCLK = Low-speed peripheral clock frequency of the device

SPIBRR = Contents of the SPIBRR in the controller SPI device

To determine what value to load into SPIBRR, you must know the device system clock (LSPCLK) frequency (that is device-specific) and the baud rate at which you are operating.

#### Example 22-3. Baud Rate Calculation in Non-High Speed Mode (`HS_MODE = 0`)

$$\begin{aligned} \text{SPI Baud Rate} &= \frac{\text{LSPCLK}}{\text{SPIBRR} + 1} \quad \text{LSPCLK} = 50 \text{ MHz} \\ &= \frac{50 \times 10^6}{3 + 1} \\ &= 12.5 \text{ Mbps} \end{aligned}$$

### 22.3.6 SPI Clocking Schemes

The clock polarity select bit (CLKPOLARITY) and the clock phase select bit (CLK\_PHASE) control four different clocking schemes on the SPICLK pin. CLKPOLARITY selects the active edge, either rising or falling, of the clock. CLK\_PHASE selects a half-cycle delay of the clock. The four different clocking schemes are:


- Falling Edge Without Delay. The SPI transmits data on the falling edge of the SPICLK and receives data on the rising edge of the SPICLK.
- Falling Edge With Delay. The SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
- Rising Edge Without Delay. The SPI transmits data on the rising edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
- Rising Edge With Delay. The SPI transmits data one half-cycle ahead of the rising edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.

The selection procedure for the SPI clocking scheme is shown in [Table 22-3](#). Examples of these four clocking schemes relative to transmitted and received data are shown in [Figure 22-7](#).

**Table 22-3. SPI Clocking Scheme Selection Guide**

SPICLK Scheme	CLKPOLARITY <sup>(1)</sup>	CLK_PHASE <sup>(1)</sup>
Rising edge without delay	0	0
Rising edge with delay	0	1
Falling edge without delay	1	0
Falling edge with delay	1	1


(1) The description of CLK\_PHASE and CLKPOLARITY differs between manufacturers. For proper operation, select the desired waveform to determine the clock phase and clock polarity settings.



**Note:** Previous data bit

**Figure 22-7. SPICLK Signal Options**

SPICLK symmetry is retained only when the result of  $(SPIBRR + 1)$  is an even value. When  $(SPIBRR + 1)$  is an odd value and SPIBRR is greater than 3, SPICLK becomes asymmetrical. The low pulse of SPICLK is one LSPCLK cycle longer than the high pulse when CLKPOLARITY bit is clear (0). When CLKPOLARITY bit is set to 1, the high pulse of the SPICLK is one LSPCLK cycle longer than the low pulse, as shown in [Figure 22-8](#).



**Figure 22-8. SPI: SPICLK-LSPCLK Characteristic when  $(BRR + 1)$  is Odd,  $BRR > 3$ , and CLKPOLARITY = 1**

### 22.3.7 SPI FIFO Description

The following steps explain the FIFO features and help with programming the SPI FIFOs:

1. **Reset.** At reset the SPI powers up in standard SPI mode and the FIFO function is disabled. The FIFO registers SPIFFTX, SPIFFRX and SPIFFCT remain inactive.
2. **Standard SPI.** The standard 28x SPI mode works with SPIINT/SPIRXINT as the interrupt source.
3. **Mode change.** FIFO mode is enabled by setting the SPIFFENA bit to 1 in the SPIFFTX register. SPIRST can reset the FIFO mode at any stage of the operation.
4. **Active registers.** All the SPI registers and SPI FIFO registers SPIFFTX, SPIFFRX, and SPIFFCT are active.
5. **Interrupts.** FIFO mode has two interrupts: one for the transmit FIFO, SPITXINT; one for the receive FIFO, SPIRXINT. SPIRXINT is the common interrupt for SPI FIFO receive, receive error and receive FIFO overflow conditions. The single SPIINT for both transmit and receive sections of the standard SPI are disabled and this interrupt is serviced as SPI receive FIFO interrupt. For more information, refer to [Section 22.2.3](#).
6. **Buffers.** Transmit and receive buffers are each supplemented with a 16-word FIFO. The one-word transmit buffer (SPITXBUF) of the standard SPI functions as a transition buffer between the transmit FIFO and shift register. The one-word transmit buffer is loaded from transmit FIFO only after the last bit of the shift register is shifted out.
7. **Delayed transfer.** The rate at which transmit words in the FIFO are transferred to transmit shift register is programmable. The SPIFFCT register bits (7–0) FFTXDLY7–FFTXDLY0 define the delay between the word transfer. The delay is defined in number SPI serial clock cycles. The 8-bit register can define a minimum delay of 0 SPICLK cycles and a maximum of 255 SPICLK cycles. With zero delay, the SPI module can transmit data in continuous mode with the FIFO words shifting out back to back. With the 255 clock delay, the SPI module can transmit data in a maximum delayed mode with the FIFO words shifting out with a delay of 255 SPICLK cycles between each words. The programmable delay facilitates glueless interface to various slow SPI peripherals, such as EEPROMs, ADC, DAC, and so on.
8. **FIFO status bits.** Both transmit and receive FIFOs have status bits TXFFST or RXFFST that define the number of words available in the FIFOs at any time. The transmit FIFO reset bit (TXFIFO) and receive reset bit (RXFIFO) reset the FIFO pointers to zero when these bits are set to 1. The FIFOs resume operation from start once these bits are cleared to zero.
9. **Programmable interrupt levels.** Both transmit and receive FIFOs can generate CPU interrupts and DMA triggers. The transmit interrupt (SPITXINT) is generated whenever the transmit FIFO status bits (TXFFST) match (less than or equal to) the interrupt trigger level bits (TXFFIL). The receive interrupt (SPIRXINT) is generated whenever the receive FIFO status bits (RXFFST) match (greater than or equal to) the interrupt trigger level RXFFIL. This provides a programmable interrupt trigger for transmit and receive sections of the SPI. The default value for these trigger level bits is 0x11111 for receive FIFO and 0x00000 for transmit FIFO, respectively.



### 22.3.8 SPI DMA Transfers

#### 22.3.8.1 Transmitting Data Using SPI with DMA

When using the DMA with the TX FIFO, the DMA Burst Size (DMA\_BURST\_SIZE) must be no greater than 16 - TXFFIL, to prevent the DMA from writing to an already full FIFO. This leads to data loss and is not recommended.

For complete data transmission, follow these steps:

1. Calculate the total number of words to be transmitted. [NUM\_WORDS]
2. Decide the transmit FIFO level. [TXFFIL]
3. Calculate the total number of DMA transfers. [DMA\_TRANSFER\_SIZE]
4. Calculate the size of the DMA Burst. [DMA\_BURST\_SIZE]
5. Configure DMA using calculated values.
6. Configure SPI with FIFO using the calculated values.

To transfer 128 words to SPI using the DMA:

NUM\_WORDS: 128

TXFFIL: 8

DMA\_TRANSFER\_SIZE:  $(\text{NUM\_WORDS} / (16 - \text{TXFFIL})) - 1 = (128/8) - 1 = 15$  (16 transfers)

DMA\_BURST\_SIZE:  $(16 - \text{TXFFIL}) - 1 = (16 - 8) - 1 = 7$  (8 words per burst)

---

#### Note

Avoid setting TXFFIL to 0h or 10h to make sure of proper DMA configuration.

---

#### 22.3.8.2 Receiving Data Using SPI with DMA

When using the DMA with the RX FIFO, the DMA Burst Size (BURST\_SIZE) must be no greater than RXFFIL to prevent the DMA from reading from an empty FIFO. To make sure that the DMA correctly receives all data from the RX FIFO, the DMA Burst Size can equal RXFFIL and also be an integer divisor of the total number of SPI transmissions.

For complete data reception, follow these steps:

1. Calculate the total number of words to be received. [NUM\_WORDS]
2. Calculate the necessary FIFO level [RXFFIL]
3. Calculate the total number of DMA transfers. [DMA\_TRANSFER\_SIZE]
4. Calculate the size of the DMA Burst. [DMA\_BURST\_SIZE]
5. Configure DMA using the calculated values.
6. Configure SPI with FIFO using the calculated values.

To receive 200 words from SPI using the DMA:

NUM\_WORDS = 200

RXFFIL: 4

DMA\_TRANSFER\_SIZE:  $(\text{NUM\_WORDS} / \text{RXFFIL}) - 1 = (200/4) - 1 = 49$  (50 transfers)

DMA\_BURST\_SIZE = RXFFIL - 1 = 3 (4 words per burst)

---

#### Note

Avoid setting RXFFIL to 0h to make sure proper DMA configuration.

---

### 22.3.9 SPI High-Speed Mode

The SPI module is capable of reaching full-duplex communication speeds up to LSPCLK/4 (where LSPCLK equals SYSCLK). For the maximum rated speed, refer to the device data sheet.

To achieve the maximum full-duplex speeds, the following restrictions are placed on the design:

- Single controller to single peripheral configuration is supported.
- Loading on the pins must not exceed the value stated in the device data sheet.

When configuring the GPIOs to support high-speed mode, refer to [Section 22.2.2.1](#) for more information.

### 22.3.10 SPI 3-Wire Mode Description

SPI 3-wire mode allows for SPI communication over three pins instead of the normal four pins.

In controller mode, if the TRIWIRE bit is set, enabling 3-wire SPI mode, SPIPICOx becomes the bi-directional SPICOCIx (SPI controller out, controller in) pin, and SPIPOCix is no longer used by the SPI. In peripheral mode, if the TRIWIRE bit is set, SPIPOCix becomes the bi-directional SPIPIPOx (SPI peripheral in, peripheral out) pin, and SPIPICOx is no longer used by the SPI.

[Table 22-4](#) indicates the pin function differences between 3-wire and 4-wire SPI mode for a controller and peripheral SPI.


**Table 22-4. 4-wire versus 3-wire SPI Pin Functions**

4-wire SPI	3-wire SPI (Controller)	3-wire SPI (Peripheral)
SPICLKx	SPICLKx	SPICLKx
SPISTEx	SPISTEx	SPISTEx
SPIPICOx	SPICOCIx	Free
SPIPOCix	Free	SPIPIPOx

Because in 3-wire mode, the receive and transmit paths within the SPI are connected, any data transmitted by the SPI module is also received. The application software must take care to perform a dummy read to clear the SPI data register of the additional received data.

The TALK bit plays an important role in 3-wire SPI mode. The bit must be set to transmit data and cleared prior to reading data. In controller mode, to initiate a read, the application software must write dummy data to the SPI data register (SPIDAT or SPIRXBUF) while the TALK bit is cleared (no data is transmitted out the SPICOCi pin) before reading from the data register.

[Figure 22-9](#) and [Figure 22-10](#) illustrate 3-wire controller and peripheral mode.



**Figure 22-9. SPI 3-wire Controller Mode**




Figure 22-10. SPI 3-wire Peripheral Mode

Table 22-5 indicates how data is received or transmitted in the various SPI modes while the TALK bit is set or cleared.

Table 22-5. 3-Wire SPI Pin Configuration

Pin Mode	SPIPRI[TRIWIRE]	SPICTL[TALK]	SPIPICO	SPIPOCI
<b>Controller Mode</b>				
4-wire	0	X	TX	RX
3-pin mode	1	0	RX	Disconnect from SPI
		1	TX/RX	
<b>Peripheral Mode</b>				
4-wire	0	X	RX	TX
3-pin mode	1	0	Disconnect from SPI	RX
		1		TX/RX

## 22.4 Programming Procedure

This section describes the procedure for configuring the SPI for the various modes of operation.

### 22.4.1 Initialization Upon Reset

A system reset forces the SPI peripheral into the following default configuration:

- Unit is configured as a peripheral module (CONTROLLER\_PERIPHERAL = 0)
- Transmit capability is disabled (TALK = 0)
- Data is latched at the input on the falling edge of the SPICLK signal
- Character length is assumed to be one bit
- SPI interrupts are disabled
- Data in SPIDAT is reset to 0000h

### 22.4.2 Configuring the SPI

This section describes the procedure in which to configure the SPI module for operation. To prevent unwanted and unforeseen events from occurring during or as a result of initialization changes, clear the SPISWRESET bit before making initialization changes, and then set this bit after initialization is complete. While the SPI is held in reset (SPISWRESET = 0), configuration can be changed in any order. The following list shows the SPI configuration procedure in a logical order. However, the SPI registers can be written with single 16-bit writes, so the order is not required with the exception of SPISWRESET.

---

#### Note

Do not change the SPI configuration when communication is in progress.

---

To change the SPI configuration:

1. Clear the SPI Software Reset bit (SPISWRESET) to 0 to force the SPI to the reset state.
2. Configure the SPI as desired:
  - Select either controller or peripheral mode (CONTROLLER\_PERIPHERAL).
  - Choose SPICLK polarity and phase (CLKPOLARITY and CLK\_PHASE).
  - Set the desired baud rate (SPIBRR).
  - Set the SPI character length (SPICHR).
  - Clear the SPI Flags (OVERRUN\_FLAG, INT\_FLAG).
  - Enable  $\overline{\text{SPIPTE}}$  inversion (STEINV), if needed.
  - Enable 3-wire mode (TRIWIRE), if needed.
  - If using FIFO enhancements:
    - Enable the FIFO enhancements (SPIFFENA).
    - Clear the FIFO Flags (TXFFINTCLR, RXFFOVFCLR, and RXFFINTCLR).
    - Release transmit and receive FIFO resets (TXFIFO and RXFIFORESET).
    - Release SPI FIFO channels from reset (SPIRST).
3. If interrupts are used:
  - In non-FIFO mode, enable the receiver overrun and/or SPI interrupts (OVERRUNINTENA and SPIINTENA).
  - In FIFO mode, set the transmit and receive interrupt levels (TXFFIL and RXFFIL) then enable the interrupts (TXFFIENA and RXFFIENA).
4. Set SPISWRESET to 1 to release the SPI from the reset state.

### 22.4.3 Configuring the SPI for High-Speed Mode

To achieve the maximum rated speeds, the following settings must be made. This example assumes that the device is operating at 100MHz.

Set LSPCLK equal to SYSCLK:

```
ClkCfgRegs.LOSPCP.bit.LSPCLKDIV = 0;
```

Select the appropriate Pin Mux options in GPIO\_CTRL\_REGS.

During the SPI configuration procedure:

Set HS\_MODE to 1.

```
SPIARegs.SPICCR.bit.HS_MODE = 0x1;
```

Set SPIBRR to 3.  $SPICLK = LSPCLK / (SPIBRR + 1) = 25\text{MHz}$

```
SPIARegs.SPIBRR = 0x3;
```


There are no other differences in the configuration from normal SPI operation. Sending and receiving data, DMA operation, and interrupts operates without change.

### 22.4.4 Data Transfer Example

The timing diagram shown in [Figure 22-11](#) shows an SPI data transfer between two devices using a character length of five bits with the SPICLK being symmetrical.

The timing diagram with SPICLK asymmetrical ([Figure 22-8](#)) shares similar characterizations with [Figure 22-11](#) except that the data transfer is one LSPCLK cycle longer per bit during the low pulse (CLKPOLARITY = 0) or during the high pulse (CLKPOLARITY = 1) of the SPICLK.

[Figure 22-11](#) is applicable for 8-bit SPI only and is not for C28x devices that are capable of working with 16-bit data. The figure is shown for illustrative purposes only.



- A. Peripheral writes 0D0h to SPIDAT and waits for the controller to shift out the data.
- B. Controller sets the peripheral SPIPTE signal low (active).
- C. Controller writes 058h to SPIDAT, which starts the transmission procedure.
- D. First byte is finished and sets the interrupt flags.
- E. Peripheral reads 0Bh from the SPIRXBUF (right-justified).
- F. Peripheral writes 04Ch to SPIDAT and waits for the controller to shift out the data.
- G. Controller writes 06Ch to SPIDAT, which starts the transmission procedure.
- H. Controller reads 01Ah from the SPIRXBUF (right-justified).
- I. Second byte is finished and sets the interrupt flags.
- J. Controller reads 89h and the peripheral reads 8Dh from the respective SPIRXBUF. After the user software masks off the unused bits, the controller receives 09h and the peripheral receives 0Dh.
- K. Controller clears the peripheral SPIPTE signal high (inactive).

**Figure 22-11. Five Bits per Character**

### 22.4.5 SPI 3-Wire Mode Code Examples

In addition to the normal SPI initialization, to configure the SPI module for 3-wire mode, the TRIWIRE bit (SPIPRI.0) must be set to 1. After initialization, there are several considerations to take into account when transmitting and receiving data in 3-wire controller and peripheral mode. The following examples demonstrate these considerations.

In 3-wire controller mode, SPICLKx,  $\overline{\text{SPIPTEx}}$ , and SPIPICOx pins must be configured as SPI pins (SPIPOCIx pin can be configured as non-SPI pin). When the controller transmits, the controller receives the data the controller transmits (because SPIPICOx and SPIPOCIx are connected internally in 3-wire mode). Therefore, the junk data received must be cleared from the receive buffer every time data is transmitted.

#### Example 22-4. 3-Wire Controller Mode Transmit

```

uint16 data;
uint16 dummy;
SpiRegs.SPICTL.bit.TALK = 1;           // Enable Transmit path
SpiRegs.SPITXBUF = data; // Controller transmits data
while(SpiRegs.SPISTS.bit.INT_FLAG !=1) {} // waits until data rx'd
dummy = SpiRegs.SPIRXBUF;             // Clears junk data because
                                       // rx'd same data as tx'd

```

To receive data in 3-wire controller mode, the controller must clear the TALK (SPICTL.1) bit to 0 to close the transmit path and then transmit dummy data to initiate the transfer from the peripheral. Because the TALK bit is 0, unlike in transmit mode, the controller dummy data does not appear on the SPIPICOx pin, and the controller does not receive the dummy data. Instead, the data from the peripheral is received by the controller.

#### Example 22-5. 3-Wire Controller Mode Receive

```

uint16 rdata;
uint16 dummy;
SpiRegs.SPICTL.bit.TALK = 0;           // Disable Transmit path
SpiRegs.SPITXBUF = dummy;             // Send dummy to start tx
// NOTE: because TALK = 0, data does not tx onto SPIPICOA pin
while(SpiRegs.SPISTS.bit.INT_FLAG !=1) {} // wait until data received
rdata = SpiRegs.SPIRXBUF;             // Controller reads data

```

In 3-wire peripheral mode, SPICLKx, SPISTEx, and SPIPOCIx pins must be configured as SPI pins (SPIPICOx pin can be configured as non-SPI pin). Like in controller mode, when transmitting, the peripheral receives the data transmitted and must clear this junk data from the receive buffer.

#### Example 22-6. 3-Wire Peripheral Mode Transmit

```

uint16 data;
uint16 dummy;
SpiRegs.SPICTL.bit.TALK = 1;           // Enable Transmit path
SpiRegs.SPITXBUF = data;             // Peripheral transmits data
while(SpiRegs.SPISTS.bit.INT_FLAG !=1) {} // wait until data rx'd
dummy = SpiRegs.SPIRXBUF;             // Clears junk data

```

As in 3-wire controller mode, the TALK bit must be cleared to 0. Otherwise, the peripheral receives data normally.

**Example 22-7. 3-Wire Peripheral Mode Receive**

```
Uint16 rdata;
SpiRegs.SPCTL.bit.TALK = 0; // Disable Transmit path
while(SpiRegs.SPISTS.bit.INT_FLAG !=1) {} // waits until data rx'd
rdata = SpiRegs.SPIRXBUF; // Peripheral reads data
```



### 22.4.6 SPI STEINV Bit in Digital Audio Transfers

On those devices with two SPI modules, enabling the STEINV bit on one of the SPI modules allows the pair of SPIs to receive both left and right-channel digital audio data in peripheral mode. The SPI module that receives a normal active-low  $\overline{\text{SPIPTE}}$  signal stores right-channel data, and the SPI module that receives an inverted active-high  $\overline{\text{SPIPTE}}$  signal stores left-channel data from the controller. To receive digital audio data from a digital audio interface receiver, the SPI modules can be connected as shown in Figure 22-12.

**Note**

This configuration is only applicable to peripheral mode (CONTROLLER\_PERIPHERAL = 0). When the SPI is configured as controller (CONTROLLER\_PERIPHERAL = 1), the STEINV bit has no effect on the  $\overline{\text{SPIPTE}}$  pin.




Figure 22-12. SPI Digital Audio Receiver Configuration Using Two SPIs

Standard C28x SPI timing requirements limit the number of digital audio interface formats supported using the 2-SPI configuration with the STEINV bit. See the device data sheet electrical specifications for SPI timing requirements. With the SPI clock phase configured such that the CLKPOLARITY bit is 0 and the CLK\_PHASE bit is 1 (data latched on rising edge of clock), standard right-justified digital audio interface data format is supported as shown in Figure 22-13.




Figure 22-13. Standard Right-Justified Digital Audio Data Format

## 22.5 Software

### 22.5.1 SPI Registers to Driverlib Functions

**Table 22-6. SPI Registers to Driverlib Functions**

File	Driverlib Function
<b>SPICCR</b>	
spi.c	SPI_setConfig
spi.c	SPI_clearInterruptStatus
spi.c	SPI_pollingNonFIFOTransaction
spi.c	SPI_pollingFIFOTransaction
spi.h	SPI_enableModule
spi.h	SPI_disableModule
spi.h	SPI_setcharLength
spi.h	SPI_enableLoopback
spi.h	SPI_disableLoopback
spi.h	SPI_enableHighSpeedMode
spi.h	SPI_disableHighSpeedMode
<b>SPICTL</b>	
spi.c	SPI_setConfig
spi.c	SPI_enableInterrupt
spi.c	SPI_disableInterrupt
spi.h	SPI_enableTalk
spi.h	SPI_disableTalk
<b>SPISTS</b>	
spi.c	SPI_getInterruptStatus
spi.c	SPI_clearInterruptStatus
spi.h	SPI_writeDataBlockingNonFIFO
spi.h	SPI_readDataBlockingNonFIFO
<b>SPIBRR</b>	
spi.c	SPI_setConfig
spi.c	SPI_setBaudRate
<b>SPIRXEMU</b>	
spi.h	SPI_readRxEmulationBuffer
<b>SPIRXBUF</b>	
spi.h	SPI_readDataNonBlocking
spi.h	SPI_readDataBlockingFIFO
spi.h	SPI_readDataBlockingNonFIFO
<b>SPI TXBUF</b>	
spi.h	SPI_writeDataNonBlocking
spi.h	SPI_writeDataBlockingFIFO
spi.h	SPI_writeDataBlockingNonFIFO
<b>SPIDAT</b>	
-	
<b>SPIFFTX</b>	
spi.c	SPI_enableInterrupt
spi.c	SPI_disableInterrupt
spi.c	SPI_getInterruptStatus

**Table 22-6. SPI Registers to Driverlib Functions (continued)**

File	Driverlib Function
spi.c	SPI_clearInterruptStatus
spi.h	SPI_enableFIFO
spi.h	SPI_disableFIFO
spi.h	SPI_resetTxFIFO
spi.h	SPI_setFIFOInterruptLevel
spi.h	SPI_getFIFOInterruptLevel
spi.h	SPI_getTxFIFOStatus
spi.h	SPI_isBusy
spi.h	SPI_reset
<b>SPIFRX</b>	
spi.c	SPI_enableInterrupt
spi.c	SPI_disableInterrupt
spi.c	SPI_getInterruptStatus
spi.c	SPI_clearInterruptStatus
spi.h	SPI_enableFIFO
spi.h	SPI_disableFIFO
spi.h	SPI_resetRxFIFO
spi.h	SPI_setFIFOInterruptLevel
spi.h	SPI_getFIFOInterruptLevel
spi.h	SPI_getRxFIFOStatus
<b>SPIFCT</b>	
spi.h	SPI_setTxFifoTransmitDelay
<b>SPIPRI</b>	
spi.h	SPI_enableTriWire
spi.h	SPI_disableTriWire
spi.h	SPI_setPTESignalPolarity
spi.h	SPI_setEmulationMode

### 22.5.2 SPI Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/spi

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

#### 22.5.2.1 SPI Digital Loopback

FILE: spi\_ex1\_loopback.c

This program uses the internal loopback test mode of the SPI module. This is a very basic loopback that does not use the FIFOs or interrupts. A stream of data is sent and then compared to the received stream. The pinmux and SPI modules are configure through the sysconfig file.

The sent data looks like this:

```
0000 0001 0002 0003 0004 0005 0006 0007 .... FFFE FFFF 0000
```

This pattern is repeated forever.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *External Connections*

- None

#### *Watch Variables*

- *sData* - Data to send
- *rData* - Received data

#### **22.5.2.2 SPI Digital Loopback with FIFO Interrupts**

FILE: spi\_ex2\_loopback\_fifo\_interrupts.c

This program uses the internal loopback test mode of the SPI module. Both the SPI FIFOs and their interrupts are used.

A stream of data is sent and then compared to the received stream. The sent data looks like this:

```
0000 0001
0001 0002
0002 0003
```

....

```
FFFE FFFF
FFFF 0000
etc..
```

This pattern is repeated forever.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *External Connections*

- None

#### *Watch Variables*

- *sData* - Data to send
- *rData* - Received data
- *rDataPoint* - Used to keep track of the last position in the receive stream for error checking

#### **22.5.2.3 SPI Digital External Loopback without FIFO Interrupts**

FILE: spi\_ex3\_external\_loopback.c

This program uses the external loopback between two SPI modules. Both the SPI FIFOs and interrupts are not used in this example. SPIA is configured as a peripheral and SPI B is configured as controller. This example demonstrates full duplex communication where both controller and peripheral transmits and receives data simultaneously.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *External Connections*

Refer to SysConfig for external connections (GPIO pin numbers) specific to each device

#### *Watch Variables*

- *TxData\_SPIA* - Data send from SPIA (peripheral)
- *TxData\_SPIB* - Data send from SPIB (controller)
- *RxData\_SPIA* - Data received by SPIA (peripheral)
- *RxData\_SPIB* - Data received by SPIB (controller)

#### **22.5.2.4 SPI Digital External Loopback with FIFO Interrupts**

FILE: spi\_ex4\_external\_loopback\_fifo\_interrupts.c

This program uses the external loopback between two SPI modules. Both the SPI FIFOs and their interrupts are used. SPIA is configured as a peripheral and receives data from SPI B which is configured as a controller.

A stream of data is sent and then compared to the received stream. The sent data looks like this:

```
0000 0001
0001 0002
0002 0003
....
FFFF FFFF
FFFF 0000
etc..
```

This pattern is repeated forever.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *External Connections*

Refer to SysConfig for external connections (GPIO pin numbers) specific to each device

#### Watch Variables

- *sData* - Data to send
- *rData* - Received data
- *rDataPoint* - Used to keep track of the last position in the receive stream for error checking

#### 22.5.2.5 SPI Digital Loopback with DMA

FILE: spi\_ex5\_loopback\_dma.c

This program uses the internal loopback test mode of the SPI module. Both DMA interrupts and the SPI FIFOs are used. When the SPI transmit FIFO has enough space (as indicated by its FIFO level interrupt signal), the DMA will transfer data from global variable *sData* into the FIFO. This will be transmitted to the receive FIFO via the internal loopback.

When enough data has been placed in the receive FIFO (as indicated by its FIFO level interrupt signal), the DMA will transfer the data from the FIFO into global variable *rData*.

When all data has been placed into *rData*, a check of the validity of the data will be performed in one of the DMA channels' ISRs.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *External Connections*

- None

#### Watch Variables

- *sData* - Data to send
- *rData* - Received data

#### 22.5.2.6 SPI EEPROM

FILE: spi\_ex6\_eeprom.c

This program will write 8 bytes to EEPROM and read them back. The device communicates with the EEPROM via SPI and specific opcodes. This example is written to work with the SPI Serial EEPROM AT25128/256. Note: SPI character length is configured to 8 bits in SysConfig, and not changed throughout the execution of the program. Runtime updation of character length when CS pin is not controlled by the SPI module can lead to unpredictable behaviour

#### External Connections

- Connect external SPI EEPROM
- Connect GPIO08 (PICO) to external EEPROM SI pin
- Connect GPIO10 (POCI) to external EEPROM SO pin
- Connect GPIO09 (CLK) to external EEPROM SCK pin
- Connect GPIO15 (CS) to external EEPROM CS pin

- Connect the external EEPROM VCC and GND pins

#### Watch Variables

- writeBuffer - Data that is written to external EEPROM
- readBuffer - Data that is read back from EEPROM
- error - Error count

#### 22.5.2.7 SPI DMA EEPROM

FILE: spi\_ex7\_eeeprom\_dma.c

This program will write 8 bytes to EEPROM and read them back. The device communicates with the EEPROM via SPI using DMA and specific opcodes. This example is written to work with the SPI Serial EEPROM AT25128/256. Note: SPI character length is configured to 8 bits in SysConfig, and not changed throughout the execution of the program. Runtime updation of character length when CS pin is not controlled by the SPI module can lead to unpredictable behaviour

#### External Connections

- Connect external SPI EEPROM
- Connect GPIO08 (PICO) to external EEPROM SI pin
- Connect GPIO10 (POCI) to external EEPROM SO pin
- Connect GPIO09 (CLK) to external EEPROM SCK pin
- Connect GPIO15 (CS) to external EEPROM CS pin
- Connect the external EEPROM VCC and GND pins

#### Watch Variables

- writeBuffer - Data that is written to external EEPROM
- SPI\_DMA\_Handle.RXdata - Data that is read back from EEPROM when number of received bytes is less than 4
- SPI\_DMA\_Handle.pSPIRXDMA->pbuffer - Start address of received data from EEPROM
- error - Error count

## 22.6 SPI Registers

This Section describes the SPI Registers.

### 22.6.1 SPI Base Address Table

**Table 22-7. SPI Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
SpiaRegs	<a href="#">SPI_REGS</a>	SPIA_BASE	0x0000_6100	YES	YES	YES	YES
SpibRegs	<a href="#">SPI_REGS</a>	SPIB_BASE	0x0000_6110	YES	YES	YES	YES

## 22.6.2 SPI\_REGS Registers

Table 22-8 lists the memory-mapped registers for the SPI\_REGS registers. All register offset addresses not listed in Table 22-8 should be considered as reserved locations and the register contents should not be modified.

**Table 22-8. SPI\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	SPICCR	SPI Configuration Control Register		<a href="#">Go</a>
1h	SPICTL	SPI Operation Control Register		<a href="#">Go</a>
2h	SPISTS	SPI Status Register		<a href="#">Go</a>
4h	SPIBRR	SPI Baud Rate Register		<a href="#">Go</a>
6h	SPIRXEMU	SPI Emulation Buffer Register		<a href="#">Go</a>
7h	SPIRXBUF	SPI Serial Input Buffer Register		<a href="#">Go</a>
8h	SPITXBUF	SPI Serial Output Buffer Register		<a href="#">Go</a>
9h	SPIDAT	SPI Serial Data Register		<a href="#">Go</a>
Ah	SPIFFTX	SPI FIFO Transmit Register		<a href="#">Go</a>
Bh	SPIFFRX	SPI FIFO Receive Register		<a href="#">Go</a>
Ch	SPIFFCT	SPI FIFO Control Register		<a href="#">Go</a>
Fh	SPIPRI	SPI Priority Control Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 22-9 shows the codes that are used for access types in this section.

**Table 22-9. SPI\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
RC	R C	Read to Clear
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
Reset or Default Value		
-n		Value after reset or the default value

### 22.6.2.1 SPICCR Register (Offset = 0h) [Reset = 0000h]

SPICCR is shown in [Figure 22-14](#) and described in [Table 22-10](#).

Return to the [Summary Table](#).

SPICCR controls the setup of the SPI for operation.

**Figure 22-14. SPICCR Register**

15		14		13		12		11		10		9		8	
RESERVED															
R-0h															
7		6		5		4		3		2		1		0	
SPISWRESET		CLKPOLARITY		HS_MODE		SPILBK		SPICCHAR							
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h							

**Table 22-10. SPICCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	SPISWRESET	R/W	0h	<p>SPI Software Reset</p> <p>When changing configuration, you should clear this bit before the changes and set this bit before resuming operation.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Initializes the SPI operating flags to the reset condition. Specifically, the RECEIVER OVERRUN Flag bit (SPISTS.7), the SPI INT FLAG bit (SPISTS.6), and the TXBUF FULL Flag bit (SPISTS.5) are cleared. SPIPTE will become inactive. SPICLK will be immediately driven to 0 regardless of the clock polarity. The SPI configuration remains unchanged.</p> <p>1h (R/W) = SPI is ready to transmit or receive the next character. When the SPI SW RESET bit is a 0, a character written to the transmitter will not be shifted out when this bit is set. A new character must be written to the serial data register. SPICLK will be returned to its inactive state one SPICLK cycle after this bit is set.</p>
6	CLKPOLARITY	R/W	0h	<p>Shift Clock Polarity</p> <p>This bit controls the polarity of the SPICLK signal. CLOCK POLARITY and POLARITY CLOCK PHASE (SPICTL.3) control four clocking schemes on the SPICLK pin.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Data is output on rising edge and input on falling edge. When no SPI data is sent, SPICLK is at low level. The data input and output edges depend on the value of the CLOCK PHASE bit (SPICTL.3) as follows:</p> <ul style="list-style-type: none"> <li>- CLOCK PHASE = 0: Data is output on the rising edge of the SPICLK signal. Input data is latched on the falling edge of the SPICLK signal.</li> <li>- CLOCK PHASE = 1: Data is output one half-cycle before the first rising edge of the SPICLK signal and on subsequent falling edges of the SPICLK signal. Input data is latched on the rising edge of the SPICLK signal.</li> </ul> <p>1h (R/W) = Data is output on falling edge and input on rising edge. When no SPI data is sent, SPICLK is at high level. The data input and output edges depend on the value of the CLOCK PHASE bit (SPICTL.3) as follows:</p> <ul style="list-style-type: none"> <li>- CLOCK PHASE = 0: Data is output on the falling edge of the SPICLK signal. Input data is latched on the rising edge of the SPICLK signal.</li> <li>- CLOCK PHASE = 1: Data is output one half-cycle before the first falling edge of the SPICLK signal and on subsequent rising edges of the SPICLK signal. Input data is latched on the falling edge of the SPICLK signal.</li> </ul>



**Table 22-10. SPICCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	HS_MODE	R/W	0h	High Speed Mode Enable Bits This bit determines if the High Speed mode is enabled. The correct GPIOs should be selected in the GPxGMUX/GPxMUX registers. Reset type: SYSRSn 0h (R/W) = SPI High Speed mode disabled. This is the default value after reset. 1h (R/W) = SPI High Speed mode enabled,
4	SPILBK	R/W	0h	SPI Loopback Mode Select Loopback mode allows module validation during device testing. This mode is valid only in CONTROLLER mode of the SPI. Reset type: SYSRSn 0h (R/W) = SPI loopback mode disabled. This is the default value after reset. 1h (R/W) = SPI loopback mode enabled, PICO/POCI lines are connected internally. Used for module self-tests.
3-0	SPICHR	R/W	0h	Character Length Control Bits These four bits determine the number of bits to be shifted in or SPI CHAR0 out as a single character during one shift sequence. SPICHR = Word length - 1 Reset type: SYSRSn 0h (R/W) = 1-bit word 1h (R/W) = 2-bit word 7h (R/W) = 8-bit word Fh (R/W) = 16-bit word

### 22.6.2.2 SPICTL Register (Offset = 1h) [Reset = 0000h]

SPICTL is shown in [Figure 22-15](#) and described in [Table 22-11](#).

Return to the [Summary Table](#).

SPICTL controls data transmission, the SPI's ability to generate interrupts, the SPICLK phase, and the operational mode (PERIPHERAL or CONTROLLER).

**Figure 22-15. SPICTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			OVERRUNINT ENA	CLK_PHASE	CONTROLLER _PERIPHERAL	TALK	SPIINTENA
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 22-11. SPICTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4	OVERRUNINTENA	R/W	0h	Overrun Interrupt Enable Overrun Interrupt Enable. Setting this bit causes an interrupt to be generated when the RECEIVER_OVERRUN Flag bit (SPISTS.7) is set by hardware. Interrupts generated by the RECEIVER_OVERRUN Flag bit and the SPI_INT_FLAG bit (SPISTS.6) share the same interrupt vector. Reset type: SYSRSn 0h (R/W) = Disable RECEIVER_OVERRUN interrupts. 1h (R/W) = Enable RECEIVER_OVERRUN interrupts.
3	CLK_PHASE	R/W	0h	SPI Clock Phase Select This bit controls the phase of the SPICLK signal. CLOCK_PHASE and CLOCK_POLARITY (SPICCR.6) make four different clocking schemes possible (see clocking figures in SPI chapter). When operating with CLOCK_PHASE high, the SPI (CONTROLLER or PERIPHERAL) makes the first bit of data available after SPIDAT is written and before the first edge of the SPICLK signal, regardless of which SPI mode is being used. Reset type: SYSRSn 0h (R/W) = Normal SPI clocking scheme, depending on the CLOCK_POLARITY bit (SPICCR.6). 1h (R/W) = SPICLK signal delayed by one half-cycle. Polarity determined by the CLOCK_POLARITY bit.
2	CONTROLLER_PERIPHERAL	R/W	0h	SPI Network Mode Control This bit determines whether the SPI is a network CONTROLLER or PERIPHERAL. After SPI reset, SPI is automatically configured as a PERIPHERAL Reset type: SYSRSn 0h (R/W) = SPI is configured as a PERIPHERAL. 1h (R/W) = SPI is configured as a CONTROLLER.

**Table 22-11. SPICTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	TALK	R/W	0h	<p><b>Transmit Enable</b>            The TALK bit can disable data transmission (CONTROLLER or PERIPHERAL) by placing the serial data output in the high-impedance state. If this bit is disabled during a transmission, the transmit shift register continues to operate until the previous character is shifted out. When the TALK bit is disabled, the SPI is still able to receive characters and update the status flags. TALK is cleared (disabled) by a system reset.</p> <p>Reset type: SYSRSn            0h (R/W) = Disables transmission:            - PERIPHERAL mode operation: If not previously configured as a general-purpose I/O pin, the SPIPOCI pin will be put in the high-impedance state.            - CONTROLLER mode operation: If not previously configured as a general-purpose I/O pin, the SPIPICO pin will be put in the high-impedance state.            1h (R/W) = Enables transmission For the 4-pin option, ensure to enable the receiver's SPIPTEn input pin.</p>
0	SPIINTENA	R/W	0h	<p><b>SPI Interrupt Enable</b>            This bit controls the SPI's ability to generate a transmit/receive interrupt. The SPI INT FLAG bit (SPISTS.6) is unaffected by this bit.</p> <p>Reset type: SYSRSn            0h (R/W) = Disables the interrupt.            1h (R/W) = Enables the interrupt.</p>

### 22.6.2.3 SPISTS Register (Offset = 2h) [Reset = 0000h]

SPISTS is shown in [Figure 22-16](#) and described in [Table 22-12](#).

Return to the [Summary Table](#).

SPISTS contains interrupt and status bits.

**Figure 22-16. SPISTS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
OVERRUN_FL AG	INT_FLAG	BUFFULL_FL AG	RESERVED				
W1C-0h	RC-0h	R-0h	R-0h				

**Table 22-12. SPISTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	OVERRUN_FLAG	W1C	0h	<p>SPI Receiver Overrun Flag</p> <p>This bit is a read/clear-only flag. The SPI hardware sets this bit when a receive or transmit operation completes before the previous character has been read from the buffer. The bit is cleared in one of three ways:</p> <ul style="list-style-type: none"> <li>- Writing a 1 to this bit</li> <li>- Writing a 0 to SPI SW RESET (SPICCR.7)</li> <li>- Resetting the system</li> </ul> <p>If the OVERRUN INT ENA bit (SPICTL.4) is set, the SPI requests only one interrupt upon the first occurrence of setting the RECEIVER OVERRUN Flag bit. Subsequent overruns will not request additional interrupts if this flag bit is already set. This means that in order to allow new overrun interrupt requests the user must clear this flag bit by writing a 1 to SPISTS.7 each time an overrun condition occurs. In other words, if the RECEIVER OVERRUN Flag bit is left set (not cleared) by the interrupt service routine, another overrun interrupt will not be immediately re-entered when the interrupt service routine is exited.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = A receive overrun condition has not occurred.</p> <p>1h (R/W) = The last received character has been overwritten and therefore lost (when the SPIRXBUF was overwritten by the SPI module before the previous character was read by the user application).</p> <p>Writing a '1' will clear this bit. The RECEIVER OVERRUN Flag bit should be cleared during the interrupt service routine because the RECEIVER OVERRUN Flag bit and SPI INT FLAG bit (SPISTS.6) share the same interrupt vector. This will alleviate any possible doubt as to the source of the interrupt when the next byte is received.</p>

**Table 22-12. SPISTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	INT_FLAG	RC	0h	<p><b>SPI Interrupt Flag</b>            SPI INT FLAG is a read-only flag. Hardware sets this bit to indicate that the SPI has completed sending or receiving the last bit and is ready to be serviced. This flag causes an interrupt to be requested if the SPI INT ENA bit (SPICTL.0) is set. The received character is placed in the receiver buffer at the same time this bit is set. This bit is cleared in one of three ways:</p> <ul style="list-style-type: none"> <li>- Reading SPIRXBUF</li> <li>- Writing a 0 to SPI SW RESET (SPICCR.7)</li> <li>- Resetting the system</li> </ul> <p>Note: This bit should not be used if FIFO mode is enabled. The internal process of copying the received word from SPIRXBUF to the Receive FIFO will clear this bit. Use the FIFO status, or FIFO interrupt bits for similar functionality.</p> <p>Reset type: SYSRSn            0h (R/W) = No full words have been received or transmitted.            1h (R/W) = Indicates that the SPI has completed sending or receiving the last bit and is ready to be serviced.</p>
5	BUFFULL_FLAG	R	0h	<p><b>SPI Transmit Buffer Full Flag</b>            This read-only bit gets set to 1 when a character is written to the SPI Transmit buffer SPITXBUF. It is cleared when the character is automatically loaded into SPIDAT when the shifting out of a previous character is complete.</p> <p>Reset type: SYSRSn            0h (R/W) = Transmit buffer is not full.            1h (R/W) = Transmit buffer is full.</p>
4-0	RESERVED	R	0h	Reserved

### 22.6.2.4 SPIBRR Register (Offset = 4h) [Reset = 0000h]

SPIBRR is shown in [Figure 22-17](#) and described in [Table 22-13](#).

Return to the [Summary Table](#).

SPIBRR contains the bits used for baud-rate selection.

**Figure 22-17. SPIBRR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		SPI_BIT_RATE					
R-0h		R/W-0h					

**Table 22-13. SPIBRR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6-0	SPI_BIT_RATE	R/W	0h	<p>SPI Baud Rate Control</p> <p>These bits determine the bit transfer rate if the SPI is the network SPI BIT RATE 0 CONTROLLER. There are 125 data-transfer rates (each a function of the CPU clock, LSPCLK) that can be selected. One data bit is shifted per SPICLK cycle. (SPICLK is the baud rate clock output on the SPICLK pin.)</p> <p>If the SPI is a network PERIPHERAL, the module receives a clock on the SPICLK pin from the network CONTROLLER. Therefore, these bits have no effect on the SPICLK signal. The frequency of the input clock from the CONTROLLER should not exceed the PERIPHERAL SPI's LSPCLK signal divided by 4.</p> <p>In CONTROLLER mode, the SPI clock is generated by the SPI and is output on the SPICLK pin. The SPI baud rates are determined by the following formula:</p> <p>For SPIBRR = 3 to 127: SPI Baud Rate = LSPCLK / (SPIBRR + 1)</p> <p>For SPIBRR = 0, 1, or 2: SPI Baud Rate = LSPCLK / 4</p> <p>Reset type: SYSRSn</p> <p>3h (R/W) = SPI Baud Rate = LSPCLK/4</p> <p>4h (R/W) = SPI Baud Rate = LSPCLK/5</p> <p>7Eh (R/W) = SPI Baud Rate = LSPCLK/127</p> <p>7Fh (R/W) = SPI Baud Rate = LSPCLK/128</p>

### 22.6.2.5 SPIRXEMU Register (Offset = 6h) [Reset = 0000h]

SPIRXEMU is shown in [Figure 22-18](#) and described in [Table 22-14](#).

Return to the [Summary Table](#).

SPIRXEMU contains the received data. Reading SPIRXEMU does not clear the SPI INT FLAG bit of SPISTS. This is not a real register but a dummy address from which the contents of SPIRXBUF can be read by the emulator without clearing the SPI INT FLAG.

**Figure 22-18. SPIRXEMU Register**

15	14	13	12	11	10	9	8
ERXBn							
R-0h							
7	6	5	4	3	2	1	0
ERXBn							
R-0h							

**Table 22-14. SPIRXEMU Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	ERXBn	R	0h	<p>Emulation Buffer Received Data</p> <p>SPIRXEMU functions almost identically to SPIRXBUF, except that reading SPIRXEMU does not clear the SPI INT FLAG bit (SPISTS.6). Once the SPIDAT has received the complete character, the character is transferred to SPIRXEMU and SPIRXBUF, where it can be read. At the same time, SPI INT FLAG is set.</p> <p>This mirror register was created to support emulation. Reading SPIRXBUF clears the SPI INT FLAG bit (SPISTS.6). In the normal operation of the emulator, the control registers are read to continually update the contents of these registers on the display screen. SPIRXEMU was created so that the emulator can read this register and properly update the contents on the display screen. Reading SPIRXEMU does not clear the SPI INT FLAG bit, but reading SPIRXBUF clears this flag. In other words, SPIRXEMU enables the emulator to emulate the true operation of the SPI more accurately.</p> <p>It is recommended that you view SPIRXEMU in the normal emulator run mode.</p> <p>Reset type: SYSRSn</p>

### 22.6.2.6 SPIRXBUF Register (Offset = 7h) [Reset = 0000h]

SPIRXBUF is shown in [Figure 22-19](#) and described in [Table 22-15](#).

Return to the [Summary Table](#).

SPIRXBUF contains the received data. Reading SPIRXBUF clears the SPI INT FLAG bit in SPISTS. If FIFO mode is enabled, reading this register will also decrement the RXFFST counter in SPIFFRX.

**Figure 22-19. SPIRXBUF Register**

15	14	13	12	11	10	9	8
RXBn							
R-0h							
7	6	5	4	3	2	1	0
RXBn							
R-0h							

**Table 22-15. SPIRXBUF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RXBn	R	0h	Received Data Once SPIDAT has received the complete character, the character is transferred to SPIRXBUF, where it can be read. At the same time, the SPI INT FLAG bit (SPISTS.6) is set. Since data is shifted into the SPI's most significant bit first, it is stored right-justified in this register. Reset type: SYSRSn



### 22.6.2.7 SPITXBUF Register (Offset = 8h) [Reset = 0000h]

SPITXBUF is shown in [Figure 22-20](#) and described in [Table 22-16](#).

Return to the [Summary Table](#).

SPITXBUF stores the next character to be transmitted. Writing to this register sets the TX BUF FULL Flag bit in SPISTS. When the transmission of the current character is complete, the contents of this register are automatically loaded in SPIDAT and the TX BUF FULL Flag is cleared. If no transmission is currently active, data written to this register falls through into the SPIDAT register and the TX BUF FULL Flag is not set. In CONTROLLER mode, if no transmission is currently active, writing to this register initiates a transmission in the same manner that writing to SPIDAT does.

**Figure 22-20. SPITXBUF Register**

15	14	13	12	11	10	9	8
TXBn							
R/W-0h							
7	6	5	4	3	2	1	0
TXBn							
R/W-0h							

**Table 22-16. SPITXBUF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TXBn	R/W	0h	Transmit Data Buffer This is where the next character to be transmitted is stored. When the transmission of the current character has completed, if the TX BUF FULL Flag bit is set, the contents of this register is automatically transferred to SPIDAT, and the TX BUF FULL Flag is cleared. Writes to SPITXBUF must be left-justified. Reset type: SYSRSn

### 22.6.2.8 SPIDAT Register (Offset = 9h) [Reset = 0000h]

SPIDAT is shown in [Figure 22-21](#) and described in [Table 22-17](#).

Return to the [Summary Table](#).

SPIDAT is the transmit and receive shift register. Data written to SPIDAT is shifted out (MSB) on subsequent SPICLK cycles. For every bit (MSB) shifted out of the SPI, a bit is shifted into the LSB end of the shift register.

**Figure 22-21. SPIDAT Register**

15	14	13	12	11	10	9	8
SDATn							
R/W-0h							
7	6	5	4	3	2	1	0
SDATn							
R/W-0h							

**Table 22-17. SPIDAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SDATn	R/W	0h	Serial Data Shift Register - It provides data to be output on the serial output pin if the TALK bit (SPICTL.1) is set. - When the SPI is operating as a CONTROLLER, a data transfer is initiated. When initiating a transfer, check the CLOCK POLARITY bit (SPICCR.6) described in Section 10.2.1.1 and the CLOCK PHASE bit (SPICTL.3) described in Section 10.2.1.2, for the requirements. In CONTROLLER mode, writing dummy data to SPIDAT initiates a receiver sequence. Since the data is not hardware-justified for characters shorter than sixteen bits, transmit data must be written in left-justified form, and received data read in right-justified form. Reset type: SYSRSn

### 22.6.2.9 SPIFFTX Register (Offset = Ah) [Reset = A000h]

SPIFFTX is shown in [Figure 22-22](#) and described in [Table 22-18](#).

Return to the [Summary Table](#).

SPIFFTX contains both control and status bits related to the output FIFO buffer. This includes FIFO reset control, FIFO interrupt level control, FIFO level status, as well as FIFO interrupt enable and clear bits.

**Figure 22-22. SPIFFTX Register**

15	14	13	12	11	10	9	8	
SPIRST	SPIFFENA	TXFIFO	TXFFST					
R/W-1h	R/W-0h	R/W-1h	R-0h					
7	6	5	4	3	2	1	0	
TXFFINT	TXFFINTCLR	TXFFIENA	TXFFIL					
R-0h	W-0h	R/W-0h	R/W-0h					

**Table 22-18. SPIFFTX Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SPIRST	R/W	1h	SPI Reset Reset type: SYSRSn 0h (R/W) = Write 0 to reset the SPI transmit and receive channels. The SPI FIFO register configuration bits will be left as is. 1h (R/W) = SPI FIFO can resume transmit or receive. No effect to the SPI registers bits.
14	SPIFFENA	R/W	0h	SPI FIFO Enhancements Enable Reset type: SYSRSn 0h (R/W) = SPI FIFO enhancements are disabled. 1h (R/W) = SPI FIFO enhancements are enabled.
13	TXFIFO	R/W	1h	TX FIFO Reset Reset type: SYSRSn 0h (R/W) = Write 0 to reset the FIFO pointer to zero, and hold in reset. 1h (R/W) = Release transmit FIFO from reset.
12-8	TXFFST	R	0h	Transmit FIFO Status Reset type: SYSRSn 0h (R/W) = Transmit FIFO is empty. 1h (R/W) = Transmit FIFO has 1 word. 2h (R/W) = Transmit FIFO has 2 words. 10h (R/W) = Transmit FIFO has 16 words, which is the maximum. 1Fh (R/W) = Reserved.
7	TXFFINT	R	0h	TX FIFO Interrupt Flag Reset type: SYSRSn 0h (R/W) = TXFIFO interrupt has not occurred, This is a read-only bit. 1h (R/W) = TXFIFO interrupt has occurred, This is a read-only bit.
6	TXFFINTCLR	W	0h	TXFIFO Interrupt Clear Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on TXFFINT flag bit, Bit reads back a zero. 1h (R/W) = Write 1 to clear SPIFFTX[TXFFINT] flag.
5	TXFFIENA	R/W	0h	TX FIFO Interrupt Enable Reset type: SYSRSn 0h (R/W) = TX FIFO interrupt based on TXFFIL match (less than or equal to) will be disabled. 1h (R/W) = TX FIFO interrupt based on TXFFIL match (less than or equal to) will be enabled.

**Table 22-18. SPIFFTX Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-0	TXFFIL	R/W	0h	Transmit FIFO Interrupt Level Bits Transmit FIFO will generate interrupt when the FIFO status bits (TXFFST4-0) and FIFO level bits (TXFFIL4-0) match (less than or equal to). Reset type: SYSRSn 0h (R/W) = A TX FIFO interrupt request is generated when there are no words remaining in the TX buffer. 1h (R/W) = A TX FIFO interrupt request is generated when there is 1 word or no words remaining in the TX buffer. 2h (R/W) = A TX FIFO interrupt request is generated when there is 2 words or fewer remaining in the TX buffer. 10h (R/W) = A TX FIFO interrupt request is generated when there are 16 words or fewer remaining in the TX buffer. 1Fh (R/W) = Reserved.

### 22.6.2.10 SPIFFRX Register (Offset = Bh) [Reset = 201Fh]

SPIFFRX is shown in [Figure 22-23](#) and described in [Table 22-19](#).

Return to the [Summary Table](#).

SPIFFRX contains both control and status bits related to the input FIFO buffer. This includes FIFO reset control, FIFO interrupt level control, FIFO level status, as well as FIFO interrupt enable and clear bits.

**Figure 22-23. SPIFFRX Register**

15	14	13	12	11	10	9	8	
RXFFOVF	RXFFOVFCLR	RXFIFORESET	RXFFST					
R-0h	W-0h	R/W-1h	R-0h					
7	6	5	4	3	2	1	0	
RXFFINT	RXFFINTCLR	RXFFIENA	RXFFIL					
R-0h	W-0h	R/W-0h	R/W-1Fh					

**Table 22-19. SPIFFRX Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RXFFOVF	R	0h	Receive FIFO Overflow Flag Reset type: SYSRSn 0h (R/W) = Receive FIFO has not overflowed. This is a read-only bit. 1h (R/W) = Receive FIFO has overflowed, read-only bit. More than 16 words have been received in to the FIFO, and the first received word is lost.
14	RXFFOVFCLR	W	0h	Receive FIFO Overflow Clear Reset type: SYSRSn 0h (R/W) = Write 0 does not affect RXFFOVF flag bit, Bit reads back a zero. 1h (R/W) = Write 1 to clear SPIFFRX[RXFFOVF].
13	RXFIFORESET	R/W	1h	Receive FIFO Reset Reset type: SYSRSn 0h (R/W) = Write 0 to reset the FIFO pointer to zero, and hold in reset. 1h (R/W) = Re-enable receive FIFO operation.
12-8	RXFFST	R	0h	Receive FIFO Status Reset type: SYSRSn 0h (R/W) = Receive FIFO is empty. 1h (R/W) = Receive FIFO has 1 word. 2h (R/W) = Receive FIFO has 2 words. 10h (R/W) = Receive FIFO has 16 words, which is the maximum. 1Fh (R/W) = Reserved.
7	RXFFINT	R	0h	Receive FIFO Interrupt Flag Reset type: SYSRSn 0h (R/W) = RXFIFO interrupt has not occurred. This is a read-only bit. 1h (R/W) = RXFIFO interrupt has occurred. This is a read-only bit.
6	RXFFINTCLR	W	0h	Receive FIFO Interrupt Clear Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on RXFIFINT flag bit, Bit reads back a zero. 1h (R/W) = Write 1 to clear SPIFFRX[RXFFINT] flag
5	RXFFIENA	R/W	0h	RX FIFO Interrupt Enable Reset type: SYSRSn 0h (R/W) = RX FIFO interrupt based on RXFFIL match (greater than or equal to) will be disabled. 1h (R/W) = RX FIFO interrupt based on RXFFIL match (greater than or equal to) will be enabled.

**Table 22-19. SPIFFRX Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-0	RXFFIL	R/W	1Fh	<p>Receive FIFO Interrupt Level Bits</p> <p>Receive FIFO generates an interrupt when the FIFO status bits (RXFFST4-0) are greater than or equal to the FIFO level bits (RXFFIL4-0). The default value of these bits after reset is 11111. This avoids frequent interrupts after reset, as the receive FIFO will be empty most of the time.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = A RX FIFO interrupt request is generated when there is 0 or more words in the RX buffer.</p> <p>1h (R/W) = A RX FIFO interrupt request is generated when there are 1 or more words in the RX buffer.</p> <p>2h (R/W) = A RX FIFO interrupt request is generated when there are 2 or more words in the RX buffer.</p> <p>10h (R/W) = A RX FIFO interrupt request is generated when there are 16 words in the RX buffer.</p> <p>1Fh (R/W) = Reserved.</p>

### 22.6.2.11 SPIFFCT Register (Offset = Ch) [Reset = 0000h]

SPIFFCT is shown in [Figure 22-24](#) and described in [Table 22-20](#).

Return to the [Summary Table](#).

SPIFFCT controls the FIFO transmit delay bits.

**Figure 22-24. SPIFFCT Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
TXDLY							
R/W-0h							

**Table 22-20. SPIFFCT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	TXDLY	R/W	0h	<p>FIFO Transmit Delay Bits</p> <p>These bits define the delay between every transfer from FIFO transmit buffer to transmit shift register. The delay is defined in number SPI serial clock cycles. The 8-bit register could define a minimum delay of 0 serial clock cycles and a maximum of 255 serial clock cycles. In FIFO mode, the buffer (TXBUF) between the shift register and the FIFO should be filled only after the shift register has completed shifting of the last bit. This is required to pass on the delay between transfers to the data stream. In the FIFO mode TXBUF should not be treated as one additional level of buffer.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The next word in the TX FIFO buffer is transferred to SPITXBUF immediately upon completion of transmission of the previous word.</p> <p>1h (R/W) = The next word in the TX FIFO buffer is transferred to SPITXBUF1 serial clock cycle after completion of transmission of the previous word.</p> <p>2h (R/W) = The next word in the TX FIFO buffer is transferred to SPITXBUF 2 serial clock cycles after completion of transmission of the previous word.</p> <p>FFh (R/W) = The next word in the TX FIFO buffer is transferred to SPITXBUF 255 serial clock cycles after completion of transmission of the previous word.</p>

### 22.6.2.12 SPIPRI Register (Offset = Fh) [Reset = 0000h]

SPIPRI is shown in [Figure 22-25](#) and described in [Table 22-21](#).

Return to the [Summary Table](#).

SPIPRI controls auxillary functions for the SPI including emulation control, SPIPTE inversion, and 3-wire control.

**Figure 22-25. SPIPRI Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	SOFT	FREE	RESERVED		PTEINV	TRIWIRES
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h		R/W-0h	R/W-0h

**Table 22-21. SPIPRI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	SOFT	R/W	0h	Emulation Soft Run This bit only has an effect when the FREE bit is 0. Reset type: SYSRSn 0h (R/W) = Transmission stops midway in the bit stream while TSUSPEND is asserted. Once TSUSPEND is deasserted without a system reset, the remainder of the bits pending in the DATBUF are shifted. Example: If SPIDAT has shifted 3 out of 8 bits, the communication freezes right there. However, if TSUSPEND is later deasserted without resetting the SPI, SPI starts transmitting from where it had stopped (fourth bit in this case) and will transmit 8 bits from that point. 1h (R/W) = If the emulation suspend occurs before the start of a transmission, (that is, before the first SPICLK pulse) then the transmission will not occur. If the emulation suspend occurs after the start of a transmission, then the data will be shifted out to completion. When the start of transmission occurs is dependent on the baud rate used. Standard SPI mode: Stop after transmitting the words in the shift register and buffer. That is, after TXBUF and SPIDAT are empty. In FIFO mode: Stop after transmitting the words in the shift register and buffer. That is, after TX FIFO and SPIDAT are empty.
4	FREE	R/W	0h	Emulation Free Run These bits determine what occurs when an emulation suspend occurs (for example, when the debugger hits a breakpoint). The peripheral can continue whatever it is doing (free-run mode) or, if in stop mode, it can either stop immediately or stop when the current operation (the current receive/transmit sequence) is complete. Reset type: SYSRSn 0h (R/W) = Emulation mode is selected by the SOFT bit 1h (R/W) = Free run, continue SPI operation regardless of suspend or when the suspend occurred.
3-2	RESERVED	R	0h	Reserved



**Table 22-21. SPIPRI Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	PTEINV	R/W	0h	<p>SPIPTEn Inversion Bit</p> <p>On devices with 2 or more SPI modules, inverting the SPIPTE signal on one of the modules allows the device to receive left and right-channel digital audio data.</p> <p>This bit is only applicable to PERIPHERAL mode. Writing to this bit while configured as CONTROLLER (CONTROLLER_PERIPHERAL = 1) has no effect</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SPIPTEn is active low (normal)</p> <p>1h (R/W) = SPIPTE is active high (inverted)</p>
0	TRIWIRE	R/W	0h	<p>SPI 3-wire Mode Enable</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Normal 4-wire SPI mode.</p> <p>1h (R/W) = 3-wire SPI mode enabled. The unused pin becomes a GPIO pin. In CONTROLLER mode, the SPIPICO pin becomes the SPICOC1 (CONTROLLER receive and transmit) pin and SPIPOC1 is free for non-SPI use. In PERIPHERAL mode, the SPIPOC1 pin becomes the SPIPIPO (PERIPHERAL receive and transmit) pin and SPIPICO is free for non-SPI use.</p>

## Chapter 23 Serial Communications Interface (SCI)



This chapter describes the features and operation of the serial communication interface (SCI) module. SCI is a two-wire asynchronous serial port, commonly known as a UART. The SCI modules support digital communications between the CPU and other asynchronous peripherals that use the standard non-return-to-zero (NRZ) format. The SCI receiver and transmitter each have a 16-level deep FIFO for reducing servicing overhead, and each has a separate enable and interrupt bits. Both can be operated independently for half-duplex communication, or simultaneously for full-duplex communication.

To specify data integrity, the SCI checks received data for break detection, parity, overrun, and framing errors. The bit rate is programmable to different speeds through a 16-bit baud-select register.

<b>23.1 Introduction</b> .....	2819
<b>23.2 Architecture</b> .....	2820
<b>23.3 SCI Module Signal Summary</b> .....	2820
<b>23.4 Configuring Device Pins</b> .....	2822
<b>23.5 Multiprocessor and Asynchronous Communication Modes</b> .....	2822
<b>23.6 SCI Programmable Data Format</b> .....	2823
<b>23.7 SCI Multiprocessor Communication</b> .....	2824
<b>23.8 Idle-Line Multiprocessor Mode</b> .....	2825
<b>23.9 Address-Bit Multiprocessor Mode</b> .....	2827
<b>23.10 SCI Communication Format</b> .....	2828
<b>23.11 SCI Port Interrupts</b> .....	2831
<b>23.12 SCI Baud Rate Calculations</b> .....	2832
<b>23.13 SCI Enhanced Features</b> .....	2833
<b>23.14 Software</b> .....	2836
<b>23.15 SCI Registers</b> .....	2840

## 23.1 Introduction

The SCI interfaces are shown in [Figure 23-1](#).




Figure 23-1. SCI CPU Interface

### 23.1.1 Features

Features of the SCI module include:

- Two external pins (both pins can be used as GPIO, if not used for SCI):
  - SCITXD: SCI transmit-output pin
  - SCIRXD: SCI receive-input pin
- Baud rate programmable to 64K different rates
- Data-word format
  - One start bit
  - Data-word length programmable from one to eight bits
  - Optional even/odd/no parity bit
  - One or two stop bits
  - An extra bit to distinguish addresses from data (address bit mode only)
- Four error-detection flags: parity, overrun, framing, and break detection
- Two wake-up multiprocessor modes: idle-line and address bit
- Half- or full-duplex operation
- Double-buffered receive and transmit functions
- Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms with status flags
- Separate enable bits for transmitter and receiver interrupts (except BRKDT)
- NRZ (non-return-to-zero) format

Enhanced features include:

- Auto-baud-detect hardware logic
- 16-level transmit/receive FIFO

### 23.1.2 SCI Related Collateral

#### Foundational Materials

- [C2000 Academy - SCI](#)
- [One Minute RS-485 Introduction \(Video\)](#)
- [RS-232, RS-422, RS-485: What Are the Differences? \(Video\)](#)

#### 23.1.3 Block Diagram

Figure 23-2 shows the SCI module block diagram. The SCI port operation is configured and controlled by the registers listed in Section 23.15.

### 23.2 Architecture

The major elements used in full-duplex operation are shown in Figure 23-2 and include:

- A transmitter (TX) and the major registers (upper half of Figure 23-2):
  - SCITXBUF — transmitter data buffer register. Contains data (loaded by the CPU) to be transmitted
  - TXSHF register — transmitter shift register. Accepts data from register SCITXBUF and shifts data onto the SCITXD pin, one bit at a time
- A receiver (RX) and the major registers (lower half of Figure 23-2):
  - RXSHF register — receiver shift register. Shifts data in from SCIRXD pin, one bit at a time
  - SCIRXBUF — receiver data buffer register. Contains data to be read by the CPU. Data from a remote processor is loaded into register RXSHF and then into registers SCIRXBUF and SCIRXEMU
- A programmable baud generator
- Control and status registers

The SCI receiver and transmitter can operate either independently or simultaneously.

### 23.3 SCI Module Signal Summary

A summarized description of each SCI signal name is shown in Table 23-1.

**Table 23-1. SCI Module Signal Summary**

Signal Name	Description
<b>External signals</b>	
SCIRXD	SCI Asynchronous Serial Port receive data
SCITXD	SCI Asynchronous Serial Port transmit data
<b>Control</b>	
Baud clock	LSPCLK Prescaled clock
<b>Interrupt signals</b>	
TXINT	Transmit interrupt
RXINT	Receive interrupt




Figure 23-2. Serial Communications Interface (SCI) Module Block Diagram

## 23.4 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pullups can be configured in the GPyPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

## 23.5 Multiprocessor and Asynchronous Communication Modes

The SCI has two multiprocessor protocols, the idle-line multiprocessor mode (see [Section 23.8](#)) and the address-bit multiprocessor mode (see [Section 23.9](#)). These protocols allow efficient data transfer between multiple processors.

The SCI offers the universal asynchronous receiver/transmitter (UART) communications mode for interfacing with many popular peripherals. The asynchronous mode (see [Section 23.10](#)) requires two lines to interface with many standard devices such as terminals and printers that use RS-232-C formats. Data transmission characteristics include:


- One start bit
- One to eight data bits
- An even/odd parity bit or no parity bit
- One or two stop bits

### 23.6 SCI Programmable Data Format

SCI data, both receive and transmit, is in NRZ (non-return-to-zero) format. The NRZ data format, shown in Figure 23-3, consists of:

- One start bit
- One to eight data bits
- An even/odd parity bit (optional)
- One or two stop bits
- An extra bit to distinguish addresses from data (address-bit mode only)

The basic unit of data is called a character and is one to eight bits in length. Each character of data is formatted with a start bit, one or two stop bits, and optional parity and address bits. A character of data with formatting information is called a frame and is shown in Figure 23-3.



**Figure 23-3. Typical SCI Data Frame Formats**

To program the data format, use the SCICCR register. The bits used to program the data format are shown in Table 23-2.

**Table 23-2. Programming the Data Format Using SCICCR**

Bits	Bit Name	Designation	Functions
2-0	SCICCHAR	SCICCR.2:0	Select the character (data) length (one to eight bits).
5	PARITYENA (ENABLE)	SCICCR.5	Enables the parity function if set to 1, or disables the parity function if cleared to 0.
6	PARITY (EVEN/ODD)	SCICCR.6	If parity is enabled, selects odd parity if cleared to 0; even parity if set to 1.
7	STOPBITS	SCICCR.7	Determines the number of stop bits transmitted—one stop bit if cleared to 0 or two stop bits if set to 1.

## 23.7 SCI Multiprocessor Communication

The multiprocessor communication format allows one processor to efficiently send blocks of data to other processors on the same serial link. On one serial line, there can be only one transfer at a time. In other words, there can be only one talker on a serial line at a time.

### Address Byte

The first byte of a block of information that the talker sends contains an address byte that is read by all listeners. Only listeners with the correct address can be interrupted by the data bytes that follow the address byte. The listeners with an incorrect address remain uninterrupted until the next address byte.

### Sleep Bit

All processors on the serial link set the SCI SLEEP bit (bit 2 of SCICTL1) to 1 so that the processor is interrupted only when the address byte is detected. When the processor reads a block address that corresponds to the CPU device address as set by your application software, your program must clear the SLEEP bit to enable the SCI to generate an interrupt on receipt of each data byte.

Although the receiver still operates when the SLEEP bit is 1, the receiver does not set RXRDY, RXINT, or any of the receiver error status bits to 1 unless the address byte is detected and the address bit in the received frame is a 1 (applicable to address-bit mode). The SCI does not alter the SLEEP bit; your software must alter the SLEEP bit.

#### 23.7.1 Recognizing the Address Byte

A processor recognizes an address byte differently, depending on the multiprocessor mode used. For example:

- The idle-line mode ([Section 23.8](#)) leaves a quiet space before the address byte. This mode does not have an extra address/data bit and is more efficient than the address-bit mode for handling blocks that contain more than 10 bytes of data. The idle-line mode must be used for typical non-multiprocessor SCI communication.
- The address-bit mode ([Section 23.9](#)) adds an extra bit (that is, an address bit) into every byte to distinguish addresses from data. This mode is more efficient in handling many small blocks of data because, unlike the idle mode, this mode does not wait between blocks of data. However, at a high transmit speed, the program is not fast enough to avoid a 10-bit idle in the transmission stream.

#### 23.7.2 Controlling the SCI TX and RX Features

The multiprocessor mode is software selectable using the ADDR/IDLE MODE bit (SCICCR, bit 3). Both modes use the TXWAKE flag bit (SCICTL1, bit 3), RXWAKE flag bit (SCIRXST, bit1), and the SLEEP flag bit (SCICTL1, bit 2) to control the SCI transmitter and receiver features of these modes.

#### 23.7.3 Receipt Sequence

In both multiprocessor modes, the receive sequence is as follows:

1. At the receipt of an address block, the SCI port wakes up and requests an interrupt (bit number 1 RX/BK INT ENA-of SCICTL2 must be enabled to request an interrupt in non-FIFO mode of operation. In FIFO mode, RXFFINT serves this purpose and to enable this, RXFFINTEN in SCIFFRX register must be enabled with RXFFIL in the same register set to 1). The SCI reads the first frame of the block, which contains the destination address.
2. A software routine is entered through the interrupt and checks the incoming address. This address byte is checked against the device address byte stored in memory.
3. If the check shows that the block is addressed to the device CPU, the CPU clears the SLEEP bit and reads the rest of the block. If not, the software routine exits with the SLEEP bit still set, and does not receive interrupts until the next block start.



## 23.8 Idle-Line Multiprocessor Mode

In the idle-line multiprocessor protocol (ADDR/IDLE MODE bit = 0), blocks are separated by having a longer idle time between the blocks than between frames in the blocks. An idle time of ten or more high-level bits after a frame indicates the start of a new block. The time of a single bit is calculated directly from the baud value (bits per second). The idle-line multiprocessor communication format is shown in Figure 23-4 (ADDR/IDLE MODE bit is bit 3 of SCICCR).




Figure 23-4. Idle-Line Multiprocessor Communication Format

### 23.8.1 Idle-Line Mode Steps

The steps followed by the idle-line mode:

1. SCI wakes up after receipt of the block-start signal.
2. The processor recognizes the next SCI interrupt.
3. The interrupt service routine compares the received address (sent by a remote transmitter) to the ISR address.
4. If the CPU is being addressed, the service routine clears the SLEEP bit and receives the rest of the data block.
5. If the CPU is not being addressed, the SLEEP bit remains set. This lets the CPU continue to execute the main program without being interrupted by the SCI port until the next detection of a block start.

#### Note

In IDLE mode, if the SCI is taking greater than 10 bit periods to read all the RXDATA from the FIFO, the SCI can miss the immediate block start to be detected.

The RXWAKE logic asserts only one time when the SCI identifies 10 bit periods of IDLE. The SCI does not assert again if RXBUF is read (which clears the WAKE condition) even if the line continues to be idle after RXBUF read.

So, if the ISR is taking more than 10 bit periods of time to read all the RXDATA from the FIFO using RXBUF, the SCI can miss to detect the next block start. This is applicable for both FIFO and Non-FIFO mode when the CPU takes greater than 10 bit clocks of SCI to read the data from RXBUF/ FIFO.

To avoid this, either of the following is recommended:

- Set SCICTL1.SWRESET after reading all RX data at the end of the ISR.
- Read and check the RXWAKE status bit before reading the RXBUF register. If RXWAKE is set, do not set the SLEEP bit for RX at the end of the ISR.


### 23.8.2 Block Start Signal

There are two ways to send a block-start signal:

- **Method 1:** Deliberately leave an idle time of ten bits or more by delaying the time between the transmission of the last frame of data in the previous block and the transmission of the address frame of the new block.
- **Method 2:** The SCI port first sets the TXWAKE bit (SCICTL1, bit 3) to 1 before writing to the SCITXBUF register. This sends an idle time of exactly 11 bits. In this method, the serial communications line is not idle any longer than necessary. (A don't care byte has to be written to SCITXBUF after setting TXWAKE, and before sending the address, so as to transmit the idle time.)

### 23.8.3 Wake-Up Temporary (WUT) Flag

Associated with the TXWAKE bit is the wake-up temporary (WUT) flag. WUT is an internal flag, double-buffered with TXWAKE. When TXSHF is loaded from SCITXBUF, WUT is loaded from TXWAKE, and the TXWAKE bit is cleared to 0. This arrangement is shown in [Figure 23-5](#).



**Figure 23-5. Double-Buffered WUT and TXSHF**

#### 23.8.3.1 Sending a Block Start Signal

To send out a block-start signal of exactly one frame time during a sequence of block transmissions:

1. Write a 1 to the TXWAKE bit.
2. Write a data word (content not important: a don't care) to the SCITXBUF register (transmit data buffer) to send a block-start signal. (The first data word written is suppressed while the block-start signal is sent out and ignored after that.) When the TXSHF (transmit shift register) is free again, SCITXBUF contents are shifted to TXSHF, the TXWAKE value is shifted to WUT, and then TXWAKE is cleared.

Because TXWAKE was set to a 1, the start, data, and parity bits are replaced by an idle period of 11 bits transmitted following the last stop bit of the previous frame.

3. Write a new address value to SCITXBUF.

A don't-care data word must first be written to register SCITXBUF so that the TXWAKE bit value can be shifted to WUT. After the don't-care data word is shifted to the TXSHF register, the SCITXBUF (and TXWAKE, if necessary) can be written to again because TXSHF and WUT are both double-buffered.

### 23.8.4 Receiver Operation

The receiver operates regardless of the SLEEP bit. However, the receiver neither sets RXRDY nor the error status bits, nor does the receiver request a receive interrupt until an address frame is detected.

### 23.9 Address-Bit Multiprocessor Mode

In the address-bit protocol (ADDR/IDLE MODE bit = 1), frames have an extra bit called an address bit that immediately follows the last data bit. The address bit is set to 1 in the first frame of the block and to 0 in all other frames. The idle period timing is irrelevant (see Figure 23-6).

#### 23.9.1 Sending an Address

The TXWAKE bit value is placed in the address bit. During transmission, when the SCITXBUF register and TXWAKE are loaded into the TXSHF register and WUT respectively, TXWAKE is reset to 0 and WUT becomes the value of the address bit of the current frame. Thus, to send an address:


1. Set the TXWAKE bit to 1 and write the appropriate address value to the SCITXBUF register.

When this address value is transferred to the TXSHF register and shifted out, the address bit is sent as a 1. This flags the other processors on the serial link to read the address.

2. Write to SCITXBUF and TXWAKE after TXSHF and WUT are loaded. (Can be written to immediately since both TXSHF and WUT are both double-buffered.)
3. Leave the TXWAKE bit set to 0 to transmit non-address frames in the block.

**Note**

As a general rule, the address-bit format is typically used for data frames of 11 bytes or less. This format adds one bit value (1 for an address frame, 0 for a data frame) to all data bytes transmitted. The idle-line format is typically used for data frames of 12 bytes or more.



**Figure 23-6. Address-Bit Multiprocessor Communication Format**


### 23.10 SCI Communication Format

The SCI asynchronous communication format uses either single line (one way) or two line (two way) communications. In this mode, the frame consists of a start bit, one to eight data bits, an optional even/odd parity bit, and one or two stop bits (shown in Figure 23-7). There are eight SCICLK periods per data bit.

The receiver begins operation on receipt of a valid start bit. A valid start bit is identified by four consecutive internal SCICLK periods of zero bits as shown in Figure 23-7. If any bit is not zero, then the processor starts over and begins looking for another start bit.

For the bits following the start bit, the processor determines the bit value by making three samples in the middle of the bits. These samples occur on the fourth, fifth, and sixth SCICLK periods, and bit-value determination is on a majority (two out of three) basis. Figure 23-7 illustrates the asynchronous communication format for this with a start bit showing where a majority vote is taken.

Since the receiver synchronizes to frames, the external transmitting and receiving devices do not use a synchronized serial clock. The clock can be generated locally.




**Figure 23-7. SCI Asynchronous Communications Format**

### 23.10.1 Receiver Signals in Communication Modes

Figure 23-8 illustrates an example of receiver signal timing that assumes the following conditions:

- Address-bit wake-up mode (address bit does not appear in idle-line mode)
- Six bits per character



**Figure 23-8. SCI RX Signals in Communication Modes**


**Notes:**

1. Flag bit RXENA (SCICTL1, bit 0) goes high to enable the receiver.
2. Data arrives on the SCIRXD pin, start bit detected.
3. Data is shifted from RXSHF to the receiver buffer register (SCIRXBUF); an interrupt is requested. Flag bit RXRDY (SCIRXST, bit 6) goes high to signal that a new character has been received.
4. The program reads SCIRXBUF; flag RXRDY is automatically cleared.
5. The next byte of data arrives on the SCIRXD pin; the start bit is detected, then cleared.
6. Bit RXENA is brought low to disable the receiver. Data continues to be assembled in RXSHF but is not transferred to the receiver buffer register.

### 23.10.2 Transmitter Signals in Communication Modes

Figure 23-9 illustrates an example of transmitter signal timing that assumes the following conditions:

- Address-bit wake-up mode (address bit does not appear in idle-line mode)
- Three bits per character



**Figure 23-9. SCI TX Signals in Communications Mode**

**Notes:**

1. Bit TXENA (SCICTL1, bit 1) goes high, enabling the transmitter to send data.
2. SCITXBUF is written to; thus, (1) the transmitter is no longer empty, and (2) TXRDY goes low.
3. The SCI transfers data to the shift register (TXSHF). The transmitter is ready for a second character (TXRDY goes high), and the transmitter requests an interrupt (to enable an interrupt, bit TX INT ENA — SCICTL2, bit 0 — must be set).
4. The program writes a second character to SCITXBUF after TXRDY goes high (item 3). (TXRDY goes low again after the second character is written to SCITXBUF.)
5. Transmission of the first character is complete. Transfer of the second character to shift register TXSHF begins.
6. Bit TXENA goes low to disable the transmitter; the SCI finishes transmitting the current character.
7. Transmission of the second character is complete; transmitter is empty and ready for new character.

## 23.11 SCI Port Interrupts

The SCI receiver and transmitter can be interrupt controlled. The SCICTL2 register has one flag bit (TXRDY) that indicates active interrupt conditions, and the SCIRXST register has two interrupt flag bits (RXRDY and BRKDT), plus the RX ERROR interrupt flag that is a logical-OR of the FE, OE, BRKDT, and PE conditions. The transmitter and receiver have separate interrupt-enable bits. When not enabled, the interrupts are not asserted; however, the condition flags remain active, reflecting transmission and receipt status.

The SCI has independent peripheral interrupt vectors for the receiver and transmitter. Peripheral interrupt requests can be either high priority or low priority. This is indicated by the priority bits that are output from the peripheral to the PIE controller. When both RX and TX interrupt requests are made at the same priority level, the receiver always has higher priority than the transmitter, reducing the possibility of receiver overrun.

The operation of peripheral interrupts is described in the Peripheral Interrupts section of the *System Control and Interrupts* chapter.

- If the RX/BK INT ENA bit (SCICTL2, bit 1) is set, the receiver peripheral interrupt request is asserted when one of the following events occurs:
  - The SCI receives a complete frame and transfers the data in the RXSHF register to the SCIRXBUF register. This action sets the RXRDY flag (SCIRXST, bit 6) and initiates an interrupt.
  - A break detect condition occurs (the SCIRXD is low for 9.625 bit periods following a missing stop bit). This action sets the BRKDT flag bit (SCIRXST, bit 5) and initiates an interrupt.
- If the TX INT ENA bit (SCICTL2.0) is set, the transmitter peripheral interrupt request is asserted whenever the data in the SCITXBUF register is transferred to the TXSHF register, indicating that the CPU can write to SCITXBUF; this action sets the TXRDY flag bit (SCICTL2, bit 7) and initiates an interrupt.

---

### Note

Interrupt generation due to the RXRDY and BRKDT bits is controlled by the RX/BK INT ENA bit (SCICTL2, bit 1). Interrupt generation due to the RX ERROR bit is controlled by the RX ERR INT ENA bit (SCICTL1, bit 6).

---

### 23.11.1 Break Detect

A "break" signal (also called a "break detect" or "break sequence") can be sent to the module to signal to the bus a specific condition. This break signal is defined as a low pulse of a certain amount of time, typically at least 1 packet wide (including a missed stop bit). The SCI has two main methods for detecting a "break" signal sent on the line, with certain limitations for each.

The first for break detect method involves reading the SCIRXST.BRKDT bit. A break condition that triggers the BRKDT bit occurs when the SCI receiver data line (SCIRXD) remains continuously low for at least 9.625 bits, beginning after a missing first stop bit. If the SCIRX line goes high at any point during the 9.625 bits then the SCI does not flag a break detect. To trigger the first stop bit missed, the typical method is to hold the RX line low for:

- 1 start bit
- 8 data bits
- (optional) 1 address bit
- (optional) 1 parity bit
- 1 stop bit
- 9.625 bits of additional time held low

This is a total of 19.625 (systems using no parity or address bit), 20.625 (systems using either parity or address bit but not both), or 21.625 (systems using both parity and address bit) bit times held low.

The second method for break detect is to instead use the SCIRXST.FE, SCIRXST.PE and SCIRXBUF.SAR bits to detect a break signal of 10 or 11 bits of low. ISR code can use the following combination of flags and received data to determine if a break detect occurred:

- Break signal = 11 bits low (requires parity enabled)
  - FE == 1
  - PE == 1 for odd parity, PE == 0 for even parity
  - SCIRXBUF.SAR (received character) == 0x00
- Break signal = 10 bits low (requires parity disabled)
  - FE == 1
  - SCIRXBUF.SAR (received character) == 0x00

### 23.12 SCI Baud Rate Calculations

The internally generated serial clock is determined by the low-speed peripheral clock (LSPCLK) and the baud-select registers. The SCI uses the 16-bit value of the baud-select registers to select one of the 64K different serial clock rates possible for a given LSPCLK.

See the bit descriptions in the baud-select registers, for the formula to use when calculating the SCI asynchronous baud. [Table 23-3](#) shows the baud-select values for common SCI bit rates. LSPCLK/16 is the maximum baud rate. For example, if LSPCLK is 100MHz, then the maximum baud rate is 6.25Mbps.

**Table 23-3. Asynchronous Baud Register Values for Common SCI Bit Rates**

Baud Rate	LSPCLK Clock Frequency, 100MHz		
	BRR	Actual Baud Rate	% Error
2400	5207 (1457h)	2400	0
4800	2603 (A2Bh)	4800	0
9600	1301 (515h)	9601	0.01
19200	650 (28Ah)	19201	0.01
38400	324 (144h)	38462	0.16



## 23.13 SCI Enhanced Features


The C28x SCI features autobaud detection and transmit/receive FIFO. The following section explains the FIFO operation.

### 23.13.1 SCI FIFO Description

The following steps explain the FIFO features and help with programming the SCI with FIFOs.

1. **Reset.** At reset the SCI powers up in standard SCI mode and the FIFO function is disabled. The FIFO registers SCIFFTX, SCIFFRX, and SCIFFCT remain inactive.
2. **Standard SCI.** The standard SCI modes work normally with TXINT/RXINT interrupts as the interrupt source for the module.
3. **FIFO enable.** FIFO mode is enabled by setting the SCIFFEN bit in the SCIFFTX register. SCIRST can reset the FIFO mode at any stage of the operation.
4. **Active registers.** All the SCI registers and SCI FIFO registers (SCIFFTX, SCIFFRX, and SCIFFCT) are active.
5. **Interrupts.** FIFO mode has two interrupts; transmit FIFO (TXINT) and receive FIFO (RXINT). The RXINT is the common interrupt for SCI FIFO receive, receive error, and receive FIFO overflow conditions. The TXINT of the standard SCI is disabled and this interrupt serves as SCI transmit FIFO interrupt.
6. **Buffers.** Transmit and receive buffers are supplemented with two 16-level FIFOs. The transmit FIFO registers are 8-bits wide and receive FIFO registers are 10-bits wide. The one-word transmit buffer (SCITXBUF) of the standard SCI functions as a transition buffer before the transmit FIFO and shift register. SCITXBUF is loaded into either the FIFO (when FIFO is enabled) or the TXSHF (when FIFO is disabled). When FIFO is enabled, SCITXBUF loads into the FIFO only after the last bit of the shift register is shifted out, so SCITXBUF cannot be treated as an additional level of buffer. With the FIFO enabled, TXSHF is directly loaded from the FIFO (not TXBUF) after an optional delay value (SCIFFCT). When FIFO mode is enabled for SCI, characters written to SCITXBUF are queued in to SCI-TXFIFO and the characters received in SCI-RXFIFO can be read using SCIRXBUF.
7. **Delayed transfer.** The rate that words in the FIFO are transferred to the transmit shift register is programmable. The SCIFFCT register bits (7–0) FFTXDLY7–FFTXDLY0 define the delay between the word transfer. The delay is defined in the number SCI baud clock cycles. The 8 bit register can define a minimum delay of 0 baud clock cycles and a maximum of 256-baud clock cycles. With zero delay, the SCI module can transmit data in continuous mode with the FIFO words shifting out back to back. With the 256 clock delay the SCI module can transmit data in a maximum delayed mode with the FIFO words shifting out with a delay of 256 baud clocks between each words. The programmable delay facilitates communication with slow SCI/UARTs with little CPU intervention.
8. **FIFO status bits.** Both the transmit and receive FIFOs have status bits TXFFST or RXFFST (bits 12–8) that define the number of words available in the FIFOs at any time. The transmit FIFO reset bit TXFIFO and receive reset bit RXFIFO reset the FIFO pointers to zero when these bits are cleared to 0. The FIFOs resumes operation from start once these bits are set to 1.
9. **Programmable interrupt levels.** Both transmit and receive FIFO can generate CPU interrupts. The interrupt trigger is generated whenever the transmit FIFO status bits TXFFST (bits 12–8) match (less than or equal to) the interrupt trigger level bits TXFFIL (bits 4–0). This provides a programmable interrupt trigger for transmit and receive sections of the SCI. Default value for these trigger level bits is 0x11111 for receive FIFO and 0x00000 for transmit FIFO, respectively.

Figure 23-10 and Table 23-4 explain the operation/configuration of SCI interrupts in nonFIFO/FFO mode.


**Figure 23-10. SCI FIFO Interrupt Flags and Enable Logic**
**Table 23-4. SCI Interrupt Flags**

FIFO Options <sup>(1)</sup>	SCI Interrupt Source	Interrupt Flags	Interrupt Enables	FIFO Enable SCIFFENA	Interrupt Line
SCI without FIFO	Receive error	RXERR <sup>(2)</sup>	RXERRINTENA	0	RXINT
	Receive break	BRKDT	RX/BKINTENA	0	RXINT
	Data receive	RXRDY	RX/BKINTENA	0	RXINT
	Transmit empty	TXRDY	TXINTENA	0	TXINT
SCI with FIFO	Receive error and receive break	RXERR	RXERRINTENA	1	RXINT
	FIFO receive	RXFFIL	RXFFIENA	1	RXINT
	Transmit empty	TXFFIL	TXFFIENA	1	TXINT
Auto-baud	Auto-baud detected	ABD	Don't care	x	TXINT

(1) FIFO mode TXSHF is directly loaded after delay value, TXBUF is not used.

(2) RXERR can be set by BRKDT, FE, OE, PE flags. In FIFO mode, BRKDT interrupt is only through RXERR flag.

### 23.13.2 SCI Auto-Baud

Most SCI modules do not have an auto-baud detect logic built-in hardware. These SCI modules are integrated with embedded controllers whose clock rates are dependent on PLL reset values. Often embedded controller clocks change after final design. In the enhanced feature set this module supports an autobaud-detect logic in hardware. The following section explains the enabling sequence for autobaud-detect feature.

### 23.13.3 Autobaud-Detect Sequence

Bits ABD and CDC in SCIFFCT control the autobaud logic. The SCIRST bit can be enabled to make autobaud logic work.

If ABD is set while CDC is 1, which indicates auto-baud alignment, SCI transmit FIFO interrupt occurs (TXINT). After the interrupt service, the CDC bit must be cleared by software. If CDC remains set even after interrupt service, there can be no repeat interrupts.

1. Enable autobaud-detect mode for the SCI by setting the CDC bit (bit 13) in SCIFFCT and clearing the ABD bit (bit 15) by writing a 1 to ABDCLR bit (bit 14).
2. Initialize the baud register to be 1 or less than a baud rate limit of 500Kbps.
3. Allow SCI to receive either character "A" or "a" from a host at the desired baud rate. If the first character is either "A" or "a", the autobaud-detect hardware detects the incoming baud rate and sets the ABD bit.
4. The auto-detect hardware updates the baud rate register with the equivalent baud value hex. The logic also generates an interrupt to the CPU.
5. Respond to the interrupt clear ADB bit by writing a 1 to ABD CLR (bit 14) of SCIFFCT register and disable further autobaud locking by clearing CDC bit by writing a 0.
6. Read the receive buffer for character "A" or "a" to empty the buffer and buffer status.
7. If ABD is set while CDC is 1, which indicates autobaud alignment, the SCI transmit FIFO interrupt occurs (TXINT). After the interrupt service, the CDC bit must be cleared by software.

---

#### Note

At higher baud rates, the slew rate of the incoming data bits can be affected by transceiver and connector performance. While normal serial communications can work well, this slew rate can limit reliable autobaud detection at higher baud rates (typically beyond 100k baud) and cause the auto-baudlock feature to fail.

To avoid this, the following is recommended:

- Achieve a baud-lock between the host and C28x SCI boot loader using a lower baud rate.
  - The host can then handshake with the loaded C28x application to set the SCI baud rate register to the desired higher baud rate.
-

## 23.14 Software

### 23.14.1 SCI Registers to Driverlib Functions

**Table 23-5. SCI Registers to Driverlib Functions**

File	Driverlib Function
<b>SCICCR</b>	
sci.c	SCI_setConfig
sci.h	SCI_setParityMode
sci.h	SCI_getParityMode
sci.h	SCI_setAddrMultiProcessorMode
sci.h	SCI_setIdleMultiProcessorMode
sci.h	SCI_getConfig
sci.h	SCI_enableLoopback
sci.h	SCI_disableLoopback
<b>SCICTL1</b>	
sci.c	SCI_enableInterrupt
sci.c	SCI_disableInterrupt
sci.c	SCI_setWakeFlag
sci.h	SCI_enableModule
sci.h	SCI_disableModule
sci.h	SCI_enableTxModule
sci.h	SCI_disableTxModule
sci.h	SCI_enableRxModule
sci.h	SCI_disableRxModule
sci.h	SCI_enableSleepMode
sci.h	SCI_disableSleepMode
sci.h	SCI_performSoftwareReset
<b>SCIHBAUD</b>	
sci.c	SCI_setConfig
sci.c	SCI_setBaud
sci.h	SCI_lockAutobaud
sci.h	SCI_getConfig
<b>SCILBAUD</b>	
sci.c	SCI_setConfig
sci.c	SCI_setBaud
sci.h	SCI_lockAutobaud
sci.h	SCI_getConfig
<b>SCICTL2</b>	
sci.c	SCI_enableInterrupt
sci.c	SCI_disableInterrupt
sci.c	SCI_getInterruptStatus
sci.h	SCI_isSpaceAvailableNonFIFO
sci.h	SCI_isTransmitterBusy
<b>SCIRXST</b>	
sci.c	SCI_getInterruptStatus
sci.h	SCI_isDataAvailableNonFIFO
sci.h	SCI_getRxStatus

**Table 23-5. SCI Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>SCIRXEMU</b>	
-	
<b>SCIRXBUF</b>	
sci.c	SCI_readCharArray
sci.h	SCI_readCharBlockingFIFO
sci.h	SCI_readCharBlockingNonFIFO
sci.h	SCI_readCharNonBlocking
<b>SCITXBUF</b>	
sci.c	SCI_writeCharArray
sci.h	SCI_writeCharBlockingFIFO
sci.h	SCI_writeCharBlockingNonFIFO
sci.h	SCI_writeCharNonBlocking
<b>SCIFFTX</b>	
sci.c	SCI_enableInterrupt
sci.c	SCI_disableInterrupt
sci.c	SCI_getInterruptStatus
sci.c	SCI_clearInterruptStatus
sci.h	SCI_setFIFOInterruptLevel
sci.h	SCI_getFIFOInterruptLevel
sci.h	SCI_disableModule
sci.h	SCI_enableFIFO
sci.h	SCI_disableFIFO
sci.h	SCI_isFIFOEnabled
sci.h	SCI_resetTxFIFO
sci.h	SCI_resetChannels
sci.h	SCI_getTxFIFOStatus
sci.h	SCI_isTransmitterBusy
<b>SCIFFRX</b>	
sci.c	SCI_enableInterrupt
sci.c	SCI_disableInterrupt
sci.c	SCI_getInterruptStatus
sci.c	SCI_clearInterruptStatus
sci.h	SCI_setFIFOInterruptLevel
sci.h	SCI_getFIFOInterruptLevel
sci.h	SCI_enableFIFO
sci.h	SCI_resetRxFIFO
sci.h	SCI_getRxFIFOStatus
sci.h	SCI_getOverflowStatus
sci.h	SCI_clearOverflowStatus
<b>SCIFFCT</b>	
sci.h	SCI_lockAutobaud
<b>SCIPRI</b>	
-	

## 23.14.2 SCI Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
 C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/sci

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

### 23.14.2.1 Tune Baud Rate via UART Example

FILE: `baud_tune_via_uart.c`

This example demonstrates the process of tuning the UART/SCI baud rate of a C2000 device based on the UART input from another device. As UART does not have a clock signal, reliable communication requires baud rates to be reasonably matched. This example addresses cases where a clock mismatch between devices is greater than is acceptable for communications, requiring baud compensation between boards. As reliable communication only requires matching the EFFECTIVE baud rate, it does not matter which of the two boards executes the tuning (the board with the less-accurate clock source does not need to be the one to tune; as long as one of the two devices tunes to the other, then proper communication can be established).

To tune the baud rate of this device, SCI data (of the desired baud rate) must be sent to this device. The input SCI baud rate must be within the +/- MARGINPERCENT of the TARGETBAUD chosen below. These two variables are defined below, and should be chosen based on the application requirements. Higher MARGINPERCENT will allow more data to be considered "correct" in noisy conditions, and may decrease accuracy. The TARGETBAUD is what was expected to be the baud rate, but due to clock differences, needs to be tuned for better communication robustness with the other device.

NOTE: Lower baud rates have more granularity in register options, and therefore tuning is more affective at these speeds.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the `.syscfg` file the board you're using. At any time you can select another device to migrate this example. *External Connections* for Control Card

- SCIA\_RX/eCAP1 is on GPIO9, connect to incoming SCI communications
- SCIA\_TX is on GPIO8, for observation externally

#### Watch Variables

- *avgBaud* - Baud rate that was detected and set after tuning

### 23.14.2.2 SCI FIFO Digital Loop Back

FILE: `sci_ex1_loopback.c`

This program uses the internal loop back test mode of the peripheral. Other than boot mode pin configuration, no other hardware configuration is required. The pinmux and SCI modules are configured through the `sysconfig` file.

This test uses the loopback test mode of the SCI module to send characters starting with 0x00 through 0xFF. The test will send a character and then check the receive buffer for a correct match.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the `.syscfg` file the board you're using. At any time you can select another device to migrate this example. *Watch Variables*

- *loopCount* - Number of characters sent
- *errorCount* - Number of errors detected
- *sendChar* - Character sent
- *receivedChar* - Character received

### 23.14.2.3 SCI Digital Loop Back with Interrupts

FILE: `sci_ex2_loopback_interrupts.c`

This test uses the internal loop back test mode of the peripheral. Other than boot mode pin configuration, no other hardware configuration is required. Both interrupts and the SCI FIFOs are used.

A stream of data is sent and then compared to the received stream. The SCI-A sent data looks like this:

```
00 01
01 02
02 03
```

....

```
FE FF
FF 00
etc..
```

The pattern is repeated forever.

#### *Watch Variables*

- *sDataA* - Data being sent
- *rDataA* - Data received
- *rDataPointA* - Keep track of where we are in the data stream. This is used to check the incoming data

#### **23.14.2.4 SCI Echoback**

FILE: sci\_ex3\_echoback.c

This test receives and echo-backs data through the SCI-A port.

A terminal such as 'putty' can be used to view the data from the SCI and to send information to the SCI. Characters received by the SCI port are sent back to the host.

*Running the Application* Open a COM port with the following settings using a terminal:

- Find correct COM port
- Bits per second = 9600
- Data Bits = 8
- Parity = None
- Stop Bits = 1
- Hardware Control = None

The program will print out a greeting and then ask you to enter a character which it will echo back to the terminal.

#### *Watch Variables*

- *loopCounter* - the number of characters sent

#### *External Connections*

Connect the USB cable from Control card J1:A to PC

#### **23.14.2.5 stdout redirect example**

FILE: sci\_ex4\_stdout\_redirect.c This test transmits data through the SCI-A port to a terminal

A terminal such as 'putty' can be used to view the data from the SCI. Characters received by the SCI port are sent back to the host.

*Running the Application* Open a COM port with the following settings using a terminal:

- Find correct COM port
- Bits per second = 9600
- Data Bits = 8
- Parity = None
- Stop Bits = 1
- Hardware Control = None

The program will print out three sentences: one to the SCIA, one to CCS, and a final one to SCIA.

#### *External Connections*

Connect the SCI-A port to a PC via a transceiver and cable.

- *DEVICE\_GPIO\_PIN\_SCIRXDA* is *SCI\_A-RXD* (Connect to Pin3, PC-TX, of serial DB9 cable)

- DEVICE\_GPIO\_PIN\_SCITXDA is SCI\_A-TXD (Connect to Pin2, PC-RX, of serial DB9 cable)

## 23.15 SCI Registers

This Section describes the SCI Registers.

### 23.15.1 SCI Base Address Table

**Table 23-6. SCI Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
SciaRegs	<a href="#">SCI_REGS</a>	SCIA_BASE	0x0000_7200	YES	-	-	YES
ScibRegs	<a href="#">SCI_REGS</a>	SCIB_BASE	0x0000_7210	YES	-	-	YES
ScicRegs	<a href="#">SCI_REGS</a>	SCIC_BASE	0x0000_7220	YES	-	-	YES



### 23.15.2 SCI\_REGS Registers

Table 23-7 lists the memory-mapped registers for the SCI\_REGS registers. All register offset addresses not listed in Table 23-7 should be considered as reserved locations and the register contents should not be modified.

**Table 23-7. SCI\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	SCICCR	Communications control register		<a href="#">Go</a>
1h	SCICTL1	Control register 1		<a href="#">Go</a>
2h	SCIHBAUD	Baud rate (high) register		<a href="#">Go</a>
3h	SCILBAUD	Baud rate (low) register		<a href="#">Go</a>
4h	SCICTL2	Control register 2		<a href="#">Go</a>
5h	SCIRXST	Receive status register		<a href="#">Go</a>
6h	SCIRXEMU	Receive emulation buffer register		<a href="#">Go</a>
7h	SCIRXBUF	Receive data buffer		<a href="#">Go</a>
9h	SCITXBUF	Transmit data buffer		<a href="#">Go</a>
Ah	SCIFFTX	FIFO transmit register		<a href="#">Go</a>
Bh	SCIFFRX	FIFO receive register		<a href="#">Go</a>
Ch	SCIFFCT	FIFO control register		<a href="#">Go</a>
Fh	SCIPRI	SCI priority control		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 23-8 shows the codes that are used for access types in this section.

**Table 23-8. SCI\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 23.15.2.1 SCICCR Register (Offset = 0h) [Reset = 0000h]

SCICCR is shown in [Figure 23-11](#) and described in [Table 23-9](#).

Return to the [Summary Table](#).

SCICCR defines the character format, protocol, and communications mode used by the SCI.

**Figure 23-11. SCICCR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
STOPBITS	PARITY	PARITYENA	LOOPBKENA	ADDRIDLE_MODE	SCICHAR		
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		

**Table 23-9. SCICCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	STOPBITS	R/W	0h	SCI number of stop bits. This bit specifies the number of stop bits transmitted. The receiver checks for only one stop bit. Reset type: SYSRSn 0h (R/W) = One stop bit 1h (R/W) = Two stop bits
6	PARITY	R/W	0h	SCI parity odd/even selection. If the PARITY ENABLE bit (SCICCR, bit 5) is set, PARITY (bit 6) designates odd or even parity (odd or even number of bits with the value of 1 in both transmitted and received characters). Reset type: SYSRSn 0h (R/W) = Odd parity 1h (R/W) = Even parity
5	PARITYENA	R/W	0h	SCI parity enable. This bit enables or disables the parity function. If the SCI is in the addressbit multiprocessor mode (set using bit 3 of this register), the address bit is included in the parity calculation (if parity is enabled). For characters of less than eight bits, the remaining unused bits should be masked out of the parity calculation. Reset type: SYSRSn 0h (R/W) = Parity disabled no parity bit is generated during transmission or is expected during reception 1h (R/W) = Parity is enabled
4	LOOPBKENA	R/W	0h	Loop Back test mode enable. This bit enables the Loop Back test mode where the Tx pin is internally connected to the Rx pin. Reset type: SYSRSn 0h (R/W) = Loop Back test mode disabled 1h (R/W) = Loop Back test mode enabled

**Table 23-9. SCICCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	ADDRIDLE_MODE	R/W	0h	<p>SCI multiprocessor mode control bit.</p> <p>This bit selects one of the multiprocessor protocols. Multiprocessor communication is different from the other communication modes because it uses SLEEP and TXWAKE functions (bits SCICTL1, bit 2 and SCICTL1, bit 3, respectively). The idle-line mode is usually used for normal communications because the address-bit mode adds an extra bit to the frame. The idle-line mode does not add this extra bit and is compatible with RS-232 type communications.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Idle-line mode protocol selected 1h (R/W) = Address-bit mode protocol selected</p>
2-0	SCICCHAR	R/W	0h	<p>Character-length control bits 2-0.</p> <p>These bits select the SCI character length from one to eight bits. Characters of less than eight bits are right-justified in SCIRXBUF and SCIRXEMU and are padded with leading zeros in SCIRXBUF. SCITXBUF doesn't need to be padded with leading zeros.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCICCHAR_LENGTH_1 1h (R/W) = SCICCHAR_LENGTH_2 2h (R/W) = SCICCHAR_LENGTH_3 3h (R/W) = SCICCHAR_LENGTH_4 4h (R/W) = SCICCHAR_LENGTH_5 5h (R/W) = SCICCHAR_LENGTH_6 6h (R/W) = SCICCHAR_LENGTH_7 7h (R/W) = SCICCHAR_LENGTH_8</p>

### 23.15.2.2 SCICTL1 Register (Offset = 1h) [Reset = 0000h]

SCICTL1 is shown in [Figure 23-12](#) and described in [Table 23-10](#).

Return to the [Summary Table](#).

SCICTL1 controls the receiver/transmitter enable, TXWAKE and SLEEP functions, and the SCI software reset.

**Figure 23-12. SCICTL1 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	RXERRINTENA	SWRESET	RESERVED	TXWAKE	SLEEP	TXENA	RXENA
R-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 23-10. SCICTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6	RXERRINTENA	R/W	0h	SCI receive error interrupt enable. Setting this bit enables an interrupt if the RX ERROR bit (SCIRXST, bit 7) becomes set because of errors occurring. Reset type: SYSRSn 0h (R/W) = Receive error interrupt disabled 1h (R/W) = Receive error interrupt enabled
5	SWRESET	R/W	0h	SCI software reset (active low). Writing a 0 to this bit initializes the SCI state machines and operating flags (registers SCICTL2 and SCIRXST) to the reset condition. This reset will not reset the FIFO pointers or flush out the data in TX/RX FIFO. If you need to clear the FIFO then perform SWRESET + TXFFINT + RXFFINT or refer to a channel reset SCIFFTX[SCIRST]. The SW RESET bit does not affect any of the configuration bits. All affected logic is held in the specified reset state until a 1 is written to SW RESET (the bit values following a reset are shown beneath each register diagram in this section). Thus, after a system reset, re-enable the SCI by writing a 1 to this bit. Clear this bit after a receiver break detect (BRKDT flag, bit SCIRXST, bit 5). SW RESET affects the operating flags of the SCI, but it neither affects the configuration bits nor restores the reset values. Once SW RESET is asserted, the flags are frozen until the bit is deasserted. The affected flags are as follows: Value After SW SCI Flag Register Bit RESET 1 TXRDY SCICTL2, bit 7 1 TX EMPTY SCICTL2, bit 6 0 RXWAKE SCIRXST, bit 1 0 PE SCIRXST, bit 2 0 OE SCIRXST, bit 3 0 FE SCIRXST, bit 4 0 BRKDT SCIRXST, bit 5 0 RXRDY SCIRXST, bit 6 0 RX ERROR SCIRXST, bit 7 Reset type: SYSRSn 0h (R/W) = Writing a 0 to this bit initializes the SCI state machines and operating flags (registers SCICTL2 and SCIRXST) to the reset condition. 1h (R/W) = After a system reset, re-enable the SCI by writing a 1 to this bit. There is no time requirement to meet before writing a one to this bit after writing a zero.
4	RESERVED	R	0h	Reserved

**Table 23-10. SCICTL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	TXWAKE	R/W	0h	<p>SCI transmitter wake-up method select.</p> <p>The TXWAKE bit controls selection of the data-transmit feature, depending on which transmit mode (idle-line or address-bit) is specified at the ADDR/IDLE MODE bit (SCICCR, bit 3)</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Transmit feature is not selected. In idle-line mode: write a 1 to TXWAKE, then write data to register SCITXBUF to generate an idle period of 11 data bits In address-bit mode: write a 1 to TXWAKE, then write data to SCITXBUF to set the address bit for that frame to 1</p> <p>1h (R/W) = Transmit feature selected is dependent on the mode, idle-line or address-bit: TXWAKE is not cleared by the SW RESET bit (SCICTL1, bit 5)</p> <p>it is cleared by a system reset or the transfer of TXWAKE to the WUT flag.</p>
2	SLEEP	R/W	0h	<p>SCI sleep.</p> <p>The TXWAKE bit controls selection of the data-transmit feature, depending on which transmit mode (idle-line or address-bit) is specified at the ADDR/IDLE MODE bit (SCICCR, bit 3). In a multiprocessor configuration, this bit controls the receiver sleep function. Clearing this bit brings the SCI out of the sleep mode. The receiver still operates when the SLEEP bit is set however, operation does not update the receiver buffer ready bit (SCIRXST, bit 6, RXRDY) or the error status bits (SCIRXST, bit 5-2: BRKDT, FE, OE, and PE) unless the address byte is detected. SLEEP is not cleared when the address byte is detected.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Sleep mode disabled</p> <p>1h (R/W) = Sleep mode enabled</p>
1	TXENA	R/W	0h	<p>SCI transmitter enable.</p> <p>Data is transmitted through the SCITXD pin only when TXENA is set. If reset, transmission is halted but only after all data previously written to SCITXBUF has been sent. Data written into SCITXBUF when TXENA is disabled will not be transmitted even if the TXENA is enabled later.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Transmitter disabled</p> <p>1h (R/W) = Transmitter enabled</p>
0	RXENA	R/W	0h	<p>SCI receiver enable.</p> <p>Data is received on the SCIRXD pin and is sent to the receiver shift register and then the receiver buffers. This bit enables or disables the receiver (transfer to the buffers).</p> <p>Clearing RXENA stops received characters from being transferred to the two receiver buffers and also stops the generation of receiver interrupts. However, this will not stop RX errors from triggering interrupts. To disable interrupts from RX errors use the RXERRINTENA bit. To stop propagation of the BRKDT interrupt use the RXBKINTENA bit.</p> <p>The receiver shift register can continue to assemble characters even while RXENA is cleared. Thus, if RXENA is set during the reception of a character, the complete character will be transferred into the receiver buffer registers, SCIRXEMU and SCIRXBUF.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Prevent received characters from transfer into the SCIRXEMU and SCIRXBUF receiver buffers</p> <p>1h (R/W) = Send received characters to SCIRXEMU and SCIRXBUF</p>

### 23.15.2.3 SCIHBAUD Register (Offset = 2h) [Reset = 0000h]

SCIHBAUD is shown in [Figure 23-13](#) and described in [Table 23-11](#).

Return to the [Summary Table](#).

The values in SCIHBAUD and SCILBAUD specify the baud rate for the SCI.

**Figure 23-13. SCIHBAUD Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
BAUD							
R/W-0h							

**Table 23-11. SCIHBAUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	BAUD	R/W	0h	SCI 16-bit baud selection Registers SCIHBAUD (MSbyte). The internally-generated serial clock is determined by the low speed peripheral clock (LSPCLK) signal and the two baud-select registers. The SCI uses the 16-bit value of these registers to select one of 64K serial clock rates for the communication modes. $BRR = (SCIHBAUD \ll 8) + (SCILBAUD)$ The SCI baud rate is calculated using the following equation: SCI Asynchronous Baud = $LSPCLK / ((BRR + 1) * 8)$ Alternatively, $BRR = LSPCLK / (SCI \text{ Asynchronous Baud} * 8) - 1$ Note that the above formulas are applicable only when $0 < BRR < 65536$ . If $BRR = 0$ , then SCI Asynchronous Baud = $LSPCLK / 16$ Where: BRR = the 16-bit value (in decimal) in the baud-select registers Reset type: SYSRSn

### 23.15.2.4 SCILBAUD Register (Offset = 3h) [Reset = 0000h]

SCILBAUD is shown in [Figure 23-14](#) and described in [Table 23-12](#).

Return to the [Summary Table](#).

The values in SCIHBAUD and SCILBAUD specify the baud rate for the SCI.

**Figure 23-14. SCILBAUD Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
BAUD							
R/W-0h							

**Table 23-12. SCILBAUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	BAUD	R/W	0h	See SCIHBAUD Detailed Description Reset type: SYSRSn

### 23.15.2.5 SCICTL2 Register (Offset = 4h) [Reset = 00C0h]

SCICTL2 is shown in [Figure 23-15](#) and described in [Table 23-13](#).

Return to the [Summary Table](#).

SCICTL2 enables the receive-ready, break-detect, and transmit-ready interrupts as well as transmitter-ready and -empty flags.

**Figure 23-15. SCICTL2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
TXRDY	TXEMPTY	RESERVED				RXBKINTENA	TXINTENA
R-1h	R-1h	R-0h				R/W-0h	R/W-0h

**Table 23-13. SCICTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	TXRDY	R	1h	Transmitter buffer register ready flag. When set, this bit indicates that the transmit data buffer register, SCITXBUF, is ready to receive another character. Writing data to the SCITXBUF automatically clears this bit. When set, this flag asserts a transmitter interrupt request if the interrupt-enable bit, TX INT ENA (SCICTL2.0), is also set. TXRDY is set to 1 by enabling the SW RESET bit (SCICTL1.5) or by a system reset. Reset type: SYSRSn 0h (R/W) = SCITXBUF is full 1h (R/W) = SCITXBUF is ready to receive the next character
6	TXEMPTY	R	1h	Transmitter empty flag. This flag's value indicates the contents of the transmitter's buffer register (SCITXBUF) and shift register (TXSHF). An active SW RESET (SCICTL1.5), or a system reset, sets this bit. This bit does not cause an interrupt request. Reset type: SYSRSn 0h (R/W) = Transmitter buffer or shift register or both are loaded with data 1h (R/W) = Transmitter buffer and shift registers are both empty
5-2	RESERVED	R	0h	Reserved
1	RXBKINTENA	R/W	0h	Receiver-buffer/break interrupt enable. This bit controls the interrupt request caused by either the RXRDY flag or the BRKDT flag (bits SCIRXST.6 and .5) being set. However, RX/BK INT ENA does not prevent the setting of these flags. Reset type: SYSRSn 0h (R/W) = Disable RXRDY/BRKDT interrupt 1h (R/W) = Enable RXRDY/BRKDT interrupt



**Table 23-13. SCICTL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	TXINTENA	R/W	0h	<p>SCITXBUF-register interrupt enable.</p> <p>This bit controls the interrupt request caused by the setting of TXRDY flag bit (SCICTL2.7). However, it does not prevent the TXRDY flag from being set (which indicates SCITXBUF is ready to receive another character).</p> <p>0 Disable TXRDY interrupt 1 Enable TXRDY interrupt.</p> <p>In non-FIFO mode, a dummy (or a valid) data has to be written to SCITXBUF for the first transmit interrupt to occur. This is the case when you enable the transmit interrupt for the first time and also when you re-enable (disable and then enable) the transmit interrupt. If TXINTENA is enabled after writing the data to SCITXBUF, it will not generate an interrupt.</p> <p>Reset type: SYSRSn 0h (R/W) = Disable TXRDY interrupt 1h (R/W) = Enable TXRDY interrupt</p>

### 23.15.2.6 SCIRXST Register (Offset = 5h) [Reset = 0000h]

SCIRXST is shown in [Figure 23-16](#) and described in [Table 23-14](#).

Return to the [Summary Table](#).

SCIRXST contains seven bits that are receiver status flags (two of which can generate interrupt requests). Each time a complete character is transferred to the receiver buffers (SCIRXEMU and SCIRXBUF), the status flags are updated.

**Figure 23-16. SCIRXST Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RXERROR	RXRDY	BRKDT	FE	OE	PE	RXWAKE	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 23-14. SCIRXST Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	RXERROR	R	0h	SCI receiver error flag. The RX ERROR flag indicates that one of the error flags in the receiver status register is set. RX ERROR is a logical OR of the break detect, framing error, overrun, and parity error enable flags (bits 5-2: BRKDT, FE, OE, and PE). A 1 on this bit will cause an interrupt if the RX ERR INT ENA bit (SCICTL1.6) is set. This bit can be used for fast error-condition checking during the interrupt service routine. This error flag cannot be cleared directly it is cleared by an active SW RESET, channel reset (SCIRST), or by a system reset. Reset type: SYSRSn 0h (R/W) = No error flags set 1h (R/W) = Error flag(s) set
6	RXRDY	R	0h	SCI receiver-ready flag. When a new character is ready to be read from the SCIRXBUF register, the receiver sets this bit, and a receiver interrupt is generated if the RX/BK INT ENA bit (SCICTL2.1) is a 1. RXRDY is cleared by a reading of the SCIRXBUF register, by an active SW RESET, channel reset (SCIRST), or by a system reset. Reset type: SYSRSn 0h (R/W) = No new character in SCIRXBUF 1h (R/W) = Character ready to be read from SCIRXBUF

**Table 23-14. SCIRXST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	BRKDT	R	0h	<p>SCI break-detect flag.</p> <p>The SCI sets this bit when a break condition occurs. A break condition occurs when the SCI receiver data line (SCIRXD) remains continuously low for at least 9.625 bits, beginning after a missing first stop bit. If the SCIRX line goes high at any point during the 9.625 bits then the SCI will not flag a break detect. In order to trigger the first stop bit missed, the typical method is to hold the RX line low for 1 start bit, 8 data bits, 1 optional address bit, 1 optional parity bit, 1 stop bit, and 9.625 bits of additional time held low. This is a total of 19.625 (no parity/address bit), 20.625 (either parity or address bit), or 21.625 (both parity and address bit) bit times.</p> <p>To instead detect a 'break seq' or 'break sequence' of 11 bits of low voltage level (0), ISR code can use the following combination of flags and received data: FE==1 &amp;&amp; PE==1 &amp;&amp; SCIRXBUF.SAR (received character)==0x00. This assumes parity enabled and odd parity set. With even parity, PE==0 instead. The detection of 11 bits of low/0 can be reduced to 10 bits of low if no parity bit is used (then PE flag does not matter to detect the sequence).</p> <p>The occurrence of a break causes a receiver interrupt to be generated if the RX/BK INT ENA bit is a 1, but it does not cause the receiver buffer to be loaded.</p> <p>A BRKDT interrupt can occur even if the receiver SLEEP bit is set to 1.</p> <p>BRKDT is cleared by an active SW RESET, SCIRST bit, or by a system reset. It is not cleared by receipt of a character after the break is detected.</p> <p>If Break Detect (BRKDT) is set, then RXRDY won't be set and there will be no further interrupts after the first interrupt where there is an error detected if a SW reset, channel reset, or system reset is not performed. In order to receive more characters, the SCI must be reset by toggling the SW RESET bit, channel reset (SCIRST), or by a system reset.</p> <p>NOTE: If your system is susceptible to break detects, ensure that you have a pull-up resistor on the SCI-RX pin to provide proper return-to-high signal behavior and noise immunity.</p> <p>NOTE: To monitor a break detect, place an oscilloscope on the C2000 SCI-RX line and monitor for a low-signal greater than 9.625 bits wide. If this is found and a break is not expected, please correct the software in the other device that is transmitting to this C2000 device. There should never be a low-signal greater than 9.625 bits wide on the SCI-RX line of the C2000 device unless a break detect is being transmitted purposely.</p> <p>Reset type: SYSRSn 0h (R/W) = No break condition 1h (R/W) = Break condition occurred</p>
4	FE	R	0h	<p>SCI framing-error flag.</p> <p>The SCI sets this bit when an expected stop bit is not found. Only the first stop bit is checked. The missing stop bit indicates that synchronization with the start bit has been lost and that the character is incorrectly framed. The FE bit is reset by a clearing of the SW RESET bit, channel reset (SCIRST), or by a system reset. NOTE: FE will be flagged prior to BRKDT, except when RX is in sleep mode. In sleep mode, when there is no RX WAKEUP and RXD line is low for greater than 10 bits, BRKDT will be flagged while FE will not be flagged.</p> <p>Reset type: SYSRSn 0h (R/W) = No framing error detected 1h (R/W) = Framing error detected</p>

**Table 23-14. SCIRXST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	OE	R	0h	SCI overrun-error flag. The SCI sets this bit when a character is transferred into registers SCIRXEMU and SCIRXBUF before the previous character is fully read by the CPU or DMAC. The previous character is overwritten and lost. The OE flag bit is reset by an active SW RESET, channel reset (SCIRST), or a system reset. Reset type: SYSRSn 0h (R/W) = No overrun error detected 1h (R/W) = Overrun error detected
2	PE	R	0h	SCI parity-error flag. This flag bit is set when a character is received with a mismatch between the number of 1s and its parity bit. The address bit is included in the calculation. If parity generation and detection is not enabled, the PE flag is disabled and read as 0. The PE bit is reset by an active SW RESET, channel reset (SCIRST), or a system reset. Reset type: SYSRSn 0h (R/W) = No parity error or parity is disabled 1h (R/W) = Parity error is detected
1	RXWAKE	R	0h	Receiver wake-up-detect flag Reset type: SYSRSn 0h (R/W) = No detection of a receiver wake-up condition 1h (R/W) = A value of 1 in this bit indicates detection of a receiver wake-up condition. In the address-bit multiprocessor mode (SCICCR.3 = 1), RXWAKE reflects the value of the address bit for the character contained in SCIRXBUF. In the idle-line multiprocessor mode, RXWAKE is set if the SCIRXD data line is detected as idle. RXWAKE is a read-only flag, cleared by one of the following: <ul style="list-style-type: none"> <li>- The transfer of the first byte after the address byte to SCIRXBUF (only in non-FIFO mode)</li> <li>- The reading of SCIRXBUF</li> <li>- An active SW RESET</li> <li>- Channel reset (SCIRST)</li> <li>- A system reset</li> </ul>
0	RESERVED	R	0h	Reserved

### 23.15.2.7 SCIRXEMU Register (Offset = 6h) [Reset = 0000h]

SCIRXEMU is shown in [Figure 23-17](#) and described in [Table 23-15](#).

Return to the [Summary Table](#).

Normal SCI data-receive operations read the data received from the SCIRXBUF register. The SCIRXEMU register is used principally by the emulator (EMU) because it can continuously read the data received for screen updates without clearing the RXRDY flag. SCIRXEMU is cleared by a system reset. This is the register that should be used in an emulator watch window to view the contents of the SCIRXBUF register. SCIRXEMU is not physically implemented

it is just a different address location to access the SCIRXBUF register without clearing the RXRDY flag.

**Figure 23-17. SCIRXEMU Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
ERXDT							
R-0h							

**Table 23-15. SCIRXEMU Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	ERXDT	R	0h	Receive emulation buffer data Reset type: SYSRSn

### 23.15.2.8 SCIRXBUF Register (Offset = 7h) [Reset = 0000h]

SCIRXBUF is shown in [Figure 23-18](#) and described in [Table 23-16](#).

Return to the [Summary Table](#).

When the current data received is shifted from RXSHF to the receiver buffer, flag bit RXRDY is set and the data is ready to be read. If the RXBKINTENA bit (SCICTL2.1) is set, this shift also causes an interrupt. When SCIRXBUF is read, the RXRDY flag is reset. SCIRXBUF is cleared by a system reset.

**Figure 23-18. SCIRXBUF Register**

15	14	13	12	11	10	9	8
SCIFFFE	SCIFFPE	RESERVED					
R-0h	R-0h	R-0h					
7	6	5	4	3	2	1	0
SAR							
R-0h							

**Table 23-16. SCIRXBUF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SCIFFFE	R	0h	SCIFFFE. SCI FIFO Framing error flag bit (applicable only if the FIFO is enabled) Note: 'SCIFFFE' is meant to serve as a flag for the specific set of data being received/read in the SCIRXBUF register. Each set of data received into the FIFO will have this information. The 'FE' bit within the SCIRXST register can be thought off as high level error flag where the flag will get set if any data that has been received has a framing error. Reset type: SYSRSn 0h (R/W) = No frame error occurred while receiving the character, in bits 7-0. This bit is associated with the character on the top of the FIFO. 1h (R/W) = A frame error occurred while receiving the character in bits 7-0. This bit is associated with the character on the top of the FIFO.
14	SCIFFPE	R	0h	SCIFFPE. SCI FIFO parity error flag bit (applicable only if the FIFO is enabled) Note: 'SCIFFPE' is meant to serve as a flag for the specific set of data being received/read in the SCIRXBUF register. Each set of data received into the FIFO will have this information. The 'PE' bit within the SCIRXST register can be thought off as high level error flag where the flag will get set if any data that has been received has a parity error. Note: If the parity is changed in the middle of data reception, the SCI module will not reinterpret the data with the new parity or other settings that may have changed. Therefore, changing the parameter, the FIFO should be cleared or the user should acknowledge that there will most likely be errors in the data caused by the change. Note: If RX parity errors are occurring intermittently this could be due to the length of the SCI ISR. To help prevent this, ensure that interrupt nesting is limited, increase the SCI interrupt priority, and move as much of the processing as possible out of the ISR (to reduce ISR time to the absolute minimum). Reset type: SYSRSn 0h (R/W) = No parity error occurred while receiving the character, in bits 7-0. This bit is associated with the character on the top of the FIFO. 1h (R/W) = A parity error occurred while receiving the character in bits 7-0. This bit is associated with the character on the top of the FIFO.
13-8	RESERVED	R	0h	Reserved

**Table 23-16. SCIRXBUF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-0	SAR	R	0h	Receive Character bits Reset type: SYSRSn

### 23.15.2.9 SCITXBUF Register (Offset = 9h) [Reset = 0000h]

SCITXBUF is shown in [Figure 23-19](#) and described in [Table 23-17](#).

Return to the [Summary Table](#).

Data bits to be transmitted are written to SCITXBUF. These bits must be rightjustified because the leftmost bits are ignored for characters less than eight bits long. The transfer of data from this register to the TXSHF transmitter shift register sets the TXRDY flag (SCICTL2.7), indicating that SCITXBUF is ready to receive another set of data. If bit TXINTENA (SCICTL2.0) is set, this data transfer also causes an interrupt.

**Figure 23-19. SCITXBUF Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
TXDT							
R/W-0h							

**Table 23-17. SCITXBUF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	TXDT	R/W	0h	Transmit data buffer Reset type: SYSRSn



### 23.15.2.10 SCIFFTX Register (Offset = Ah) [Reset = A000h]

SCIFFTX is shown in [Figure 23-20](#) and described in [Table 23-18](#).

Return to the [Summary Table](#).

SCIFFTX controls the transmit FIFO interrupt, FIFO enhancements, and reset for the SCI transmit and receive channels.

**Figure 23-20. SCIFFTX Register**

15	14	13	12	11	10	9	8	
SCIRST	SCIFFENA	TXFIFORESET	TXFFST					
R/W-1h	R/W-0h	R/W-1h	R-0h					
7	6	5	4	3	2	1	0	
TXFFINT	TXFFINTCLR	TXFFIENA	TXFFIL					
R-0h	R-0/W1S-0h	R/W-0h	R/W-0h					

**Table 23-18. SCIFFTX Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SCIRST	R/W	1h	<p>SCI Reset</p> <p>0 A write of 0 will cause a SW RESET + a RESET of TXFFINT and RXFFINT, essentially clearing TX/RX FIFO content. The SCI will be held in reset until a write of 1. Additionally it resets the RXFFOVF, PE, OE, FE, RXERROR, BRKDET, RXRDY, and RXWAKE flags. It will also set TXRDY and TXEMPTY bits as 1.</p> <p>1 SCI FIFO can resume transmit or receive. SCIRST should be 1 even for Autobaud logic to work.</p> <p>Reset type: SYSRSn</p>
14	SCIFFENA	R/W	0h	<p>SCI FIFO enable</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCI FIFO enhancements are disabled</p> <p>1h (R/W) = SCI FIFO enhancements are enabled</p>
13	TXFIFORESET	R/W	1h	<p>Transmit FIFO reset</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Reset the FIFO pointer to zero and hold in reset</p> <p>1h (R/W) = Re-enable transmit FIFO operation</p>
12-8	TXFFST	R	0h	<p>FIFO status</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Transmit FIFO is empty</p> <p>1h (R/W) = Transmit FIFO has 1 words</p> <p>2h (R/W) = Transmit FIFO has 2 words</p> <p>3h (R/W) = Transmit FIFO has 3 words</p> <p>4h (R/W) = Transmit FIFO has 4 words</p> <p>5h (R/W) = Transmit FIFO has 5 words</p> <p>6h (R/W) = Transmit FIFO has 6 words</p> <p>7h (R/W) = Transmit FIFO has 7 words</p> <p>8h (R/W) = Transmit FIFO has 8 words</p> <p>9h (R/W) = Transmit FIFO has 9 words</p> <p>Ah (R/W) = Transmit FIFO has 10 words</p> <p>Bh (R/W) = Transmit FIFO has 11 words</p> <p>Ch (R/W) = Transmit FIFO has 12 words</p> <p>Dh (R/W) = Transmit FIFO has 13 words</p> <p>Eh (R/W) = Transmit FIFO has 14 words</p> <p>Fh (R/W) = Transmit FIFO has 15 words</p> <p>10h (R/W) = Transmit FIFO has 16 words</p>
7	TXFFINT	R	0h	<p>Transmit FIFO interrupt</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = TXFIFO interrupt has not occurred, read-only bit</p> <p>1h (R/W) = TXFIFO interrupt has occurred, read-only bit</p>

**Table 23-18. SCIFFTX Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	TXFFINTCLR	R-0/W1S	0h	Transmit FIFO clear Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on TXFIFINT flag bit, Bit reads back a zero 1h (R/W) = Write 1 to clear TXFFINT flag in bit 7
5	TXFFIENA	R/W	0h	Transmit FIFO interrupt enable Reset type: SYSRSn 0h (R/W) = TX FIFO interrupt is disabled 1h (R/W) = TX FIFO interrupt is enabled. This interrupt is triggered whenever the transmit FIFO status (TXFFST) bits match (equal to or less than) the interrupt trigger level bits TXFFIL (bits 4-0).
4-0	TXFFIL	R/W	0h	TXFFIL4-0 Transmit FIFO interrupt level bits. The transmit FIFO generates an interrupt whenever the FIFO status bits (TXFFST4-0) are less than or equal to the FIFO level bits (TXFFIL4-0). The maximum value that can be assigned to these bits to generate an interrupt cannot be more than the depth of the TX FIFO. The default value of these bits after reset is 00000b. Users should set TXFFIL to best fit their application needs by weighing between the CPU overhead to service the ISR and the best possible usage of SCI bus bandwidth. Reset type: SYSRSn

### 23.15.2.11 SCIFFRX Register (Offset = Bh) [Reset = 201Fh]

SCIFFRX is shown in [Figure 23-21](#) and described in [Table 23-19](#).

Return to the [Summary Table](#).

SCIFFRX controls the receive FIFO interrupt, receive FIFO reset, and status of the receive FIFO overflow.

**Figure 23-21. SCIFFRX Register**

15	14	13	12	11	10	9	8	
RXFFOVF	RXFFOVRCLR	RXFIFORESET	RXFFST					
R-0h	R-0/W1S-0h	R/W-1h					R-0h	
7	6	5	4	3	2	1	0	
RXFFINT	RXFFINTCLR	RXFFIENA	RXFFIL					
R-0h	W-0h	R/W-0h					R/W-1Fh	

**Table 23-19. SCIFFRX Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RXFFOVF	R	0h	Receive FIFO overflow. This will function as flag, but cannot generate interrupt by itself. This condition will occur while receive interrupt is active. Receive interrupts should service this flag condition. This bit is cleared by RXFFOVRCLR, a channel reset (SCIRST), or a system reset. Reset type: SYSRSn 0h (R/W) = Receive FIFO has not overflowed, read-only bit 1h (R/W) = Receive FIFO has overflowed, read-only bit. More than 16 words have been received in to the FIFO, and the first received word is lost
14	RXFFOVRCLR	R-0/W1S	0h	RXFFOVF clear Note: Both RXFFIL and RXFFOVF flags are ORed together, so they need to be cleared at the same time (RXFFINTCLR & RXFFOVRCLR) during overflow scenarios else it will prevent further interrupts from occurring. Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on RXFFOVF flag bit, Bit reads back a zero 1h (R/W) = Write 1 to clear RXFFOVF flag in bit 15
13	RXFIFORESET	R/W	1h	Receive FIFO reset Reset type: SYSRSn 0h (R/W) = Write 0 to reset the FIFO pointer to zero, and hold in reset. 1h (R/W) = Re-enable receive FIFO operation

**Table 23-19. SCIFFRX Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12-8	RXFFST	R	0h	FIFO status Reset type: SYSRSn 0h (R/W) = Receive FIFO is empty 1h (R/W) = Receive FIFO has 1 words 2h (R/W) = Receive FIFO has 2 words 3h (R/W) = Receive FIFO has 3 words 4h (R/W) = Receive FIFO has 4 words 5h (R/W) = Receive FIFO has 5 words 6h (R/W) = Receive FIFO has 6 words 7h (R/W) = Receive FIFO has 7 words 8h (R/W) = Receive FIFO has 8 words 9h (R/W) = Receive FIFO has 9 words Ah (R/W) = Receive FIFO has 10 words Bh (R/W) = Receive FIFO has 11 words Ch (R/W) = Receive FIFO has 12 words Dh (R/W) = Receive FIFO has 13 words Eh (R/W) = Receive FIFO has 14 words Fh (R/W) = Receive FIFO has 15 words 10h (R/W) = Receive FIFO has 16 words
7	RXFFINT	R	0h	Receive FIFO interrupt Reset type: SYSRSn 0h (R/W) = RXFIFO interrupt has not occurred, read-only bit 1h (R/W) = RXFIFO interrupt has occurred, read-only bit
6	RXFFINTCLR	W	0h	Receive FIFO interrupt clear Note: Both RXFFIL and RXFFOVF flags are ORed together, so they need to be cleared at the same time (RXFFINTCLR & RXFFOVRCLR) during overflow scenarios else it will prevent further interrupts from occurring. Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on RXFIFINT flag bit. Bit reads back a zero. 1h (R/W) = Write 1 to clear RXFFINT flag in bit 7
5	RXFFIENA	R/W	0h	Receive FIFO interrupt enable Reset type: SYSRSn 0h (R/W) = RX FIFO interrupt is disabled 1h (R/W) = RX FIFO interrupt is enabled. This interrupt is triggered whenever the receive FIFO status (RXFFST) bits match (equal to or greater than) the interrupt trigger level bits RXFFIL (bits 4-0).
4-0	RXFFIL	R/W	1Fh	Receive FIFO interrupt level bits The receive FIFO generates an interrupt whenever the FIFO status bits (RXFFST4-0) are greater than or equal to the FIFO level bits (RXFFIL4-0). The maximum value that can be assigned to these bits to generate an interrupt cannot be more than the depth of the RX FIFO. The default value of these bits after reset is 11111b. Users should set RXFFIL to best fit their application needs by weighing between the CPU overhead to service the ISR and the best possible usage of received SCI data. Reset type: SYSRSn

### 23.15.2.12 SCIFFCT Register (Offset = Ch) [Reset = 0000h]

SCIFFCT is shown in [Figure 23-22](#) and described in [Table 23-20](#).

Return to the [Summary Table](#).

SCIFFCT contains the status of auto-baud detect, clears the auto-baud flag, and calibrate for A-detect bit.

**Figure 23-22. SCIFFCT Register**

15	14	13	12	11	10	9	8
ABD	ABDCLR	CDC	RESERVED				
R-0h	W-0h	R/W-0h	R-0h				
7	6	5	4	3	2	1	0
FFTXDLY							
R/W-0h							

**Table 23-20. SCIFFCT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	ABD	R	0h	Auto-baud detect (ABD) bit Reset type: SYSRSn 0h (R/W) = Auto-baud detection is not complete. 'A','a' character has not been received successfully. 1h (R/W) = Auto-baud hardware has detected 'A' or 'a' character on the SCI receive register. Auto-detect is complete.
14	ABDCLR	W	0h	ABD-clear bit Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on ABD flag bit. Bit reads back a zero. 1h (R/W) = Write 1 to clear ABD flag in bit 15.
13	CDC	R/W	0h	CDC calibrate A-detect bit Reset type: SYSRSn 0h (R/W) = Disables auto-baud alignment 1h (R/W) = Enables auto-baud alignment
12-8	RESERVED	R	0h	Reserved
7-0	FFTXDLY	R/W	0h	FIFO transfer delay. These bits define the delay between every transfer from FIFO transmit bufferto transmit shift register. The delay is defined in the number of SCI serial baud clock cycles. The 8 bit register could define a minimum delay of 0 baud clock cycles and a maximum of 256 baud clock cycles In FIFO mode, the buffer (TXBUF) between the shift register and the FIFO should be filled only after the shift register has completed shifting of the last bit. This is required to pass on the delay between transfers to the data stream. In FIFO mode, TXBUF should not be treated as one additional level of buffer. The delayed transmit feature will help to create an auto-flow scheme without RTS/CTS controls as in standard UARTS. When SCI is configured for one stop-bit, delay introduced by FFTXDLY between one frame and the next frame is equal to number of baud clock cycles that FFTXDLY is set to. When SCI is configured for two stop-bits, delay introduced by FFTXDLY between one frame and the next frame is equal to number of baud clock cycles that FFTXDLY is set to minus 1. Reset type: SYSRSn

### 23.15.2.13 SCIPRI Register (Offset = Fh) [Reset = 0000h]

SCIPRI is shown in [Figure 23-23](#) and described in [Table 23-21](#).

Return to the [Summary Table](#).

SCIPRI determines what happens when an emulation suspend event occurs.

**Figure 23-23. SCIPRI Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			FREESOFT		RESERVED		
R-0h			R/W-0h		R-0h		

**Table 23-21. SCIPRI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-5	RESERVED	R	0h	Reserved
4-3	FREESOFT	R/W	0h	These bits determine what occurs when an emulation suspend event occurs (for example, when the debugger hits a breakpoint). The peripheral can continue whatever it is doing (free-run mode), or if in stop mode, it can either stop immediately or stop when the current operation (the current receive/transmit sequence) is complete. Reset type: SYSRSn 0h (R/W) = Immediate stop on suspend 1h (R/W) = Complete current receive/transmit sequence before stopping 2h (R/W) = Free run 3h (R/W) = Free run
2-0	RESERVED	R	0h	Reserved

Chapter 24  
**Universal Serial Bus (USB) Controller**

---



This chapter discusses the features and functions of the universal serial bus (USB) controller.

<b>24.1 Introduction</b> .....	<b>2864</b>
<b>24.2 Functional Description</b> .....	<b>2867</b>
<b>24.3 Initialization and Configuration</b> .....	<b>2878</b>
<b>24.4 USB Global Interrupts</b> .....	<b>2879</b>
<b>24.5 Software</b> .....	<b>2880</b>
<b>24.6 USB Registers</b> .....	<b>2899</b>

## 24.1 Introduction

The USB controller operates as a full-speed function controller during point-to-point communications with the USB host. The controller complies with the USB 2.0 standard, which includes SUSPEND and RESUME signaling. The USB controller has thirty-two endpoints, one-half of them being for IN transactions and one-half of them being for OUT transactions. One IN and one OUT endpoint are fixed-function endpoints used for control transfers; the others are defined by firmware. A dynamically sizeable FIFO supports queuing multiple packets. Software-controlled connect and disconnect allow flexibility during USB device startup.

### 24.1.1 Features

The USB module has the following features:

- Complies with USB-IF certification standards
- USB 2.0 full-speed (12Mbps) operation in host and device modes as well as low-speed (1.5Mbps) operation in host mode
- Integrated PHY
- Three transfer types: Control, Interrupt, and Bulk
- 32 endpoints
  - One dedicated control IN endpoint and one dedicated control OUT endpoint
  - Fifteen configurable IN endpoints and fifteen configurable OUT endpoints
- 4KB dedicated endpoint memory

### 24.1.2 USB Related Collateral

#### Foundational Materials

- [C2000 Academy - USB](#)
- [USB Precision Labs](#) (Video)

#### Expert Materials

- [High-Speed Interface Layout Guidelines Application Report](#)
- [USB Flash Programming of C2000 Microcontrollers Application Report](#)



### 24.1.3 Block Diagram

The USB block diagram is shown in Figure 24-1.




Figure 24-1. USB Block Diagram

#### 24.1.3.1 Signal Description

The USB controller requires a total of three signals (D+, D-, and  $V_{BUS}$ ) to operate in device mode and two signals (D+, D-) to operate in embedded host mode. Because of the differential signaling needed for USB, the D+ and D- pins have special buffers to support USB. As such, the position on the chip is not user-selectable. The D+ and D- pins at reset are, by default, GPIOs and must be configured before being used as USB function pins. Bits 10 and 11 in the GPIO B Analog Mode Select register (GPBAMSEL) must be set to choose the USB function. Bit 23 in the GPIO A Analog Mode Select Register (GPAAMSEL) and bit 9 in the GPIO B Analog Mode Select register (GPBAMSEL) must be set to choose the USB function. The signals USB bus voltage ( $V_{BUS}$ ), external power enable (EPEN), and power fault (PFLT) are not hardwired to any pin and some applications require these signals be implemented in software using a GPIO. Software that implements these signals is available in the USB software library.

#### 24.1.3.2 VBus Recommendations

Most applications do not need to monitor  $V_{BUS}$ . Because of this, a dedicated  $V_{BUS}$  monitoring pin was not included on this microcontroller. If you are designing a bus-powered device application or an embedded host application, you do not need to monitor  $V_{BUS}$ . If you are designing a self-powered device, you need to actively monitor the state of the  $V_{BUS}$  pin to make sure compliance with the USB specification. In Section 7.1.5 and Section 7.2.1 of the USB Specification Revision 2.0™:


- "The voltage source on the [speed identification] pull-up resistor must be derived from or controlled by the power supplied on the USB cable such that when  $V_{BUS}$  is removed, the pull-up resistor does not supply current on the data line to which it is attached.
- When  $V_{BUS}$  is removed, the device must remove power from the D+/D- pull-up resistor within 10 seconds.
- Later in the timing tables (Section 7.3.2) of the USB Specification 2.0, it is also stated that the D+/D- pull-up resistor must be applied within 100 ms of  $V_{BUS}$  reaching a valid level."

Meeting the above specification is easy because of the slow timing requirements. The hardware part of the  $V_{BUS}$  monitoring is discussed in this chapter. The corresponding software is discussed briefly, but for examples and an explanation, consult the USB software guide.

The pins of this microcontroller are not 5V tolerant, and because of this, the  $V_{BUS}$  signal cannot be directly connected to a GPIO pin. Directly connecting 5V to a pin of the microcontroller destroys the I/O buffer of the pin and possibly more of the chip. The most cost-effective way of making any pin capable of reading a 5V input is to use a series resistance in conjunction with the ESD diode clamps already present inside the device on every pin. Also, use a 100kohm series resistor between the  $V_{BUS}$  signal and the pin chosen to monitor the pin. A diagram of this setup is shown in [Figure 24-2](#).

In [Figure 24-2](#), if  $V_{BUS}$  is above 3.3V or below 0V, one of the ESD clamp diodes is forward-biased, allowing current to flow through the 100kohm resistor. The purpose of the diode clamps is to protect the pins of the microcontroller from very short over voltage spikes of a high magnitude. The diode clamps do this by clamping the voltage excursion to one of the supply rails. We are effectively requiring the ESD clamps to do the same thing the clamps were designed to do, but instead of a short high magnitude pulse, we are giving the clamps a long low magnitude static value using the 100kohm resistor.

Any pin that has digital input and output functionality can potentially be used to monitor  $V_{BUS}$ , but the use of an interrupt-capable GPIO is recommended. A pin that does not have external interrupt capability can also be used, but the input state of the pin must be polled periodically by the application software to make sure appropriate action is taken whenever  $V_{BUS}$  is applied or removed. If an interrupt-capable GPIO is chosen, the GPIO can be configured to generate an interrupt on both the rising and falling edge. More information on external interrupts can be found in the *System Control and Interrupts* chapter. Example code that implements  $V_{BUS}$  monitoring using external interrupts and takes the appropriate actions is documented in the USB Software Guide and can be found in the associated USB software package.



**Figure 24-2. USB Scheme**

## 24.2 Functional Description

The USB controller can be configured to act as either a dedicated host or device. However, when the USB controller is acting as a self-powered device, a GPIO input or analog comparator input must be connected to  $V_{BUS}$  and configured to generate an interrupt when the  $V_{BUS}$  level drops. This interrupt is used to disable the pullup resistor on the USB0DP signal.

---

### Note

When a USB is used in the system, the minimum system frequency is 30MHz.

---

### 24.2.1 Operation as a Device

This section describes how the USB controller performs when the USB controller is being used as a USB device. IN endpoints, OUT endpoints, entry into and exit from SUSPEND mode, and recognition of start of frame (SOF) are all described.

When in device mode, IN transactions are controlled by the endpoint transmit interface and uses the transmit endpoint registers for the given endpoint. OUT transactions are handled with the endpoints receive interface and use the receive endpoint registers for the given endpoint. When configuring the size of the FIFOs for endpoints, take into account the maximum packet size for an endpoint. Note the following:

- Bulk endpoints must be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used (described further in the following section).
- Interrupt endpoints must be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- It is also possible to specify a separate control endpoint for a USB device. However, in most cases the USB device must use the dedicated control endpoint on the USB controller's endpoint 0.

#### 24.2.1.1 Control and Configurable Endpoints

When operating as a device, the USB controller provides two dedicated control endpoints (IN and OUT). The remaining available configurable endpoints (one-half IN and one-half OUT) can be used for communications with a host controller. The endpoint number and direction associated with an endpoint is directly related to the register designation. For example, when the Host is transmitting to endpoint 1, all configuration and data is in the endpoint 1 transmit register interface. Endpoint 0 is a dedicated control endpoint used for all control transactions to endpoint 0 during enumeration or when any other control requests are made to endpoint 0. Endpoint 0 uses the first 64 bytes of the USB controller's FIFO RAM as a shared memory for both IN and OUT transactions. The remaining six endpoints can be configured as control, bulk, or interrupt endpoints. The six endpoints can be treated as three configurable IN and three configurable OUT endpoints. The endpoint pairs are not required to have the same type for the IN and OUT endpoint configuration. For example, the OUT portion of an endpoint pair can be a bulk endpoint, while the IN portion of that endpoint pair can be an interrupt endpoint. The address and size of the FIFOs attached to each endpoint can be modified to fit the application's needs.

#### 24.2.1.1.1 IN Transactions as a Device

When operating as a USB device, data for IN transactions is handled through the FIFOs attached to the transmit endpoints. The sizes of the FIFOs for the configurable IN endpoints are determined by the USB Transmit FIFO Start Address (USBTXFIFOADD) register. The maximum size of a data packet that can be placed in a transmit endpoint's FIFO for transmission is programmable and is determined by the value written to the USB Maximum Transmit Data Endpoint n (USBTXMAXPn) register for that endpoint. The endpoint's FIFO can also be configured to use double-packet or single-packet buffering. When double-packet buffering is enabled, two data packets can be buffered in the FIFO, which also requires that the FIFO is at least two packets in size. When double-packet buffering is disabled, only one packet can be buffered, even if the packet size is less than half the FIFO size.

---

#### Note

The maximum packet size set for any endpoint must not exceed the FIFO size. The USBTXMAXPn register cannot be written to while data is in the FIFO as unexpected results can occur.

---

#### Single-Packet Buffering

If the size of the transmit endpoint's FIFO is less than twice the maximum packet size for this endpoint (as set in the USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ) register), only one packet can be buffered in the FIFO and single-packet buffering is required. When each packet is completely loaded into the transmit FIFO, the TXRDY bit in the USB Transmit Control and Status Endpoint n Low (USBTXCSSLn) register must be set. If the AUTOSET bit in the USB Transmit Control and Status Endpoint n High (USBTXCSSRHn) register is set, the TXRDY bit is automatically set when a maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, the TXRDY bit must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. When the packet has been successfully sent, both TXRDY and FIFONE are cleared, and the appropriate transmit endpoint interrupt signaled. At this point, the next packet can be loaded into the FIFO.

#### Double-Packet Buffering

If the size of the transmit endpoint's FIFO is at least twice the maximum packet size for this endpoint, two packets can be buffered in the FIFO and double-packet buffering is allowed. As each packet is loaded into the transmit FIFO, the TXRDY bit in the USBTXCSSLn register must be set. If the AUTOSET bit in the USBTXCSSLn register is set, the TXRDY bit is automatically set when a maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, TXRDY must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. After the first packet is loaded, TXRDY is immediately cleared and an interrupt is generated. A second packet can now be loaded into the transmit FIFO and TXRDY set again (either manually or automatically if the packet is the maximum size). At this point, both packets are ready to be sent. After each packet has been successfully sent, TXRDY is automatically cleared and the appropriate transmit endpoint interrupt signaled to indicate that another packet can now be loaded into the transmit FIFO. The state of the FIFONE bit in the USBTXCSSLn register at this point indicates how many packets can be loaded. If the FIFONE bit is set, then another packet is in the FIFO and only one more packet can be loaded. If the FIFONE bit is clear, then no packets are in the FIFO and two more packets can be loaded.

---

#### Note

Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS) register. This bit is set by default, so the bit must be cleared to enable double-packet buffering.

---

#### 24.2.1.1.2 Out Transactions as a Device

When in device mode, OUT transactions are handled through the USB controller receive FIFOs. The sizes of the receive FIFOs for the configurable OUT endpoints are determined by the USB Receive FIFO Start Address (USBRXFIFOADD) register. The maximum amount of data received by an endpoint in any packet is determined by the value written to the USB Maximum Receive Data Endpoint n (USBRXMAXPn) register for that endpoint. When double-packet buffering is enabled, two data packets can be buffered in the FIFO. When double-packet buffering is disabled, only one packet can be buffered even if the packet is less than half the FIFO size.

---

#### Note

In all cases, the maximum packet size must not exceed the FIFO size.

---

#### Single-Packet Buffering

If the size of the receive endpoint FIFO is less than twice the maximum packet size for an endpoint, only one data packet can be buffered in the FIFO and single-packet buffering is required. When a packet is received and placed in the receive FIFO, the RXRDY and FULL bits in the USB Receive Control and Status Endpoint n Low (USBRXCSRL[n]) register are set and the appropriate receive endpoint is signaled, indicating that a packet can now be unloaded from the FIFO. After the packet has been unloaded, the RXRDY bit must be cleared to allow further packets to be received. This action also generates the acknowledge signaling to the Host controller. If the AUTOCL bit in the USB Receive Control and Status Endpoint n High (USBRXCSRH[n]) register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY and FULL bits are cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually.

#### Double-Packet Buffering

If the size of the receive endpoint FIFO is at least twice the maximum packet size for the endpoint, two data packets can be buffered and double-packet buffering can be used. When the first packet is received and loaded into the receive FIFO, the RXRDY bit in the USBRXCSRL[n] register is set and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

---

#### Note

The FULL bit in USBRXCSRL[n] is not set when the first packet is received. The FULL bit is only set if a second packet is received and loaded into the receive FIFO.

---

After each packet has been unloaded, the RXRDY bit must be cleared to allow further packets to be received. If the AUTOCL bit in the USBRXCSRH[n] register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY bit is cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually. If the FULL bit is set when RXRDY is cleared, the USB controller first clears the FULL bit, then sets RXRDY again to indicate that there is another packet waiting in the FIFO to be unloaded.

---

#### Note

Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS) register. This bit is set by default, so the bit must be cleared to enable double-packet buffering.

---

### 24.2.1.1.3 Scheduling

The device has no control over the scheduling of transactions as scheduling is determined by the Host controller. The USB controller can set up a transaction at any time. The USB controller waits for the request from the Host controller and generates an interrupt when the transaction is complete or if the transaction was terminated due to some error. If the Host controller makes a request and the device controller is not ready, the USB controller sends a busy response (NAK) to all requests until the USB controller is ready.

### 24.2.1.1.4 Additional Actions

The USB controller responds automatically to certain conditions on the USB bus or actions by the Host controller such as when the USB controller automatically stalls a control transfer or unexpected zero length OUT data packets.

#### Stalled Control Transfer

The USB controller automatically issues a STALL handshake to a control transfer under the following conditions:

1. The Host sends more data during an OUT data phase of a control transfer than was specified in the device request during the SETUP phase. This condition is detected by the USB controller when the Host sends an OUT token (instead of an IN token) after the last OUT packet has been unloaded and the DATAEND bit in the USB Control and Status Endpoint 0 Low (USBCSRL0) register has been set.
2. The Host requests more data during an IN data phase of a control transfer than was specified in the device request during the SETUP phase. This condition is detected by the USB controller when the Host sends an IN token (instead of an OUT token) after the CPU has cleared TXRDY and set DATAEND in response to the ACK issued by the Host to what must have been the last packet.
3. The Host sends more than USBRXMAXPn bytes of data with an OUT data token.
4. The Host sends more than a zero length data packet for the OUT STATUS phase.

#### Zero Length OUT Data Packets

A zero-length OUT data packet is used to indicate the end of a control transfer. In normal operation, such packets must only be received after the entire length of the device request has been transferred. However, if the Host sends a zero-length OUT data packet before the entire length of device request has been transferred, the Host is signaling the premature end of the transfer. In this case, the USB controller automatically flushes any IN token ready for the data phase from the FIFO and sets the DATAEND bit in the USBCSRL0 register.

#### Setting the Device Address

When a Host is attempting to enumerate the USB device, the Host requests that the device change the address from zero to some other value. The address is changed by writing the value that the Host requested to the USB Device Functional Address (USBFADDR) register. However, care must be taken when writing to USBFADDR to avoid changing the address before the transaction is complete. This register must only be set after the SET\_ADDRESS command is complete. Like all control transactions, the transaction is only complete after the device has left the STATUS phase. In the case of a SET\_ADDRESS command, the transaction is completed by responding to the IN request from the Host with a zero-byte packet. Once the device has responded to the IN request, the USBFADDR register must be programmed to the new value as soon as possible to avoid missing any new commands sent to the new address.

---

#### Note

If the USBFADDR register is set to the new value as soon as the device receives the OUT transaction with the SET\_ADDRESS command in the packet, it changes the address during the control transfer. In this case, the device does not receive the IN request that allows the USB transaction to exit the STATUS phase of the control transfer because it is sent to the old address. As a result, the Host does not get a response to the IN request, and the Host fails to enumerate the device.

---

#### 24.2.1.1.5 Device Mode Suspend

When no activity has occurred on the USB bus for 3ms, the USB controller automatically enters SUSPEND mode. If the SUSPEND interrupt has been enabled in the USB Interrupt Enable (USBIE) register, an interrupt is generated at this time. When in SUSPEND mode, the PHY also goes into SUSPEND mode. When RESUME signaling is detected, the USB controller exits SUSPEND mode and takes the PHY out of SUSPEND. If the RESUME interrupt is enabled, an interrupt is generated. The USB controller can also be forced to exit SUSPEND mode by setting the RESUME bit in the USB Power (USBPOWER) register. When this bit is set, the USB controller exits SUSPEND mode and drives RESUME signaling onto the bus. The RESUME bit must be cleared after 10ms (a maximum of 15ms) to end RESUME signaling. To meet USB power requirements, the controller can be put into Deep Sleep mode that keeps the controller in a static state.

#### 24.2.1.1.6 Start of Frame

When the USB controller is operating in device mode, the USB receives a Start-Of-Frame (SOF) packet from the Host once every millisecond. When the SOF packet is received, the 11-bit frame number contained in the packet is written into the USB Frame Value (USBFRAME) register, and an SOF interrupt is also signaled and can be handled by the application. Once the USB controller has started to receive SOF packets, the USB expects one every millisecond. If no SOF packet is received after 1.00358ms, the packet is assumed to have been lost, and the USBFRAME register is not updated. The USB controller continues and resynchronizes these pulses to the received SOF packets when these packets are successfully received again.

#### 24.2.1.1.7 USB Reset

When the USB controller is in device mode and a RESET condition is detected on the USB bus, the USB controller automatically performs the following actions:

- Clears the USBFADDR register
- Clears the USB Endpoint Index (USBEPIDX) register
- Flushes all endpoint FIFOs
- Clears all control/status registers
- Enables all endpoint interrupts
- Generates a RESET interrupt

#### 24.2.1.1.8 Connect/Disconnect

The USB controller connection to the USB bus is handled by software. The USB PHY can be switched between normal mode and non-driving mode by setting or clearing the SOFTCONN bit of the USBPOWER register. When the SOFTCONN bit is set, the PHY is placed in the normal mode, and the USB0DP/USB0DM lines of the USB bus are enabled. At the same time, the USB controller is placed into a state that does not respond to any USB signaling except a USB RESET. When the SOFTCONN bit is cleared, the PHY is put into non-driving mode, USB0DP and USB0DM are tristated, and the USB controller appears to other devices on the USB bus as if the USB controller has been disconnected. The non-driving mode is the default so the USB controller appears disconnected until the SOFTCONN bit has been set. The application software can then choose when to set the PHY into the normal mode. Systems with a lengthy initialization procedure can use this to make sure that initialization is complete, and the system is ready to perform enumeration before connecting to the USB bus. Once the SOFTCONN bit has been set, the USB controller can be disconnected by clearing this bit.

---

#### Note

The USB controller does not generate an interrupt when the device is connected to the Host. However, an interrupt is generated when the Host terminates a session.

---

### 24.2.2 Operation as a Host

When the USB controller is operating in Host mode, the USB controller can either be used for point-to-point communications with another USB device or, when attached to a hub, for communication with multiple devices. Full-speed and low-speed USB devices are supported, both for point-to-point communication and for operation through a hub. The USB controller automatically carries out the necessary transaction translation needed to allow a low-speed or full-speed device to be used with a USB 2.0 hub. Control, bulk, and interrupt transactions are supported. This section describes the USB controller's actions when the USB controller is being used as a USB Host. Configuration of IN endpoints, OUT endpoints, entry into and exit from SUSPEND mode, and RESET are all described.

When in Host mode, IN transactions are controlled by an endpoint's receive interface. All IN transactions use the receive endpoint registers and all OUT endpoints use the transmit endpoint registers for a given endpoint. As in device mode, the FIFOs for endpoints must take into account the maximum packet size for an endpoint.

- Bulk endpoints must be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used (described further in the following section).
- Interrupt endpoints must be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- It is also possible to specify a separate control endpoint to communicate with a device. However, in most cases the USB controller must use the dedicated control endpoint to communicate with a device's endpoint 0.

#### 24.2.2.1 Endpoint Registers

The endpoint registers are used to control the USB endpoint interfaces which communicate with devices that are connected. The endpoints consist of a dedicated control IN endpoint and a dedicated control OUT endpoint. The remaining available endpoints are configurable, with one-half of them being OUT endpoints, and one-half of them being IN endpoints. See [Section 24.1.1](#) for the number of available endpoints on this device.

The dedicated control interface can only be used for control transactions to endpoint 0 of devices. These control transactions are used during enumeration or other control functions that communicate using endpoint 0 of devices. This control endpoint shares the first 64 bytes of the USB controller's FIFO RAM for IN and OUT transactions. The remaining IN and OUT interfaces can be configured to communicate with control, bulk, or interrupt endpoints.

These USB interfaces can be used to simultaneously schedule as many as 15 independent OUT and 15 independent IN transactions to any endpoints on any device. The IN and OUT controls are paired together in the same set of registers for the respective endpoints. However, the IN and OUT controls can be configured to communicate with different types of endpoints and different endpoints on devices. For example, the first pair of endpoint controls can be split so that the OUT portion is communicating with a device's bulk OUT endpoint 1, while the IN portion is communicating with a device's interrupt IN endpoint 2.

Before accessing any device, whether for point-to-point communications or for communications using a hub, the relevant USB Receive Functional Address Endpoint  $n$  (USBRXFUNCADDR $_n$ ) or USB Transmit Functional Address Endpoint  $n$  (USBTXFUNCADDR $_n$ ) registers must be set for each receive or transmit endpoint to record the address of the device being accessed.

The USB controller also supports connections to devices through a USB hub by providing a register that specifies the hub address and port of each USB transfer. The FIFO address and size are customizable and can be specified for each USB IN and OUT transfer. Customization includes allowing one FIFO per transaction, sharing a FIFO across transactions, and allowing for double-buffered FIFOs.



#### 24.2.2.2 IN Transactions as a Host

IN transactions are handled in a similar manner to the way in which OUT transactions are handled when the USB controller is in device mode except that the transaction first must be initiated by setting the REQPKT bit in the USBCSRL0 register, indicating to the transaction scheduler that there is an active transaction on this endpoint. The transaction scheduler then sends an IN token to the target device. When the packet is received and placed in the receive FIFO, the RXRDY bit in the USBCSRL0 register is set, and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

When the packet has been unloaded, RXRDY must be cleared. The AUTOCL bit in the USBRXCSRHn register can be used to have RXRDY automatically cleared when a maximum-sized packet has been unloaded from the FIFO. The AUTORQ bit in USBRXCSRHn causes the REQPKT bit to be automatically set when the RXRDY bit is cleared. When the RXRDY bit is cleared, the controller sends an acknowledge to the device. When there is a known number of packets to be transferred, the USB Request Packet Count in Block Transfer Endpoint n (USBRQPKTCOUNTn) register associated with the endpoint must be configured to the number of packets to be transferred. The USB controller decrements the value in the USBRQPKTCOUNTn register following each request. When the USBRQPKTCOUNTn value decrements to 0, the AUTORQ bit is cleared to prevent any further transactions being attempted. For cases where the size of the transfer is unknown, USBRQPKTCOUNTn must be cleared. AUTORQ then remains set until cleared by the reception of a short packet (that is, less than the MAXLOAD value in the USBRXMAXPn register) such as can occur at the end of a bulk transfer.

If the device responds to a bulk or interrupt IN token with a NAK, the USB Host controller keeps retrying the transaction until any NAK Limit that has been set has been reached. If the target device responds with a STALL, however, the USB Host controller does not retry the transaction but sets the STALLED bit in the USBCSRL0 register. If the target device does not respond to the IN token within the required time, or the packet contained a CRC or bit-stuff error, the USB Host controller retries the transaction. If after three attempts the target device has still not responded, the USB Host controller clears the REQPKT bit and sets the ERROR bit in the USBCSRL0 register.

#### 24.2.2.3 OUT Transactions as a Host

OUT transactions are handled in a similar manner to the way in which IN transactions are handled when the USB controller is in device mode. The TXRDY bit in the USBTXCSRLn register must be set as each packet is loaded into the transmit FIFO. Again, setting the AUTOSET bit in the USBTXCSRHn register automatically sets TXRDY when a maximum-sized packet has been loaded into the FIFO.

If the target device responds to the OUT token with a NAK, the USB Host controller keeps retrying the transaction until the NAK Limit that has been set has been reached. However, if the target device responds with a STALL, the USB controller does not retry the transaction but interrupts the main processor by setting the STALLED bit in the USBTXCSRLn register. If the target device does not respond to the OUT token within the required time, or the packet contained a CRC or bit-stuff error, the USB Host controller retries the transaction. If after three attempts the target device has still not responded, the USB controller flushes the FIFO and sets the ERROR bit in the USBTXCSRLn register.

#### 24.2.2.4 Transaction Scheduling

Scheduling of transactions is handled automatically by the USB Host controller. The Host controller allows configuration of the endpoint communication scheduling based on the type of endpoint transaction. Interrupt transactions can be scheduled to occur in the range of every frame to every 255 frames in 1 frame increments. Bulk endpoints do not allow scheduling parameters, but do allow for a NAK timeout in the event an endpoint on a device is not responding.

The USB controller maintains a frame counter. If the target device is a full-speed device, the USB controller automatically sends an SOF packet at the start of each frame and increments the frame counter. If the target device is a low-speed device, a K state is transmitted on the bus to act as a keep-alive to stop the low-speed device from going into SUSPEND mode.

After the SOF packet has been transmitted, the USB Host controller cycles through all the configured endpoints looking for active transactions. An active transaction is defined as a receive endpoint for which the REQPKT bit is set or a transmit endpoint for which the TXRDY bit and/or the FIFONE bit is set.

An interrupt transaction is started if the transaction is found on the first scheduler cycle of a frame and if the interval counter for that endpoint has counted down to zero. As a result, only one interrupt transaction occurs per endpoint every  $n$  frames, where  $n$  is the interval set using the USB Host Transmit Interval Endpoint  $n$  (USBTXINTERVAL[ $n$ ]) or USB Host Receive Interval Endpoint  $n$  (USBRXINTERVAL[ $n$ ]) register for that endpoint.

An active bulk transaction starts immediately, provided sufficient time is left in the frame to complete the transaction before the next SOF packet is due. If the transaction must be retried (for example, because a NAK was received or the target device did not respond), then the transaction is not retried until the transaction scheduler has first checked all the other endpoints for active transactions. This process makes sure that an endpoint that is sending a lot of NAKs does not block other transactions on the bus. The controller also allows the user to specify a limit to the length of time for NAKs to be received from a target device before the endpoint times out.

#### 24.2.2.5 USB Hubs

The following setup requirements apply to the USB Host controller only if it is used with a USB hub. When a full- or low-speed device is connected to the USB controller using a USB 2.0 hub, details of the hub address and the hub port also must be recorded in the corresponding USB Receive Hub Address Endpoint  $n$  (USBRXHUBADDR $n$ ) and USB Receive Hub Port Endpoint  $n$  (USBRXHUBPORT $n$ ) or the USB Transmit Hub Address Endpoint  $n$  (USBTXHUBADDR $n$ ) and USB Transmit Hub Port Endpoint  $n$  (USBTXHUBPORT $n$ ) registers. In addition, the speed at which the device operates (full or low) must be recorded in the USB Type Endpoint 0 (USBTYP0) (endpoint 0), USB Host Configure Transmit Type Endpoint  $n$  (USBTXTYPE $n$ ), or USB Host Configure Receive Type Endpoint  $n$  (USBRXTYPE $n$ ) registers for each endpoint that is accessed by the device.

For hub communications, the settings in these registers record the current allocation of the endpoints to the attached USB devices. To maximize the number of devices supported, the USB Host controller allows this allocation to be changed dynamically by simply updating the address and speed information recorded in these registers. Any changes in the allocation of endpoints to device functions must be made following the completion of any on-going transactions on the endpoints affected.

#### 24.2.2.6 Babble

The USB Host controller does not start a transaction until the bus has been inactive for at least the minimum inter-packet delay. The controller also does not start a transaction unless it can be finished before the end of the frame. If the bus is still active at the end of a frame, then the USB Host controller assumes that the target device to which it is connected has malfunctioned, and the USB controller suspends all transactions and generates a babble interrupt.

#### 24.2.2.7 Host SUSPEND

If the SUSPEND bit in the USBPOWER register is set, the USB Host controller completes the current transaction then stops the transaction scheduler and frame counter. No further transactions are started and no SOF packets are generated.

To exit SUSPEND mode, set the RESUME bit and clear the SUSPEND bit. While the RESUME bit is set, the USB Host controller generates RESUME signaling on the bus. After 20ms, the RESUME bit must be cleared, at which point the frame counter and transaction scheduler start. The Host supports the detection of a remote wake-up.

#### 24.2.2.8 USB RESET

If the RESET bit in the USBPOWER register is set, the USB Host controller generates USB RESET signaling on the bus. The RESET bit must be set for at least 20ms to make sure of correct resetting of the target device. After the CPU has cleared the bit, the USB Host controller starts the frame counter and transaction scheduler.

#### 24.2.2.9 Connect/Disconnect

A session is started by setting the SESSION bit in the USB device Control (USBDEVCTL) register, enabling the USB controller to wait for a device to be connected. When a device is detected, a connect interrupt is generated. The speed of the device that has been connected can be determined by reading the USBDEVCTL register where the FSDEV bit is set for a full-speed device, and the LSDEV bit is set for a low-speed device. The USB controller must generate a RESET to the device, and then the USB Host controller can begin device enumeration. If the device is disconnected while a session is in progress, a disconnect interrupt is generated.

### 24.2.3 DMA Operation

The USB module DMA trigger signals are not supported on this device. The DMA controller can be used to read and write the USB FIFOs using software triggering. See the *Direct Memory Access (DMA)* chapter for more details about programming the DMA controller. See the *USB DMA Event Trigger* advisory in the device errata for more information.

### 24.2.4 Address/Data Bus Bridge

This USB controller was originally designed to connect to an ARM AHB bus, but has been modified to function with the C28x device bus architecture. The modifications made are largely invisible to the user application, but there are some things to note.

- The USB memory space is 8 bits wide, while the C28x memory space is 16 bits wide.
- 32- and 16-bit accesses (r/w) are completely transparent to the user application code, no changes need be made.
- The C28x core only supports 8 bit accesses through a byte intrinsic type. This can be used to perform 8 bit reads or writes to the USB controller.
  - `int &__byte(int *array, unsigned int byte_index);`
  - `*array = ptr to address to access, byte_index = always 0 (for USB)`  
See [Table 24-1](#) for example.
  - See the [TMS320C28x Optimizing C/C++ Compiler User's Guide](#) and the [TMS320C28x Assembly Language Tools User's Guide](#)
- Because of the bridge, the memory view of the USB controller memory space in CCS is not a 1:1 representation of what is in the controller
  - When the view mode is
    - 32 bit or 16 bit, even address are effectively duplicated, ignore odd addresses.
    - 8 bit, even addresses from within the controller are duplicated into odd address in the view window; odd addresses from within the controller are not displayed.  
See [Table 24-2](#) for example.

**Table 24-1. USB Memory Access from Software**

USB Controller Memory			C28x 8 Bit	
Address	Register Name	Data	Access	Data
0x00	FADDR	0x00	__byte((int *)0x00,0)	0x0000
0x01	POWER	0x11	__byte((int *)0x01,0)	0x0011
0x02	TXIS (LSB)	0x22	__byte((int *)0x02,0)	0x0022
0x03	TXIS (MSB)	0x33	__byte((int *)0x03,0)	0x0033
0x04	RXIS (LSB)	0x44	__byte((int *)0x04,0)	0x0044
0x05	RXIS (MSB)	0x55	__byte((int *)0x05,0)	0x0055
0x06	TXIE (LSB)	0x66	__byte((int *)0x06,0)	0x0066
0x07	TXIE (MSB)	0x77	__byte((int *)0x07,0)	0x0077
0x08	RXIE (LSB)	0x88	__byte((int *)0x08,0)	0x0088
0x09	RXIE (MSB)	0x99	__byte((int *)0x09,0)	0x0099
0x0A	USBIS	0xAA	__byte((int *)0x0A,0)	0x00AA
0x0B	USBIE	0xBB	__byte((int *)0x0B,0)	0x00BB
0x0C	FRAME (LSB)	0xCC	__byte((int *)0x0C,0)	0x00CC
0x0D	FRAME (MSB)	0xDD	__byte((int *)0x0D,0)	0x00DD
0x0E	EPIDX	0xEE	__byte((int *)0x0E,0)	0x00EE
0x0F	TEST	0xFF	__byte((int *)0x0F,0)	0x00FF
C28x 16 Bit		C28x 32 Bit		
Access	Data		Access	Data
*((short *)0x00))	0x1100		*((long *)0x00))	0x33221100
*((short *)0x01))	0x1100		*((long *)0x01))	0x33221100
*((short *)0x02))	0x3322		*((long *)0x02))	0x33221100
*((short *)0x03))	0x3322		*((long *)0x03))	0x33221100
*((short *)0x04))	0x5544		*((long *)0x04))	0x77665544
*((short *)0x05))	0x5544		*((long *)0x05))	0x77665544
*((short *)0x06))	0x7766		*((long *)0x06))	0x77665544
*((short *)0x07))	0x7766		*((long *)0x07))	0x77665544
*((short *)0x08))	0x9988		*((long *)0x08))	0xBBA9988
*((short *)0x09))	0x9988		*((long *)0x09))	0xBBA9988
*((short *)0x0A))	0xBBAA		*((long *)0x0A))	0xBBA9988
*((short *)0x0B))	0xBBAA		*((long *)0x0B))	0xBBA9988
*((short *)0x0C))	0xDDCC		*((long *)0x0C))	0xFFEEDDCC
*((short *)0x0D))	0xDDCC		*((long *)0x0D))	0xFFEEDDCC
*((short *)0x0E))	0xFFEE		*((long *)0x0E))	0xFFEEDDCC
*((short *)0x0F))	0xFFEE		*((long *)0x0F))	0xFFEEDDCC

**Table 24-2. USB Memory Access from CCS IDE**

CCS 8 Bit		CCS 16 Bit		CCS 32 Bit	
Address	Displayed Data	Address	Displayed Data	Address	Displayed Data
0x00	0x00	0x00	0x1100	0x00	0x11001100
0x01	0x00	0x01	0x1100	0x02	0x33223322
0x02	0x22	0x02	0x3322	0x04	0x55445544
0x03	0x22	0x03	0x3322	0x06	0x77667766
0x04	0x44	0x04	0x5544	0x08	0x99889988
0x05	0x44	0x05	0x5544	0x0A	0xBBAABBAA
0x06	0x66	0x06	0x7766	0x0C	0xDDCCDDCC
0x07	0x66	0x07	0x7766	0x0E	0xFFEEFFEE
0x08	0x88	0x08	0x9988		
0x09	0x88	0x09	0x9988		
0x0A	0xAA	0x0A	0xBBAA		
0x0B	0xAA	0x0B	0xBBAA		
0x0C	0xCC	0x0C	0xDDCC		
0x0D	0xCC	0x0D	0xDDCC		
0x0E	0xEE	0x0E	0xFFEE		
0x0F	0xEE	0x0F	0xFFEE		

## 24.3 Initialization and Configuration

To use the USB controller, the peripheral clock must be enabled using the System Control module PCLKCR11 register. In addition, the USB PHY signals must be connected to the respective pins using the GPIO module GPAAMSEL and GPBAMSEL registers. Set bit 23 in GPAAMSEL for USB0DM (GPIO23) and bit 9 in GPBAMSEL for USB0DP (GPIO41).

Set up the USBCLKDIV so a 60MHz output clock is provided to the USB module. This fixed frequency is required for all USB operations. See the *System Control and Interrupts* chapter for more details.

In host mode, the USB controller is responsible for supplying power to the bus. To avoid incorrectly supplying voltage to the bus, the external power control signal, USB0EPEN, must be kept inactive on start-up. This can be done by connecting the USB0EPEN and USB0PFLT pins to the USB controller as soon as possible.

### 24.3.1 Pin Configuration

To give more flexibility, the signals External Power Enable (EPEN) and Power Fault (PFLT) were not implemented in hardware and the user must implement these signals in software. Examples of how to implement these signals in software can be found in the [USB Software Guide](#) located in C2000Ware in the \libraries\communications\usb\ directory.

When using the device controller portion of the USB controller in a system that also provides host functionality, the power to  $V_{BUS}$  must be disabled to allow the external host controller to supply power. Usually, the EPEN signal is used to control the external regulator and must be negated to avoid having two devices driving the  $V_{BUS}$  power pin on the USB connector.

When the USB controller is acting as a host, the USB controller is in control of two signals that are attached to an external voltage supply that provides power to  $V_{BUS}$ . The Host controller uses the EPEN signal to enable or disable power to the  $V_{BUS}$  pin on the USB connector. An input pin, PFLT, provides feedback when there has been a power fault on  $V_{BUS}$ . The PFLT signal can be configured to either automatically negate the EPEN signal to disable power, or the PFLT signal can generate an interrupt to the interrupt controller to allow software to handle the power fault condition. The polarity and actions related to both EPEN and PFLT are fully configurable

in the USB controller. The controller also provides interrupts on device insertion and removal to allow the Host controller code to respond to these external events.

### **24.3.2 Endpoint Configuration**

To start communication in Host or device mode, the endpoint registers must first be configured. In Host mode, this configuration establishes a connection between an endpoint register and an endpoint on a device. In device mode, an endpoint must be configured before enumerating to the Host controller.

In both cases, the endpoint 0 configuration is limited because the endpoint is a fixed-function, fixed-FIFO-size endpoint. In device and Host modes, the endpoint requires little setup but does require a software-based state machine to progress through the setup, data, and status phases of a standard control transaction. In device mode, the configuration of the remaining endpoints is done once before enumerating and then only changed if an alternate configuration is selected by the Host controller. In Host mode, the endpoints must be configured to operate as control, bulk, or interrupt mode. Once the type of endpoint is configured, a FIFO area must be assigned to each endpoint. In the case of bulk, control and interrupt endpoints, each has a maximum of 64 bytes per transaction. The maximum packet size for the given endpoint must be set prior to sending or receiving data.

Configuring each endpoint's FIFO involves reserving a portion of the overall USB FIFO RAM to each endpoint. The total FIFO RAM available is 4 Kbytes with the first 64 bytes reserved for endpoint 0. The endpoint's FIFO must be at least as large as the maximum packet size. The FIFO can also be configured as a double-buffered FIFO so that interrupts occur at the end of each packet and allow filling the other half of the FIFO.

If operating as a device, the USB device controller's soft connect must be enabled when the device is ready to start communications, indicating to the host controller that the device is ready to start the enumeration process. If operating as a Host controller, the device soft connect must be disabled and power must be provided to  $V_{BUS}$  using the USB0EPEN signal.

## **24.4 USB Global Interrupts**

Global interrupt enable, flag, and clear registers have been added to make sure that no interrupt is missed. The USB interrupt can be enabled or blocked using the INTEN bit. The INTFLG bit indicates whether an interrupt has occurred or not. Finally, the INTFLGCLR bit clears the INTFLG when a value of 1 is written to the field.

## 24.5 Software

### 24.5.1 USB Registers to Driverlib Functions

**Table 24-3. USB Registers to Driverlib Functions**

File	Driverlib Function
<b>FADDR</b>	
usb.c	USBDevAddrSet
usb.c	USBDevAddrGet
<b>POWER</b>	
usb.c	USBHostSuspend
usb.c	USBHostReset
usb.c	USBHostResume
usb.c	USBDevConnect
usb.c	USBDevDisconnect
usb.c	USBPHYPowerOff
usb.c	USBPHYPowerOn
<b>TXIS</b>	
usb.c	USBIntStatus
usb.c	USBIntStatusEndpoint
<b>RXIS</b>	
usb.c	USBIntStatus
usb.c	USBIntStatusEndpoint
<b>TXIE</b>	
usb.c	USBIntDisableEndpoint
usb.c	USBIntEnableEndpoint
<b>RXIE</b>	
usb.c	USBIntDisableEndpoint
usb.c	USBIntEnableEndpoint
<b>IS</b>	
usb.c	USBIntStatus
usb.c	USBIntStatusControl
<b>IE</b>	
usb.c	USBIntDisableControl
usb.c	USBIntEnableControl
<b>FRAME</b>	
usb.c	USBFrameNumberGet
<b>EPIDX</b>	
usb.c	USBIndexWrite
usb.c	USBIndexRead
<b>TEST</b>	
-	
<b>FIFO0</b>	
usb.c	USBEndpointDataGet
usb.c	USBEndpointDataPut
usb.c	USBFIFOAddrGet
<b>FIFO1</b>	
-	



**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>FIFO2</b>	
-	
<b>FIFO3</b>	
-	
<b>FIFO4</b>	
-	
<b>FIFO5</b>	
-	
<b>FIFO6</b>	
-	
<b>FIFO7</b>	
-	
<b>FIFO8</b>	
-	
<b>FIFO9</b>	
-	
<b>FIFO10</b>	
-	
<b>FIFO11</b>	
-	
<b>FIFO12</b>	
-	
<b>FIFO13</b>	
-	
<b>FIFO14</b>	
-	
<b>FIFO15</b>	
-	
<b>DEVCTL</b>	
usb.c	USBHostSpeedGet
usb.c	USBOTGSessionRequest
usb.c	USBModeGet
<b>TXFIFOSZ</b>	
usb.c	USBFIFOConfigSet
usb.c	USBFIFOConfigGet
<b>RXFIFOSZ</b>	
usb.c	USBFIFOConfigSet
usb.c	USBFIFOConfigGet
<b>TXFIFOADD</b>	
usb.c	USBFIFOConfigSet
usb.c	USBFIFOConfigGet
<b>RXFIFOADD</b>	
usb.c	USBFIFOConfigSet
usb.c	USBFIFOConfigGet
<b>CONTIM</b>	

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>VPLEN</b>	
-	
<b>FSEOF</b>	
-	
<b>LSEOF</b>	
-	
<b>TXFUNCADDR0</b>	
usb.c	USBHostAddrSet
usb.c	USBHostAddrGet
<b>TXHUBADDR0</b>	
usb.c	USBHostHubAddrSet
usb.c	USBHostHubAddrGet
<b>TXHUBPORT0</b>	
-	
<b>TXFUNCADDR1</b>	
-	
<b>TXHUBADDR1</b>	
-	
<b>TXHUBPORT1</b>	
-	
<b>RXFUNCADDR1</b>	
-	
<b>RXHUBADDR1</b>	
-	
<b>RXHUBPORT1</b>	
-	
<b>TXFUNCADDR2</b>	
-	
<b>TXHUBADDR2</b>	
-	
<b>TXHUBPORT2</b>	
-	
<b>RXFUNCADDR2</b>	
-	
<b>RXHUBADDR2</b>	
-	
<b>RXHUBPORT2</b>	
-	
<b>TXFUNCADDR3</b>	
-	
<b>TXHUBADDR3</b>	
-	
<b>TXHUBPORT3</b>	
-	

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
RXFUNCADDR3	
-	
RXHUBADDR3	
-	
RXHUBPORT3	
-	
TXFUNCADDR4	
-	
TXHUBADDR4	
-	
TXHUBPORT4	
-	
RXFUNCADDR4	
-	
RXHUBADDR4	
-	
RXHUBPORT4	
-	
TXFUNCADDR5	
-	
TXHUBADDR5	
-	
TXHUBPORT5	
-	
RXFUNCADDR5	
-	
RXHUBADDR5	
-	
RXHUBPORT5	
-	
TXFUNCADDR6	
-	
TXHUBADDR6	
-	
TXHUBPORT6	
-	
RXFUNCADDR6	
-	
RXHUBADDR6	
-	
RXHUBPORT6	
-	
TXFUNCADDR7	
-	
TXHUBADDR7	

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>TXHUBPORT7</b>	
-	
<b>RXFUNCADDR7</b>	
-	
<b>RXHUBADDR7</b>	
-	
<b>RXHUBPORT7</b>	
-	
<b>TXFUNCADDR8</b>	
-	
<b>TXHUBADDR8</b>	
-	
<b>TXHUBPORT8</b>	
-	
<b>RXFUNCADDR8</b>	
-	
<b>RXHUBADDR8</b>	
-	
<b>RXHUBPORT8</b>	
-	
<b>TXFUNCADDR9</b>	
-	
<b>TXHUBADDR9</b>	
-	
<b>TXHUBPORT9</b>	
-	
<b>RXFUNCADDR9</b>	
-	
<b>RXHUBADDR9</b>	
-	
<b>RXHUBPORT9</b>	
-	
<b>TXFUNCADDR10</b>	
-	
<b>TXHUBADDR10</b>	
-	
<b>TXHUBPORT10</b>	
-	
<b>RXFUNCADDR10</b>	
-	
<b>RXHUBADDR10</b>	
-	
<b>RXHUBPORT10</b>	
-	

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TXFUNCADDR11</b>	
-	
<b>TXHUBADDR11</b>	
-	
<b>TXHUBPORT11</b>	
-	
<b>RXFUNCADDR11</b>	
-	
<b>RXHUBADDR11</b>	
-	
<b>RXHUBPORT11</b>	
-	
<b>TXFUNCADDR12</b>	
-	
<b>TXHUBADDR12</b>	
-	
<b>TXHUBPORT12</b>	
-	
<b>RXFUNCADDR12</b>	
-	
<b>RXHUBADDR12</b>	
-	
<b>RXHUBPORT12</b>	
-	
<b>TXFUNCADDR13</b>	
-	
<b>TXHUBADDR13</b>	
-	
<b>TXHUBPORT13</b>	
-	
<b>RXFUNCADDR13</b>	
-	
<b>RXHUBADDR13</b>	
-	
<b>RXHUBPORT13</b>	
-	
<b>TXFUNCADDR14</b>	
-	
<b>TXHUBADDR14</b>	
-	
<b>TXHUBPORT14</b>	
-	
<b>RXFUNCADDR14</b>	
-	
<b>RXHUBADDR14</b>	

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>RXHUBPORT14</b>	
-	
<b>TXFUNCADDR15</b>	
-	
<b>TXHUBADDR15</b>	
-	
<b>TXHUBPORT15</b>	
-	
<b>RXFUNCADDR15</b>	
-	
<b>RXHUBADDR15</b>	
-	
<b>RXHUBPORT15</b>	
-	
<b>CSRL0</b>	
usb.c	USBHostEndpointStatusClear
usb.c	USBDevEndpointStatusClear
usb.c	USBDevEndpointStall
usb.c	USBDevEndpointStallClear
usb.c	USBEndpointDataAvail
usb.c	USBEndpointDataGet
usb.c	USBDevEndpointDataAck
usb.c	USBHostEndpointDataAck
usb.c	USBEndpointDataPut
usb.c	USBEndpointDataSend
usb.c	USBFIFOFlush
usb.c	USBHostRequestIN
usb.c	USBHostRequestINClear
usb.c	USBHostRequestStatus
<b>CSRH0</b>	
usb.c	USBHostEndpointDataToggle
usb.c	USBFIFOFlush
<b>COUNT0</b>	
usb.c	USBEndpointDataAvail
usb.c	USBEndpointDataGet
<b>TYPE0</b>	
usb.c	USBHostEndpointConfig
usb.c	USBHostHubAddrSet
<b>NAKLMT</b>	
usb.c	USBHostEndpointConfig
<b>TXMAXP1</b>	
usb.c	USBHostEndpointConfig
usb.c	USBDevEndpointConfigSet
usb.c	USBDevEndpointConfigGet

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TXCSRL1</b>	
usb.c	USBEndpointStatus
usb.c	USBHostEndpointStatusClear
usb.c	USBDevEndpointStatusClear
usb.c	USBEndpointDataToggleClear
usb.c	USBDevEndpointStall
usb.c	USBDevEndpointStallClear
usb.c	USBDevEndpointConfigSet
usb.c	USBFIFOFlush
<b>TXCSRH1</b>	
usb.c	USBHostEndpointDataToggle
usb.c	USBHostEndpointConfig
usb.c	USBDevEndpointConfigSet
usb.c	USBDevEndpointConfigGet
usb.c	USBEndpointDMAConfigSet
usb.c	USBEndpointDMAEnable
usb.c	USBEndpointDMADisable
<b>RXMAXP1</b>	
usb.c	USBHostEndpointConfig
usb.c	USBDevEndpointConfigSet
usb.c	USBDevEndpointConfigGet
<b>RXCSRL1</b>	
usb.c	USBEndpointStatus
usb.c	USBHostEndpointStatusClear
usb.c	USBDevEndpointStatusClear
usb.c	USBEndpointDataToggleClear
usb.c	USBDevEndpointStall
usb.c	USBDevEndpointStallClear
usb.c	USBDevEndpointConfigSet
usb.c	USBEndpointDataAvail
usb.c	USBEndpointDataGet
usb.c	USBDevEndpointDataAck
usb.c	USBHostEndpointDataAck
usb.c	USBFIFOFlush
usb.c	USBHostRequestIN
usb.c	USBHostRequestINClear
<b>RXCSRH1</b>	
usb.c	USBHostEndpointDataToggle
usb.c	USBHostEndpointConfig
usb.c	USBDevEndpointConfigSet
usb.c	USBDevEndpointConfigGet
usb.c	USBEndpointDMAConfigSet
usb.c	USBEndpointDMAEnable
usb.c	USBEndpointDMADisable
<b>RXCOUNT1</b>	

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>TXTYPE1</b>	
usb.c	USBHostEndpointConfig
<b>TXINTERVAL1</b>	
usb.c	USBHostEndpointConfig
<b>RXTYPE1</b>	
usb.c	USBHostEndpointConfig
<b>RXINTERVAL1</b>	
usb.c	USBHostEndpointConfig
<b>TXMAXP2</b>	
-	
<b>TXCSRL2</b>	
-	
<b>TXCSRH2</b>	
-	
<b>RXMAXP2</b>	
-	
<b>RXCSRL2</b>	
-	
<b>RXCSRH2</b>	
-	
<b>RXCOUNT2</b>	
-	
<b>TXTYPE2</b>	
-	
<b>TXINTERVAL2</b>	
-	
<b>RXTYPE2</b>	
-	
<b>RXINTERVAL2</b>	
-	
<b>TXMAXP3</b>	
-	
<b>TXCSRL3</b>	
-	
<b>TXCSRH3</b>	
-	
<b>RXMAXP3</b>	
-	
<b>RXCSRL3</b>	
-	
<b>RXCSRH3</b>	
-	
<b>RXCOUNT3</b>	
-	



**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TXTYPE3</b>	
-	
<b>TXINTERVAL3</b>	
-	
<b>RXTYPE3</b>	
-	
<b>RXINTERVAL3</b>	
-	
<b>TXMAXP4</b>	
-	
<b>TXCSRL4</b>	
-	
<b>TXCSRH4</b>	
-	
<b>RXMAXP4</b>	
-	
<b>RXCSRL4</b>	
-	
<b>RXCSRH4</b>	
-	
<b>RXCOUNT4</b>	
-	
<b>TXTYPE4</b>	
-	
<b>TXINTERVAL4</b>	
-	
<b>RXTYPE4</b>	
-	
<b>RXINTERVAL4</b>	
-	
<b>TXMAXP5</b>	
-	
<b>TXCSRL5</b>	
-	
<b>TXCSRH5</b>	
-	
<b>RXMAXP5</b>	
-	
<b>RXCSRL5</b>	
-	
<b>RXCSRH5</b>	
-	
<b>RXCOUNT5</b>	
-	
<b>TXTYPE5</b>	

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>TXINTERVAL5</b>	
-	
<b>RXTYPE5</b>	
-	
<b>RXINTERVAL5</b>	
-	
<b>TXMAXP6</b>	
-	
<b>TXCSRL6</b>	
-	
<b>TXCSRH6</b>	
-	
<b>RXMAXP6</b>	
-	
<b>RXCSRL6</b>	
-	
<b>RXCSRH6</b>	
-	
<b>RXCOUNT6</b>	
-	
<b>TXTYPE6</b>	
-	
<b>TXINTERVAL6</b>	
-	
<b>RXTYPE6</b>	
-	
<b>RXINTERVAL6</b>	
-	
<b>TXMAXP7</b>	
-	
<b>TXCSRL7</b>	
-	
<b>TXCSRH7</b>	
-	
<b>RXMAXP7</b>	
-	
<b>RXCSRL7</b>	
-	
<b>RXCSRH7</b>	
-	
<b>RXCOUNT7</b>	
-	
<b>TXTYPE7</b>	
-	

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TXINTERVAL7</b>	
-	
<b>RXTYPE7</b>	
-	
<b>RXINTERVAL7</b>	
-	
<b>TXMAXP8</b>	
-	
<b>TXCSRL8</b>	
-	
<b>TXCSRH8</b>	
-	
<b>RXMAXP8</b>	
-	
<b>RXCSRL8</b>	
-	
<b>RXCSRH8</b>	
-	
<b>RXCOUNT8</b>	
-	
<b>TXTYPE8</b>	
-	
<b>TXINTERVAL8</b>	
-	
<b>RXTYPE8</b>	
-	
<b>RXINTERVAL8</b>	
-	
<b>TXMAXP9</b>	
-	
<b>TXCSRL9</b>	
-	
<b>TXCSRH9</b>	
-	
<b>RXMAXP9</b>	
-	
<b>RXCSRL9</b>	
-	
<b>RXCSRH9</b>	
-	
<b>RXCOUNT9</b>	
-	
<b>TXTYPE9</b>	
-	
<b>TXINTERVAL9</b>	

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>RXTYPE9</b>	
-	
<b>RXINTERVAL9</b>	
-	
<b>TXMAXP10</b>	
-	
<b>TXCSRL10</b>	
-	
<b>TXCSRH10</b>	
-	
<b>RXMAXP10</b>	
-	
<b>RXCSRL10</b>	
-	
<b>RXCSRH10</b>	
-	
<b>RXCOUNT10</b>	
-	
<b>TXTYPE10</b>	
-	
<b>TXINTERVAL10</b>	
-	
<b>RXTYPE10</b>	
-	
<b>RXINTERVAL10</b>	
-	
<b>TXMAXP11</b>	
-	
<b>TXCSRL11</b>	
-	
<b>TXCSRH11</b>	
-	
<b>RXMAXP11</b>	
-	
<b>RXCSRL11</b>	
-	
<b>RXCSRH11</b>	
-	
<b>RXCOUNT11</b>	
-	
<b>TXTYPE11</b>	
-	
<b>TXINTERVAL11</b>	
-	

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
RXTYPE11	
-	
RXINTERVAL11	
-	
TXMAXP12	
-	
TXCSRL12	
-	
TXCSRH12	
-	
RXMAXP12	
-	
RXCSRL12	
-	
RXCSRH12	
-	
RXCOUNT12	
-	
TXTYPE12	
-	
TXINTERVAL12	
-	
RXTYPE12	
-	
RXINTERVAL12	
-	
TXMAXP13	
-	
TXCSRL13	
-	
TXCSRH13	
-	
RXMAXP13	
-	
RXCSRL13	
-	
RXCSRH13	
-	
RXCOUNT13	
-	
TXTYPE13	
-	
TXINTERVAL13	
-	
RXTYPE13	

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>RXINTERVAL13</b>	
-	
<b>TXMAXP14</b>	
-	
<b>TXCSRL14</b>	
-	
<b>TXCSRH14</b>	
-	
<b>RXMAXP14</b>	
-	
<b>RXCSRL14</b>	
-	
<b>RXCSRH14</b>	
-	
<b>RXCOUNT14</b>	
-	
<b>TXTYPE14</b>	
-	
<b>TXINTERVAL14</b>	
-	
<b>RXTYPE14</b>	
-	
<b>RXINTERVAL14</b>	
-	
<b>TXMAXP15</b>	
-	
<b>TXCSRL15</b>	
-	
<b>TXCSRH15</b>	
-	
<b>RXMAXP15</b>	
-	
<b>RXCSRL15</b>	
-	
<b>RXCSRH15</b>	
-	
<b>RXCOUNT15</b>	
-	
<b>TXTYPE15</b>	
-	
<b>TXINTERVAL15</b>	
-	
<b>RXTYPE15</b>	
-	

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>RXINTERVAL15</b>	
-	
<b>RQPKTCOUNT1</b>	
usb.c	USBEndpointPacketCountSet
<b>RQPKTCOUNT2</b>	
-	
<b>RQPKTCOUNT3</b>	
-	
<b>RQPKTCOUNT4</b>	
-	
<b>RQPKTCOUNT5</b>	
-	
<b>RQPKTCOUNT6</b>	
-	
<b>RQPKTCOUNT7</b>	
-	
<b>RQPKTCOUNT8</b>	
-	
<b>RQPKTCOUNT9</b>	
-	
<b>RQPKTCOUNT10</b>	
-	
<b>RQPKTCOUNT11</b>	
-	
<b>RQPKTCOUNT12</b>	
-	
<b>RQPKTCOUNT13</b>	
-	
<b>RQPKTCOUNT14</b>	
-	
<b>RQPKTCOUNT15</b>	
-	
<b>RXDPKTBUFDIS</b>	
-	
<b>TXDPKTBUFDIS</b>	
-	
<b>EPC</b>	
usb.c	USBIntDisableControl
usb.c	USBIntEnableControl
usb.c	USBIntStatus
usb.c	USBIntStatusControl
usb.c	USBHostPwrConfig
usb.c	USBHostPwrFaultEnable
usb.c	USBHostPwrFaultDisable
usb.c	USBHostPwrEnable

**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
usb.c	USBHostPwrDisable
<b>EPCRIS</b>	
-	
<b>EPCIM</b>	
usb.c	USBIntDisableControl
usb.c	USBIntEnableControl
<b>EPCISC</b>	
usb.c	USBIntStatus
usb.c	USBIntStatusControl
<b>DRRIS</b>	
-	
<b>DRIM</b>	
-	
<b>DRISC</b>	
-	
<b>GPCS</b>	
usb.c	USBHostMode
usb.c	USBDevMode
usb.c	USBOTGMode
<b>VDC</b>	
usb.c	USBHostPwrConfig
<b>VDCRIS</b>	
-	
<b>VDCIM</b>	
-	
<b>VDCISC</b>	
-	
<b>IDVRIS</b>	
-	
<b>IDVIM</b>	
usb.c	USBIntDisableControl
usb.c	USBIntEnableControl
<b>IDVISC</b>	
usb.c	USBIntStatus
usb.c	USBIntStatusControl
<b>DMASEL</b>	
usb.c	USBEndpointDMAChannel
<b>GLBINTEN</b>	
-	
<b>GLBINTFLG</b>	
-	
<b>GLBINTFLGCL</b>	
-	
<b>PP</b>	



**Table 24-3. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	

### 24.5.2 USB Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/usb

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

#### 24.5.2.1 USB CDC serial example

FILE: usb\_ex1\_dev\_serial.c

This example application turns the evaluation kit into a virtual serial port when connected to the USB host system. The application supports the USB Communication Device Class, Abstract Control Model to redirect SCIA traffic to and from the USB host system.

Connect USB cables from your PC to both the mini and microUSB connectors on the controlCARD. Figure out what COM ports your controlCARD is enumerating (typically done using Device Manager in Windows) and open a serial terminal to each of with the settings 115200 Baud 8-N-1. Characters typed in one terminal should be echoed in the other and vice versa.

A driver information (INF) file for use with Windows XP, Windows 7 and Windows 10 can be found in the windows\_drivers directory.

#### 24.5.2.2 USB HID Mouse Device

FILE: usb\_ex2\_dev\_mouse.c

This example application turns the evaluation board into a USB mouse supporting the Human Interface Device class. After loading and running the example simply connect the PC to the controlCARDs microUSB port using a USB cable, and the mouse pointer will move in a square pattern for the duration of the time it is plugged in.

SCIA, connected to the FTDI virtual COM port and running at 115200, 8-N-1, is used to display messages from this application.

#### 24.5.2.3 USB Device Keyboard

FILE: usb\_ex3\_dev\_keyboard.c

This example application turns the evaluation board into a USB keyboard supporting the Human Interface Device class. The global variable ui32Button should be modified to wake up the USB. Care should be taken to ensure that the active window can safely receive the text; enter is not pressed at any point so no actions are attempted by the host if a terminal window is used.

The device implemented by this application also supports USB remote wake up allowing it to request the host to reactivate a suspended bus. If the bus is suspended (as indicated on the application display), updating ui32Button will request a remote wakeup assuming the host has not specifically disabled such requests.

To run the example compile the project, load to the target, and run the example. After the example is running, connect a USB cable from the PC to the microUSB port on the controlCARD. Modify ui32Button value in the expressions window and then focus should be on the window so that we can receive keyboard input (i.e. NotePad).

#### 24.5.2.4 USB Generic Bulk Device

FILE: usb\_ex4\_dev\_bulk.c

This example provides a generic USB device offering simple bulk data transfer to and from the host. The device uses a vendor-specific class ID and supports a single bulk IN endpoint and a single bulk OUT endpoint. Data received from the host is assumed to be ASCII text and it is echoed back with the case of all alphabetic characters swapped.

SCIA, connected to the FTDI virtual COM port and running at 115200, 8-N-1, is used to display messages from this application.

A Windows INF file for the device is provided under the windows drivers directory. This INF contains information required to install the WinUSB subsystem on WindowsXP, Windows 7 and Windows 10. WinUSB is a Windows subsystem allowing user mode applications to access the USB device without the need for a vendor-specific kernel mode driver.

A sample Windows command-line application, `usb_bulk_example`, illustrating how to connect to and communicate with the bulk device is also provided. Project files are included to allow the examples to be built using Microsoft VisualStudio. Source code for this application can be found in directory `~/C2000Ware/utilities/tools/{Device}/usb_bulk_example/Release`

#### 24.5.2.5 USB HID Mouse Host

FILE: `usb_ex5_host_mouse.c`

This application demonstrates the handling of a USB mouse attached to the evaluation kit. Once attached, the position of the mouse pointer and the state of the mouse buttons are output to the display.

SCIA, which is connected to the FTDI virtual serial port on the controlCARD board, is configured for 115200 bits per second, and 8-N-1 mode. When a HID compliant mouse is connected to the microUSB port on the top of the controlCARD, position and button information will be displayed to the console.

#### 24.5.2.6 USB HID Keyboard Host

FILE: `usb_ex6_host_keyboard.c`

This example application demonstrates how to support a USB keyboard attached to the evaluation kit board. The display will show if a keyboard is currently connected and the current state of the Caps Lock key on the keyboard that is connected on the bottom status area of the screen. Pressing any keys on the keyboard will cause them to be sent out the SCI at 115200 baud with no parity, 8 bits and 1 stop bit. Any keyboard that supports the USB HID BIOS protocol should work with this demo application.

To run the example you should connect a HID compliant keyboard to the microUSB port on the top of the controlCARD and open up a serial terminal with the above settings to view the characters typed on the keyboard.

#### 24.5.2.7 USB Mass Storage Class Host

FILE: `usb_ex7_host_msc.c`

This example application demonstrates reading a file system from a USB mass storage class device. It makes use of FatFs, a FAT file system driver. It provides a simple command console via the SCI for issuing commands to view and navigate the file system on the mass storage device.

The first SCI, which is connected to the FTDI virtual serial port on the controlCARD board, is configured for 115200 bits per second, and 8-N-1 mode. When the program is started a message will be printed to the terminal. Type ``help'` for command help.

After loading and running the example, open a serial terminal with the above settings to open the command prompt. Then connect a USB MSC device to the microUSB port on the top of the controlCARD.

For additional details about FatFs, see the following site: [FatFs - Generic FAT Filesystem Module](#)

#### 24.5.2.8 USB Dual Detect

FILE: `usb_ex8_dual_detect.c`

This program uses a GPIO to do ID detection. If a host is connected to the device's USB port, the stack will switch to device mode and enumerate as mouse. If a mouse device is connected to the device's USB port, the stack will switch to host mode and display the mouses movement and button press information in a serial terminal.

### 24.5.2.9 USB Throughput Bulk Device Example (usb\_ex9\_throughput\_dev\_bulk)

FILE: usb\_ex9\_dev\_bulk\_throughput.c

This example provides a throughput numbers of bulk data transfer to and from the host. The device uses a vendor-specific class ID and supports a single bulk IN Endpoint and a single bulk OUT Endpoint.

SCIA, connected to the FTDI virtual COM port and running at 115200, 8-N-1, is used to display messages from this application.

A Windows INF file for the device is provided under the windows drivers directory. This INF contains information required to install the WinUSB subsystem on WindowsXP, Windows 7 and Windows 10. This is present in utilities/windows\_drivers.

A sample Windows command-line application, usb\_throughput\_bulk\_example, illustrating how to connect to and communicate with the bulk device is also provided. Project files are included to allow the examples to be built using Microsoft VisualStudio. Source code for this application can be found in directory ~/utilities/tools/usb\_throughput\_bulk\_example/Release.

After running the example in CCS Connect the USB Micro to the PC. Then the example will wait to receive data from the application. Run the usb\_throughput\_bulk example, the throughput and Data Packets Transferred.

### 24.5.2.10 USB HUB Host example

FILE: usb\_ex10\_host\_hub.c

This example application demonstrates how to support a USB keyboard and USB Mouse with a USB Hub. The display will show the connected devices on the USB hub.

To run the example you should connect a USB Hub to the microUSB port on the top of the controlCARD and open up a serial terminal with the above settings to view the characters typed on the keyboard. Allow the example to run with the hub connected and then connect the USB Host Mouse or Keyboard.

When a USB Mouse is connected on the Hub the position of the mouse pointer and the state of the mouse buttons are output to the display. Similarly when a USB Keyboard is connected, any key press on the keyboard will cause them to be sent out the SCI at 115200 baud with no parity, 8 bits and 1 stop bit.

This example is for depicting the usage of Hub.

There are some limitations in this example :

1. The Example fails to recognize the USB Hub and the device if the Mouse/Keyboard is already connected to the USB Hub and the Hub is connected to the Micro USB of the Control Card.
2. The same port should not be used to connect a Keyboard and mouse.

## 24.6 USB Registers

This Section describes the USB Registers.

### 24.6.1 USB Base Address Table

**Table 24-4. USB Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
UsbRegs	<a href="#">USB_REGS</a>	USBA_BASE	0x0004_0000	YES	YES	-	YES

## 24.6.2 USB\_REGS Registers

Table 24-5 lists the memory-mapped registers for the USB\_REGS registers. All register offset addresses not listed in Table 24-5 should be considered as reserved locations and the register contents should not be modified.

**Table 24-5. USB\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	USBFADDR	USB Device Functional Address		<a href="#">Go</a>
1h	USBPOWER	USB Power		<a href="#">Go</a>
2h	USBTXIS	USB Transmit Interrupt Status		<a href="#">Go</a>
4h	USBRXIS	USB Receive Interrupt Status		<a href="#">Go</a>
6h	USBTXIE	USB Transmit Interrupt Enable		<a href="#">Go</a>
8h	USBRXIE	USB Receive Interrupt Enable		<a href="#">Go</a>
Ah	USBIS	USB General Interrupt Status		<a href="#">Go</a>
Bh	USBIE	USB Interrupt Enable		<a href="#">Go</a>
Ch	USBFRAME	USB Frame Value		<a href="#">Go</a>
Eh	USBEPIDX	USB Endpoint Index		<a href="#">Go</a>
Fh	USBTEST	USB Test Mode		<a href="#">Go</a>
20h	USBFIFO0	USB FIFO Endpoint 0		<a href="#">Go</a>
24h	USBFIFO1	USB FIFO Endpoint 1		<a href="#">Go</a>
28h	USBFIFO2	USB FIFO Endpoint 2		<a href="#">Go</a>
2Ch	USBFIFO3	USB FIFO Endpoint 3		<a href="#">Go</a>
60h	USBDEVCTL	USB Device Control		<a href="#">Go</a>
62h	USBTXFIFOSZ	USB Transmit Dynamic FIFO Sizing		<a href="#">Go</a>
63h	USBRXFIFOSZ	USB Receive Dynamic FIFO Sizing		<a href="#">Go</a>
64h	USBTXFIFOADD	USB Transmit FIFO Start Address		<a href="#">Go</a>
66h	USBRXFIFOADD	USB Receive FIFO Start Address		<a href="#">Go</a>
7Ah	USBCONTIM	USB Connect Timing		<a href="#">Go</a>
7Dh	USBFSEOF	USB Full-Speed Last Transaction to End of Frame Timing		<a href="#">Go</a>
7Eh	USBLSEOF	USB Low-Speed Last Transaction to End of Frame Timing		<a href="#">Go</a>
80h	USBTXFUNCADDR0	USB Transmit Functional Address Endpoint 0		<a href="#">Go</a>
82h	USBTXHUBADDR0	USB Transmit Hub Address Endpoint 0		<a href="#">Go</a>
83h	USBTXHUBPORT0	USB Transmit Hub Port Endpoint 0		<a href="#">Go</a>
88h	USBTXFUNCADDR1	USB Transmit Functional Address Endpoint 1		<a href="#">Go</a>
8Ah	USBTXHUBADDR1	USB Transmit Hub Address Endpoint 1		<a href="#">Go</a>
8Bh	USBTXHUBPORT1	USB Transmit Hub Port Endpoint 1		<a href="#">Go</a>
8Ch	USBRXFUNCADDR1	USB Receive Functional Address Endpoint 1		<a href="#">Go</a>
8Eh	USBRXHUBADDR1	USB Receive Hub Address Endpoint 1		<a href="#">Go</a>
8Fh	USBRXHUBPORT1	USB Receive Hub Port Endpoint 1		<a href="#">Go</a>
90h	USBTXFUNCADDR2	USB Transmit Functional Address Endpoint 2		<a href="#">Go</a>
92h	USBTXHUBADDR2	USB Transmit Hub Address Endpoint 2		<a href="#">Go</a>
93h	USBTXHUBPORT2	USB Transmit Hub Port Endpoint 2		<a href="#">Go</a>
94h	USBRXFUNCADDR2	USB Receive Functional Address Endpoint 2		<a href="#">Go</a>
96h	USBRXHUBADDR2	USB Receive Hub Address Endpoint 2		<a href="#">Go</a>
97h	USBRXHUBPORT2	USB Receive Hub Port Endpoint 2		<a href="#">Go</a>
98h	USBTXFUNCADDR3	USB Transmit Functional Address Endpoint 3		<a href="#">Go</a>
9Ah	USBTXHUBADDR3	USB Transmit Hub Address Endpoint 3		<a href="#">Go</a>

**Table 24-5. USB\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
9Bh	USBTXHUBPORT3	USB Transmit Hub Port Endpoint 3		<a href="#">Go</a>
9Ch	USBRXFUNCADDR3	USB Receive Functional Address Endpoint 3		<a href="#">Go</a>
9Eh	USBRXHUBADDR3	USB Receive Hub Address Endpoint 3		<a href="#">Go</a>
9Fh	USBRXHUBPORT3	USB Receive Hub Port Endpoint 3		<a href="#">Go</a>
102h	USBCSRL0	USB Control and Status Endpoint 0 Low		<a href="#">Go</a>
103h	USBCSRH0	USB Control and Status Endpoint 0 High		<a href="#">Go</a>
108h	USBCOUNT0	USB Receive Byte Count Endpoint 0		<a href="#">Go</a>
10Ah	USBTYPE0	USB Type Endpoint 0		<a href="#">Go</a>
10Bh	USBNAKLMT	USB NAK Limit		<a href="#">Go</a>
110h	USBTXMAXP1	USB Maximum Transmit Data Endpoint 1		<a href="#">Go</a>
112h	USBTXCSRL1	USB Transmit Control and Status Endpoint 1 Low		<a href="#">Go</a>
113h	USBTXCSRH1	USB Transmit Control and Status Endpoint 1 High		<a href="#">Go</a>
114h	USBRXMAXP1	USB Maximum Receive Data Endpoint 1		<a href="#">Go</a>
116h	USBRXCSRL1	USB Receive Control and Status Endpoint 1 Low		<a href="#">Go</a>
117h	USBRXCSRH1	USB Receive Control and Status Endpoint 1 High		<a href="#">Go</a>
118h	USBRXCOUNT1	USB Receive Byte Count Endpoint 1		<a href="#">Go</a>
11Ah	USBTXTYPE1	USB Host Transmit Configure Type Endpoint 1		<a href="#">Go</a>
11Bh	USBTXINTERVAL1	USB Host Transmit Interval Endpoint 1		<a href="#">Go</a>
11Ch	USBRXTYPE1	USB Host Configure Receive Type Endpoint 1		<a href="#">Go</a>
11Dh	USBRXINTERVAL1	USB Host Receive Polling Interval Endpoint 1		<a href="#">Go</a>
120h	USBTXMAXP2	USB Maximum Transmit Data Endpoint 2		<a href="#">Go</a>
122h	USBTXCSRL2	USB Transmit Control and Status Endpoint 2 Low		<a href="#">Go</a>
123h	USBTXCSRH2	USB Transmit Control and Status Endpoint 2 High		<a href="#">Go</a>
124h	USBRXMAXP2	USB Maximum Receive Data Endpoint 2		<a href="#">Go</a>
126h	USBRXCSRL2	USB Receive Control and Status Endpoint 2 Low		<a href="#">Go</a>
127h	USBRXCSRH2	USB Receive Control and Status Endpoint 2 High		<a href="#">Go</a>
128h	USBRXCOUNT2	USB Receive Byte Count Endpoint 2		<a href="#">Go</a>
12Ah	USBTXTYPE2	USB Host Transmit Configure Type Endpoint 2		<a href="#">Go</a>
12Bh	USBTXINTERVAL2	USB Host Transmit Interval Endpoint 2		<a href="#">Go</a>
12Ch	USBRXTYPE2	USB Host Configure Receive Type Endpoint 2		<a href="#">Go</a>
12Dh	USBRXINTERVAL2	USB Host Receive Polling Interval Endpoint 2		<a href="#">Go</a>
130h	USBTXMAXP3	USB Maximum Transmit Data Endpoint 3		<a href="#">Go</a>
132h	USBTXCSRL3	USB Transmit Control and Status Endpoint 3 Low		<a href="#">Go</a>
133h	USBTXCSRH3	USB Transmit Control and Status Endpoint 3 High		<a href="#">Go</a>
134h	USBRXMAXP3	USB Maximum Receive Data Endpoint 3		<a href="#">Go</a>
136h	USBRXCSRL3	USB Receive Control and Status Endpoint 3 Low		<a href="#">Go</a>
137h	USBRXCSRH3	USB Receive Control and Status Endpoint 3 High		<a href="#">Go</a>
138h	USBRXCOUNT3	USB Receive Byte Count Endpoint 3		<a href="#">Go</a>
13Ah	USBTXTYPE3	USB Host Transmit Configure Type Endpoint 3		<a href="#">Go</a>
13Bh	USBTXINTERVAL3	USB Host Transmit Interval Endpoint 3		<a href="#">Go</a>
13Ch	USBRXTYPE3	USB Host Configure Receive Type Endpoint 3		<a href="#">Go</a>
13Dh	USBRXINTERVAL3	USB Host Receive Polling Interval Endpoint 3		<a href="#">Go</a>
304h	USBRQPKTCOUNT1	USB Request Packet Count in Block Transfer Endpoint 1		<a href="#">Go</a>
308h	USBRQPKTCOUNT2	USB Request Packet Count in Block Transfer Endpoint 2		<a href="#">Go</a>

**Table 24-5. USB\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
30Ch	USBRQPKTCOUNT3	USB Request Packet Count in Block Transfer Endpoint 3		<a href="#">Go</a>
340h	USBRXDPKTBUFDIS	USB Receive Double Packet Buffer Disable		<a href="#">Go</a>
342h	USBTXDPKTBUFDIS	USB Transmit Double Packet Buffer Disable		<a href="#">Go</a>
400h	USBEPCC	USB External Power Control		<a href="#">Go</a>
404h	USBEPCCRIS	USB External Power Control Raw Interrupt Status		<a href="#">Go</a>
408h	USBEPCCIM	USB External Power Control Interrupt Mask		<a href="#">Go</a>
40Ch	USBEPCCISC	USB External Power Control Interrupt Status and Clear		<a href="#">Go</a>
410h	USBDRRIS	USB Device RESUME Raw Interrupt Status		<a href="#">Go</a>
414h	USBDRIM	USB Device RESUME Interrupt Mask		<a href="#">Go</a>
418h	USBDRISC	USB Device RESUME Interrupt Status and Clear		<a href="#">Go</a>
41Ch	USBGPCS	USB General-Purpose Control and Status		<a href="#">Go</a>
430h	USBVDC	USB VBUS Droop Control		<a href="#">Go</a>
434h	USBVDCRIS	USB VBUS Droop Control Raw Interrupt Status		<a href="#">Go</a>
438h	USBVDCIM	USB VBUS Droop Control Interrupt Mask		<a href="#">Go</a>
43Ch	USBVDCISC	USB VBUS Droop Control Interrupt Status and Clear		<a href="#">Go</a>
444h	USBIDVRIS	USB ID Valid Detect Raw Interrupt Status		<a href="#">Go</a>
448h	USBIDVIM	USB ID Valid Detect Interrupt Mask		<a href="#">Go</a>
44Ch	USBIDVISC	USB ID Valid Detect Interrupt Status and Clear		<a href="#">Go</a>
450h	USBDMASEL	USB DMA Select		<a href="#">Go</a>
480h	USB_GLB_INT_EN	USB Global Interrupt Enable Register Note: This Register is applicable only when USB is mapped to CPU1		<a href="#">Go</a>
484h	USB_GLB_INT_FLG	USB Global Interrupt Flag Register Note: This Register is applicable only when USB is mapped to CPU1		<a href="#">Go</a>
488h	USB_GLB_INT_FLG_CLR	USB Global Interrupt Flag Clear Register Note: This Register is applicable only when USB is mapped to CPU1		<a href="#">Go</a>
500h	USBDMARIS	USB uDMA Raw Interrupt Status register. Note: This Register is applicable only when USB is mapped to CM		<a href="#">Go</a>
504h	USBDMAIM	USB uDMA Interrupt Mask Register Note: This Register is applicable only when USB is mapped to CM		<a href="#">Go</a>
508h	USBDMAISC	USB uDMA Interrupt Status and Clear Register Note: This Register is applicable only when USB is mapped to CM		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 24-6](#) shows the codes that are used for access types in this section.

**Table 24-6. USB\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		

**Table 24-6. USB\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 24.6.2.1 USBFADDR Register (Offset = 0h) [Reset = 00h]

USBFADDR is shown in [Figure 24-3](#) and described in [Table 24-7](#).

Return to the [Summary Table](#).

USB Device Functional Address

**Figure 24-3. USBFADDR Register**

7	6	5	4	3	2	1	0
RESERVED	FUNCADDR						
R-0h	R/W-0h						

**Table 24-7. USBFADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	FUNCADDR	R/W	0h	Function Address of Device as received through SET_ADDRESS Reset type: SYSRSn



### 24.6.2.2 USBPOWER Register (Offset = 1h) [Reset = 00h]

USBPOWER is shown in [Figure 24-4](#) and described in [Table 24-8](#).

Return to the [Summary Table](#).

USB Power

**Figure 24-4. USBPOWER Register**

7	6	5	4	3	2	1	0
ISOUP	SOFT_CONN	RESERVED		RESET	RESUME	SUSPEND	PWRDNPHY
R/W-0h	R/W-0h	R-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-8. USBPOWER Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	ISOUP	R/W	0h	Isochronous Update Reset type: SYSRSn 0h (R/W) = Host Mode - Reserved Device Mode - No effect 1h (R/W) = Host Mode - Reserved Device Mode - The USB controller waits for an SOF token from the time the TXRDY bit is set in the USBTXCSRLn register before sending the packet. If an IN token is received before an SOF token, then a zerolength data packet is sent.
6	SOFT_CONN	R/W	0h	Soft Connect/Disconnect Reset type: SYSRSn 0h (R/W) = Host Mode - Reserved Device Mode - The USB D+/D- lines are tri-stated. 1h (R/W) = Host Mode - Reserved Device Mode - The USB D+/D- lines are enabled.
5-4	RESERVED	R	0h	Reserved
3	RESET	R/W	0h	Enable Reset Signaling Reset type: SYSRSn 0h (R/W) = Ends RESET signaling on the bus. 1h (R/W) = Enables RESET signaling on the bus.
2	RESUME	R/W	0h	Enable Resume Signaling. The bit should be cleared by software 20 ms after being set. Reset type: SYSRSn 0h (R/W) = Ends RESUME signaling on the bus. 1h (R/W) = Enables RESUME signaling when the Device is in SUSPEND mode.
1	SUSPEND	R/W	0h	Enable Suspend Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables SUSPEND mode.
0	PWRDNPHY	R/W	0h	Power Down PHY Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Powers down the internal USB PHY.

### 24.6.2.3 USBTXIS Register (Offset = 2h) [Reset = 0000h]

USBTXIS is shown in [Figure 24-5](#) and described in [Table 24-9](#).

Return to the [Summary Table](#).

USB Transmit Interrupt Status

**Figure 24-5. USBTXIS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EP3	EP2	EP1	EP0
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 24-9. USBTXIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	EP3	R	0h	Transmit Endpoint 3 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 3 transmit interrupt is asserted.
2	EP2	R	0h	Transmit Endpoint 2 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 2 transmit interrupt is asserted.
1	EP1	R	0h	Transmit Endpoint 1 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 1 transmit interrupt is asserted.
0	EP0	R	0h	Transmit Endpoint 0 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 0 transmit and receive interrupt is asserted.

#### 24.6.2.4 USBRXIS Register (Offset = 4h) [Reset = 0000h]

USBRXIS is shown in [Figure 24-6](#) and described in [Table 24-10](#).

Return to the [Summary Table](#).

USB Receive Interrupt Status

**Figure 24-6. USBRXIS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EP3	EP2	EP1	RESERVED
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 24-10. USBRXIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	EP3	R	0h	Receive Endpoint 3 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 3 transmit interrupt is asserted.
2	EP2	R	0h	Receive Endpoint 2 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 2 transmit interrupt is asserted.
1	EP1	R	0h	Receive Endpoint 1 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 1 transmit interrupt is asserted.
0	RESERVED	R	0h	Reserved

### 24.6.2.5 USBTXIE Register (Offset = 6h) [Reset = 000Fh]

USBTXIE is shown in [Figure 24-7](#) and described in [Table 24-11](#).

Return to the [Summary Table](#).

USB Transmit Interrupt Enable

**Figure 24-7. USBTXIE Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EP3	EP2	EP1	EP0
R-0h				R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 24-11. USBTXIE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	EP3	R/W	1h	Transmit Endpoint 3 Interrupt Enable Reset type: SYSRSn 0h (R/W) = The EP3 transmit interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the EP3 bit in the USBTXIS register is set.
2	EP2	R/W	1h	Transmit Endpoint 2 Interrupt Enable Reset type: SYSRSn 0h (R/W) = The EP2 transmit interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the EP2 bit in the USBTXIS register is set.
1	EP1	R/W	1h	Transmit Endpoint 1 Interrupt Enable Reset type: SYSRSn 0h (R/W) = The EP1 transmit interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the EP1 bit in the USBTXIS register is set.
0	EP0	R/W	1h	Transmit Endpoint 0 Interrupt Enable Reset type: SYSRSn 0h (R/W) = The EP0 transmit and receive interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the EP0 bit in the USBTXIS register is set.

### 24.6.2.6 USBRXIE Register (Offset = 8h) [Reset = 000Eh]

USBRXIE is shown in [Figure 24-8](#) and described in [Table 24-12](#).

Return to the [Summary Table](#).

USB Receive Interrupt Enable

**Figure 24-8. USBRXIE Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EP3	EP2	EP1	RESERVED
R-0h				R/W-1h	R/W-1h	R/W-1h	R-0h

**Table 24-12. USBRXIE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	EP3	R/W	1h	Receive Endpoint 3 Interrupt Enable Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 3 transmit interrupt is asserted.
2	EP2	R/W	1h	Receive Endpoint 2 Interrupt Enable Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 2 transmit interrupt is asserted.
1	EP1	R/W	1h	Receive Endpoint 1 Interrupt Enable Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 1 transmit interrupt is asserted.
0	RESERVED	R	0h	Reserved

### 24.6.2.7 USBIS Register (Offset = Ah) [Reset = 2Eh]

USBIS is shown in [Figure 24-9](#) and described in [Table 24-13](#).

Return to the [Summary Table](#).

USB General Interrupt Status

**Figure 24-9. USBIS Register**

7	6	5	4	3	2	1	0
RESERVED		DISCON	RESERVED	SOF	RESET	RESUME	SUSPEND
R-0h		R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h	R-0h

**Table 24-13. USBIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5	DISCON	R/W	1h	Session Disconnect Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The device has been disconnected from the host.
4	RESERVED	R	0h	Reserved
3	SOF	R/W	1h	Start of frame Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = A new frame has started.
2	RESET	R/W	1h	RESET Signaling Detected Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = RESET signaling has been detected on the bus.
1	RESUME	R/W	1h	RESUME Signaling Detected. Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = RESUME signaling has been detected on the bus while the USB controller is in SUSPEND mode.
0	SUSPEND	R	0h	SUSPEND Signaling Detected Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = SUSPEND signaling has been detected on the bus.

### 24.6.2.8 USBIE Register (Offset = Bh) [Reset = 2Eh]

USBIE is shown in [Figure 24-10](#) and described in [Table 24-14](#).

Return to the [Summary Table](#).

USB Interrupt Enable

**Figure 24-10. USBIE Register**

7	6	5	4	3	2	1	0
RESERVED		DISCON	RESERVED	SOF	RESET	RESUME	SUSPEND
R-0h		R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h	R-0h

**Table 24-14. USBIE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5	DISCON	R/W	1h	Session Disconnect Reset type: SYSRSn 0h (R/W) = The DISCON interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the DISCON bit in the USBIS register is set.
4	RESERVED	R	0h	Reserved
3	SOF	R/W	1h	Start of frame Reset type: SYSRSn 0h (R/W) = The SOF interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the SOF bit in the USBIS register is set.
2	RESET	R/W	1h	RESET Signaling Detected Reset type: SYSRSn 0h (R/W) = The RESET interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the RESET bit in the USBIS register is set.
1	RESUME	R/W	1h	RESUME Signaling Detected. Reset type: SYSRSn 0h (R/W) = The RESUME interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the RESUME bit in the USBIS register is set.
0	SUSPEND	R	0h	SUSPEND Signaling Detected Reset type: SYSRSn 0h (R/W) = The SUSPEND interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the DISCON bit in the USBIS register is set.

### 24.6.2.9 USBFRAME Register (Offset = Ch) [Reset = 0000h]

USBFRAME is shown in [Figure 24-11](#) and described in [Table 24-15](#).

Return to the [Summary Table](#).

USB Frame Value

**Figure 24-11. USBFRAME Register**

15	14	13	12	11	10	9	8
RESERVED					FRAME		
R-0h					R-0h		
7	6	5	4	3	2	1	0
FRAME							
R-0h							

**Table 24-15. USBFRAME Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	FRAME	R	0h	Frame Number Reset type: SYSRSn



### 24.6.2.10 USBEPIDX Register (Offset = Eh) [Reset = 00h]

USBEPIDX is shown in [Figure 24-12](#) and described in [Table 24-16](#).

Return to the [Summary Table](#).

USB Endpoint Index

**Figure 24-12. USBEPIDX Register**

7	6	5	4	3	2	1	0
RESERVED				EPIDX			
R-0h				R/W-0h			

**Table 24-16. USBEPIDX Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3-0	EPIDX	R/W	0h	Endpoint Index. This bit field configures which endpoint is accessed when reading or writing to one of the USB controller's indexed registers. A value of 0x0 corresponds to Endpoint 0 and a value of 0xF corresponds to Endpoint 15. Reset type: SYSRSn

### 24.6.2.11 USBTEST Register (Offset = Fh) [Reset = 00h]

USBTEST is shown in [Figure 24-13](#) and described in [Table 24-17](#).

Return to the [Summary Table](#).

USB Test Mode

**Figure 24-13. USBTEST Register**

7	6	5	4	3	2	1	0
FORCEH	FIFOACC	FORCEFS	RESERVED				
R/W-0h	R/W-0h	R/W-0h	R-0h				

**Table 24-17. USBTEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	FORCEH	R/W	0h	Force Host Mode. While in this mode, status of the bus connection may be read using the DEV bit of the USBDEVCTL register. The operating speed is determined from the FORCEFS bit. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Forces the USB controller to enter Host mode when the SESSION bit is set, regardless of whether the USB controller is connected to any peripheral. The state of the USB0DP and USB0DM signals is ignored. The USB controller then remains in Host mode until the SESSION bit is cleared, even if a Device is disconnected. If the FORCEH bit remains set, the USB controller re-enters Host mode the next time the SESSION bit is set.
6	FIFOACC	R/W	0h	FIFO Access Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Transfers the packet in the endpoint 0 transmit FIFO to the endpoint 0 receive FIFO.
5	FORCEFS	R/W	0h	Force Full Speed Upon Reset Reset type: SYSRSn 0h (R/W) = The USB controller operates at Low Speed. 1h (R/W) = Forces the USB controller into Full-Speed mode upon receiving a USB RESET.
4-0	RESERVED	R	0h	Reserved

### 24.6.2.12 USBFIFO0 Register (Offset = 20h) [Reset = 0000000h]

USBFIFO0 is shown in [Figure 24-14](#) and described in [Table 24-18](#).

Return to the [Summary Table](#).

USB FIFO Endpoint 0

**Figure 24-14. USBFIFO0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPDATA																															
R/W-0h																															

**Table 24-18. USBFIFO0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	EPDATA	R/W	0h	Endpoint Data. Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO. Reset type: SYSRSn

### 24.6.2.13 USBFIFO1 Register (Offset = 24h) [Reset = 0000000h]

USBFIFO1 is shown in [Figure 24-15](#) and described in [Table 24-19](#).

Return to the [Summary Table](#).

USB FIFO Endpoint 1

**Figure 24-15. USBFIFO1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPDATA																															
R/W-0h																															

**Table 24-19. USBFIFO1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	EPDATA	R/W	0h	Endpoint Data. Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO. Reset type: SYSRSn

#### 24.6.2.14 USBFIFO2 Register (Offset = 28h) [Reset = 0000000h]

USBFIFO2 is shown in [Figure 24-16](#) and described in [Table 24-20](#).

Return to the [Summary Table](#).

USB FIFO Endpoint 2

**Figure 24-16. USBFIFO2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPDATA																															
R/W-0h																															

**Table 24-20. USBFIFO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	EPDATA	R/W	0h	Endpoint Data. Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO. Reset type: SYSRSn

### 24.6.2.15 USBFIFO3 Register (Offset = 2Ch) [Reset = 0000000h]

USBFIFO3 is shown in [Figure 24-17](#) and described in [Table 24-21](#).

Return to the [Summary Table](#).

USB FIFO Endpoint 3

**Figure 24-17. USBFIFO3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPDATA																															
R/W-0h																															

**Table 24-21. USBFIFO3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	EPDATA	R/W	0h	Endpoint Data. Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO. Reset type: SYSRSn

### 24.6.2.16 USBDEVCTL Register (Offset = 60h) [Reset = 004Eh]

USBDEVCTL is shown in [Figure 24-18](#) and described in [Table 24-22](#).

Return to the [Summary Table](#).

USB Device Control

**Figure 24-18. USBDEVCTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
DEV	FSDEV	LSDEV	VBUS		HOST	HOSTREQ	SESSION
R-0h	R/W-1h	R-0h	R/W-1h		R/W-1h	R/W-1h	R-0h

**Table 24-22. USBDEVCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	DEV	R	0h	Device Mode Reset type: SYSRSn 0h (R/W) = The USB controller is operating on the OTG A side of the cable. 1h (R/W) = The USB controller is operating on the OTG B side of the cable. Only valid while a session is in progress.
6	FSDEV	R/W	1h	Full Speed Device Detected Reset type: SYSRSn 0h (R/W) = A full-speed Device has not been detected on the port. 1h (R/W) = A full-speed Device has been detected on the port.
5	LSDEV	R	0h	Low Speed Device Detected Reset type: SYSRSn 0h (R/W) = A low-speed Device has not been detected on the port. 1h (R/W) = A low-speed Device has been detected on the port.
4-3	VBUS	R/W	1h	Vbus Level Reset type: SYSRSn 0h (R/W) = Above AValid, below VBusValid. VBUS is detected as above 1.5 V and below 4.75 V. 1h (R/W) = Above VBusValid. VBUS is detected as above 4.75 V.
2	HOST	R/W	1h	Host Mode Reset type: SYSRSn 0h (R/W) = The USB controller is acting as a Device. 1h (R/W) = The USB controller is acting as a Host. Only valid while a session is in progress.
1	HOSTREQ	R/W	1h	When set, the USB controller will initiate the Host Negotiation when Suspend mode is entered. It is cleared when Host Negotiation is completed. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Initiates the Host Negotiation when SUSPENDmode is entered.

**Table 24-22. USBDEVCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	SESSION	R	0h	Session Start/End Reset type: SYSRSn 0h (R/W) = When operating as a Host: When cleared by software, this bit ends a session. When operating as a Device: The USB controller has ended a session. When the USB controller is in SUSPEND mode, this bit may be cleared by software to perform a software disconnect. 1h (R/W) = When operating as a Host: When set by software, this bit starts a session. When operating as a Device: The USB controller has started a session. When set by software, the Session Request Protocol is initiated. Clearing this bit when the USB controller is not suspended results in undefined behavior.



### 24.6.2.17 USBTXFIFOSZ Register (Offset = 62h) [Reset = 00h]

USBTXFIFOSZ is shown in [Figure 24-19](#) and described in [Table 24-23](#).

Return to the [Summary Table](#).

USB Transmit Dynamic FIFO Sizing

**Figure 24-19. USBTXFIFOSZ Register**

7	6	5	4	3	2	1	0
RESERVED			DPB	SIZE			
R-0h			R/W-0h	R-0h			

**Table 24-23. USBTXFIFOSZ Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4	DPB	R/W	0h	Double Packet Buffer Support Reset type: SYSRSn 0h (R/W) = Single packet buffering is supported. 1h (R/W) = Double packet buffering is enabled.
3-0	SIZE	R	0h	Max Packet Size Reset type: SYSRSn 0h (R/W) = 8.0 1h (R/W) = 16.0 2h (R/W) = 32.0 3h (R/W) = 64.0 4h (R/W) = 128.0 5h (R/W) = 256.0 6h (R/W) = 512.0 7h (R/W) = 1024.0 8h (R/W) = 2048.0 9h (R/W) = Reserved Ah (R/W) = Reserved Bh (R/W) = Reserved Ch (R/W) = Reserved Dh (R/W) = Reserved Eh (R/W) = Reserved Fh (R/W) = Reserved

### 24.6.2.18 USBRXFIFOSZ Register (Offset = 63h) [Reset = 00h]

USBRXFIFOSZ is shown in [Figure 24-20](#) and described in [Table 24-24](#).

Return to the [Summary Table](#).

USB Receive Dynamic FIFO Sizing

**Figure 24-20. USBRXFIFOSZ Register**

7	6	5	4	3	2	1	0
RESERVED			DPB	SIZE			
R-0h			R/W-0h	R-0h			

**Table 24-24. USBRXFIFOSZ Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4	DPB	R/W	0h	Double Packet Buffer Support Reset type: SYSRSn 0h (R/W) = Single packet buffering is supported. 1h (R/W) = Double packet buffering is enabled.
3-0	SIZE	R	0h	Maximum packet size to be allowed. If DPB = 0, the FIFO also is this size if DPB = 1, the FIFO is twice this size. Packet size in bytes: Reset type: SYSRSn 0h (R/W) = 8.0 1h (R/W) = 16.0 2h (R/W) = 32.0 3h (R/W) = 64.0 4h (R/W) = 128.0 5h (R/W) = 256.0 6h (R/W) = 512.0 7h (R/W) = 1024.0 8h (R/W) = 2048.0 9h (R/W) = Reserved Ah (R/W) = Reserved Bh (R/W) = Reserved Ch (R/W) = Reserved Dh (R/W) = Reserved Eh (R/W) = Reserved Fh (R/W) = Reserved

**24.6.2.19 USBTXFIFOADD Register (Offset = 64h) [Reset = 0000h]**

 USBTXFIFOADD is shown in [Figure 24-21](#) and described in [Table 24-25](#).

 Return to the [Summary Table](#).

USB Transmit FIFO Start Address

**Figure 24-21. USBTXFIFOADD Register**

15	14	13	12	11	10	9	8
RESERVED							ADDR
R-0h							R/W-0h
7	6	5	4	3	2	1	0
ADDR							
R/W-0h							

**Table 24-25. USBTXFIFOADD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved

**Table 24-25. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8-0	ADDR	R/W	0h	Endpoint Data Reset type: SYSRStn 0h (R/W) = 0.0 1h (R/W) = 8.0 2h (R/W) = 16.0 3h (R/W) = 24.0 4h (R/W) = 32.0 5h (R/W) = 40.0 6h (R/W) = 48.0 7h (R/W) = 56.0 8h (R/W) = 64.0 9h (R/W) = 72.0 Ah (R/W) = 80.0 Bh (R/W) = 88.0 Ch (R/W) = 96.0 Dh (R/W) = 104.0 Eh (R/W) = 112.0 Fh (R/W) = 120.0 10h (R/W) = 128.0 11h (R/W) = 136.0 12h (R/W) = 144.0 13h (R/W) = 152.0 14h (R/W) = 160.0 15h (R/W) = 168.0 16h (R/W) = 176.0 17h (R/W) = 184.0 18h (R/W) = 192.0 19h (R/W) = 200.0 1Ah (R/W) = 208.0 1Bh (R/W) = 216.0 1Ch (R/W) = 224.0 1Dh (R/W) = 232.0 1Eh (R/W) = 240.0 1Fh (R/W) = 248.0 20h (R/W) = 256.0 21h (R/W) = 264.0 22h (R/W) = 272.0 23h (R/W) = 280.0 24h (R/W) = 288.0 25h (R/W) = 296.0 26h (R/W) = 304.0 27h (R/W) = 312.0 28h (R/W) = 320.0 29h (R/W) = 328.0 2Ah (R/W) = 336.0 2Bh (R/W) = 344.0 2Ch (R/W) = 352.0 2Dh (R/W) = 360.0 2Eh (R/W) = 368.0 2Fh (R/W) = 376.0 30h (R/W) = 384.0 31h (R/W) = 392.0 32h (R/W) = 400.0 33h (R/W) = 408.0 34h (R/W) = 416.0 35h (R/W) = 424.0 36h (R/W) = 432.0 37h (R/W) = 440.0 38h (R/W) = 448.0 39h (R/W) = 456.0 3Ah (R/W) = 464.0 3Bh (R/W) = 472.0 3Ch (R/W) = 480.0 3Dh (R/W) = 488.0 3Eh (R/W) = 496.0

**Table 24-25. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				3Fh (R/W) = 504.0
				40h (R/W) = 512.0
				41h (R/W) = 520.0
				42h (R/W) = 528.0
				43h (R/W) = 536.0
				44h (R/W) = 544.0
				45h (R/W) = 552.0
				46h (R/W) = 560.0
				47h (R/W) = 568.0
				48h (R/W) = 576.0
				49h (R/W) = 584.0
				4Ah (R/W) = 592.0
				4Bh (R/W) = 600.0
				4Ch (R/W) = 608.0
				4Dh (R/W) = 616.0
				4Eh (R/W) = 624.0
				4Fh (R/W) = 632.0
				50h (R/W) = 640.0
				51h (R/W) = 648.0
				52h (R/W) = 656.0
				53h (R/W) = 664.0
				54h (R/W) = 672.0
				55h (R/W) = 680.0
				56h (R/W) = 688.0
				57h (R/W) = 696.0
				58h (R/W) = 704.0
				59h (R/W) = 712.0
				5Ah (R/W) = 720.0
				5Bh (R/W) = 728.0
				5Ch (R/W) = 736.0
				5Dh (R/W) = 744.0
				5Eh (R/W) = 752.0
				5Fh (R/W) = 760.0
				60h (R/W) = 768.0
				61h (R/W) = 776.0
				62h (R/W) = 784.0
				63h (R/W) = 792.0
				64h (R/W) = 800.0
				65h (R/W) = 808.0
				66h (R/W) = 816.0
				67h (R/W) = 824.0
				68h (R/W) = 832.0
				69h (R/W) = 840.0
				6Ah (R/W) = 848.0
				6Bh (R/W) = 856.0
				6Ch (R/W) = 864.0
				6Dh (R/W) = 872.0
				6Eh (R/W) = 880.0
				6Fh (R/W) = 888.0
				70h (R/W) = 896.0
				71h (R/W) = 904.0
				72h (R/W) = 912.0
				73h (R/W) = 920.0
				74h (R/W) = 928.0
				75h (R/W) = 936.0
				76h (R/W) = 944.0
				77h (R/W) = 952.0
				78h (R/W) = 960.0
				79h (R/W) = 968.0
				7Ah (R/W) = 976.0
				7Bh (R/W) = 984.0
				7Ch (R/W) = 992.0
				7Dh (R/W) = 1000.0
				7Eh (R/W) = 1008.0
				7Fh (R/W) = 1016.0

**Table 24-25. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				80h (R/W) = 1024.0
				81h (R/W) = 1032.0
				82h (R/W) = 1040.0
				83h (R/W) = 1048.0
				84h (R/W) = 1056.0
				85h (R/W) = 1064.0
				86h (R/W) = 1072.0
				87h (R/W) = 1080.0
				88h (R/W) = 1088.0
				89h (R/W) = 1096.0
				8Ah (R/W) = 1104.0
				8Bh (R/W) = 1112.0
				8Ch (R/W) = 1120.0
				8Dh (R/W) = 1128.0
				8Eh (R/W) = 1136.0
				8Fh (R/W) = 1144.0
				90h (R/W) = 1152.0
				91h (R/W) = 1160.0
				92h (R/W) = 1168.0
				93h (R/W) = 1176.0
				94h (R/W) = 1184.0
				95h (R/W) = 1192.0
				96h (R/W) = 1200.0
				97h (R/W) = 1208.0
				98h (R/W) = 1216.0
				99h (R/W) = 1224.0
				9Ah (R/W) = 1232.0
				9Bh (R/W) = 1240.0
				9Ch (R/W) = 1248.0
				9Dh (R/W) = 1256.0
				9Eh (R/W) = 1264.0
				9Fh (R/W) = 1272.0
				A0h (R/W) = 1280.0
				A1h (R/W) = 1288.0
				A2h (R/W) = 1296.0
				A3h (R/W) = 1304.0
				A4h (R/W) = 1312.0
				A5h (R/W) = 1320.0
				A6h (R/W) = 1328.0
				A7h (R/W) = 1336.0
				A8h (R/W) = 1344.0
				A9h (R/W) = 1352.0
				AAh (R/W) = 1360.0
				ABh (R/W) = 1368.0
				ACh (R/W) = 1376.0
				ADh (R/W) = 1384.0
				A Eh (R/W) = 1392.0
				AFh (R/W) = 1400.0
				B0h (R/W) = 1408.0
				B1h (R/W) = 1416.0
				B2h (R/W) = 1424.0
				B3h (R/W) = 1432.0
				B4h (R/W) = 1440.0
				B5h (R/W) = 1448.0
				B6h (R/W) = 1456.0
				B7h (R/W) = 1464.0
				B8h (R/W) = 1472.0
				B9h (R/W) = 1480.0
				BAh (R/W) = 1488.0
				BBh (R/W) = 1496.0
				BCh (R/W) = 1504.0
				BDh (R/W) = 1512.0
				BEh (R/W) = 1520.0
				BFh (R/W) = 1528.0
				C0h (R/W) = 1536.0

**Table 24-25. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				C1h (R/W) = 1544.0
				C2h (R/W) = 1552.0
				C3h (R/W) = 1560.0
				C4h (R/W) = 1568.0
				C5h (R/W) = 1576.0
				C6h (R/W) = 1584.0
				C7h (R/W) = 1592.0
				C8h (R/W) = 1600.0
				C9h (R/W) = 1608.0
				CAh (R/W) = 1616.0
				CBh (R/W) = 1624.0
				CCh (R/W) = 1632.0
				CDh (R/W) = 1640.0
				CEh (R/W) = 1648.0
				CFh (R/W) = 1656.0
				D0h (R/W) = 1664.0
				D1h (R/W) = 1672.0
				D2h (R/W) = 1680.0
				D3h (R/W) = 1688.0
				D4h (R/W) = 1696.0
				D5h (R/W) = 1704.0
				D6h (R/W) = 1712.0
				D7h (R/W) = 1720.0
				D8h (R/W) = 1728.0
				D9h (R/W) = 1736.0
				DAh (R/W) = 1744.0
				DBh (R/W) = 1752.0
				DCh (R/W) = 1760.0
				DDh (R/W) = 1768.0
				DEh (R/W) = 1776.0
				DFh (R/W) = 1784.0
				E0h (R/W) = 1792.0
				E1h (R/W) = 1800.0
				E2h (R/W) = 1808.0
				E3h (R/W) = 1816.0
				E4h (R/W) = 1824.0
				E5h (R/W) = 1832.0
				E6h (R/W) = 1840.0
				E7h (R/W) = 1848.0
				E8h (R/W) = 1856.0
				E9h (R/W) = 1864.0
				EAh (R/W) = 1872.0
				EBh (R/W) = 1880.0
				ECh (R/W) = 1888.0
				EDh (R/W) = 1896.0
				EEh (R/W) = 1904.0
				EFh (R/W) = 1912.0
				F0h (R/W) = 1920.0
				F1h (R/W) = 1928.0
				F2h (R/W) = 1936.0
				F3h (R/W) = 1944.0
				F4h (R/W) = 1952.0
				F5h (R/W) = 1960.0
				F6h (R/W) = 1968.0
				F7h (R/W) = 1976.0
				F8h (R/W) = 1984.0
				F9h (R/W) = 1992.0
				FAh (R/W) = 2000.0
				FBh (R/W) = 2008.0
				FCh (R/W) = 2016.0
				FDh (R/W) = 2024.0
				FEh (R/W) = 2032.0
				FFh (R/W) = 2040.0
				100h (R/W) = 2048.0
				101h (R/W) = 2056.0

**Table 24-25. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				102h (R/W) = 2064.0
				103h (R/W) = 2072.0
				104h (R/W) = 2080.0
				105h (R/W) = 2088.0
				106h (R/W) = 2096.0
				107h (R/W) = 2104.0
				108h (R/W) = 2112.0
				109h (R/W) = 2120.0
				10Ah (R/W) = 2128.0
				10Bh (R/W) = 2136.0
				10Ch (R/W) = 2144.0
				10Dh (R/W) = 2152.0
				10Eh (R/W) = 2160.0
				10Fh (R/W) = 2168.0
				110h (R/W) = 2176.0
				111h (R/W) = 2184.0
				112h (R/W) = 2192.0
				113h (R/W) = 2200.0
				114h (R/W) = 2208.0
				115h (R/W) = 2216.0
				116h (R/W) = 2224.0
				117h (R/W) = 2232.0
				118h (R/W) = 2240.0
				119h (R/W) = 2248.0
				11Ah (R/W) = 2256.0
				11Bh (R/W) = 2264.0
				11Ch (R/W) = 2272.0
				11Dh (R/W) = 2280.0
				11Eh (R/W) = 2288.0
				11Fh (R/W) = 2296.0
				120h (R/W) = 2304.0
				121h (R/W) = 2312.0
				122h (R/W) = 2320.0
				123h (R/W) = 2328.0
				124h (R/W) = 2336.0
				125h (R/W) = 2344.0
				126h (R/W) = 2352.0
				127h (R/W) = 2360.0
				128h (R/W) = 2368.0
				129h (R/W) = 2376.0
				12Ah (R/W) = 2384.0
				12Bh (R/W) = 2392.0
				12Ch (R/W) = 2400.0
				12Dh (R/W) = 2408.0
				12Eh (R/W) = 2416.0
				12Fh (R/W) = 2424.0
				130h (R/W) = 2432.0
				131h (R/W) = 2440.0
				132h (R/W) = 2448.0
				133h (R/W) = 2456.0
				134h (R/W) = 2464.0
				135h (R/W) = 2472.0
				136h (R/W) = 2480.0
				137h (R/W) = 2488.0
				138h (R/W) = 2496.0
				139h (R/W) = 2504.0
				13Ah (R/W) = 2512.0
				13Bh (R/W) = 2520.0
				13Ch (R/W) = 2528.0
				13Dh (R/W) = 2536.0
				13Eh (R/W) = 2544.0
				13Fh (R/W) = 2552.0
				140h (R/W) = 2560.0
				141h (R/W) = 2568.0
				142h (R/W) = 2576.0



**Table 24-25. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				143h (R/W) = 2584.0
				144h (R/W) = 2592.0
				145h (R/W) = 2600.0
				146h (R/W) = 2608.0
				147h (R/W) = 2616.0
				148h (R/W) = 2624.0
				149h (R/W) = 2632.0
				14Ah (R/W) = 2640.0
				14Bh (R/W) = 2648.0
				14Ch (R/W) = 2656.0
				14Dh (R/W) = 2664.0
				14Eh (R/W) = 2672.0
				14Fh (R/W) = 2680.0
				150h (R/W) = 2688.0
				151h (R/W) = 2696.0
				152h (R/W) = 2704.0
				153h (R/W) = 2712.0
				154h (R/W) = 2720.0
				155h (R/W) = 2728.0
				156h (R/W) = 2736.0
				157h (R/W) = 2744.0
				158h (R/W) = 2752.0
				159h (R/W) = 2760.0
				15Ah (R/W) = 2768.0
				15Bh (R/W) = 2776.0
				15Ch (R/W) = 2784.0
				15Dh (R/W) = 2792.0
				15Eh (R/W) = 2800.0
				15Fh (R/W) = 2808.0
				160h (R/W) = 2816.0
				161h (R/W) = 2824.0
				162h (R/W) = 2832.0
				163h (R/W) = 2840.0
				164h (R/W) = 2848.0
				165h (R/W) = 2856.0
				166h (R/W) = 2864.0
				167h (R/W) = 2872.0
				168h (R/W) = 2880.0
				169h (R/W) = 2888.0
				16Ah (R/W) = 2896.0
				16Bh (R/W) = 2904.0
				16Ch (R/W) = 2912.0
				16Dh (R/W) = 2920.0
				16Eh (R/W) = 2928.0
				16Fh (R/W) = 2936.0
				170h (R/W) = 2944.0
				171h (R/W) = 2952.0
				172h (R/W) = 2960.0
				173h (R/W) = 2968.0
				174h (R/W) = 2976.0
				175h (R/W) = 2984.0
				176h (R/W) = 2992.0
				177h (R/W) = 3000.0
				178h (R/W) = 3008.0
				179h (R/W) = 3016.0
				17Ah (R/W) = 3024.0
				17Bh (R/W) = 3032.0
				17Ch (R/W) = 3040.0
				17Dh (R/W) = 3048.0
				17Eh (R/W) = 3056.0
				17Fh (R/W) = 3064.0
				180h (R/W) = 3072.0
				181h (R/W) = 3080.0
				182h (R/W) = 3088.0
				183h (R/W) = 3096.0

**Table 24-25. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				184h (R/W) = 3104.0
				185h (R/W) = 3112.0
				186h (R/W) = 3120.0
				187h (R/W) = 3128.0
				188h (R/W) = 3136.0
				189h (R/W) = 3144.0
				18Ah (R/W) = 3152.0
				18Bh (R/W) = 3160.0
				18Ch (R/W) = 3168.0
				18Dh (R/W) = 3176.0
				18Eh (R/W) = 3184.0
				18Fh (R/W) = 3192.0
				190h (R/W) = 3200.0
				191h (R/W) = 3208.0
				192h (R/W) = 3216.0
				193h (R/W) = 3224.0
				194h (R/W) = 3232.0
				195h (R/W) = 3240.0
				196h (R/W) = 3248.0
				197h (R/W) = 3256.0
				198h (R/W) = 3264.0
				199h (R/W) = 3272.0
				19Ah (R/W) = 3280.0
				19Bh (R/W) = 3288.0
				19Ch (R/W) = 3296.0
				19Dh (R/W) = 3304.0
				19Eh (R/W) = 3312.0
				19Fh (R/W) = 3320.0
				1A0h (R/W) = 3328.0
				1A1h (R/W) = 3336.0
				1A2h (R/W) = 3344.0
				1A3h (R/W) = 3352.0
				1A4h (R/W) = 3360.0
				1A5h (R/W) = 3368.0
				1A6h (R/W) = 3376.0
				1A7h (R/W) = 3384.0
				1A8h (R/W) = 3392.0
				1A9h (R/W) = 3400.0
				1AAh (R/W) = 3408.0
				1ABh (R/W) = 3416.0
				1ACh (R/W) = 3424.0
				1ADh (R/W) = 3432.0
				1AEh (R/W) = 3440.0
				1AFh (R/W) = 3448.0
				1B0h (R/W) = 3456.0
				1B1h (R/W) = 3464.0
				1B2h (R/W) = 3472.0
				1B3h (R/W) = 3480.0
				1B4h (R/W) = 3488.0
				1B5h (R/W) = 3496.0
				1B6h (R/W) = 3504.0
				1B7h (R/W) = 3512.0
				1B8h (R/W) = 3520.0
				1B9h (R/W) = 3528.0
				1BAh (R/W) = 3536.0
				1BBh (R/W) = 3544.0
				1BCh (R/W) = 3552.0
				1BDh (R/W) = 3560.0
				1BEh (R/W) = 3568.0
				1BFh (R/W) = 3576.0
				1C0h (R/W) = 3584.0
				1C1h (R/W) = 3592.0
				1C2h (R/W) = 3600.0
				1C3h (R/W) = 3608.0
				1C4h (R/W) = 3616.0

**Table 24-25. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				1C5h (R/W) = 3624.0
				1C6h (R/W) = 3632.0
				1C7h (R/W) = 3640.0
				1C8h (R/W) = 3648.0
				1C9h (R/W) = 3656.0
				1CAh (R/W) = 3664.0
				1CBh (R/W) = 3672.0
				1CCh (R/W) = 3680.0
				1CDh (R/W) = 3688.0
				1CEh (R/W) = 3696.0
				1CFh (R/W) = 3704.0
				1D0h (R/W) = 3712.0
				1D1h (R/W) = 3720.0
				1D2h (R/W) = 3728.0
				1D3h (R/W) = 3736.0
				1D4h (R/W) = 3744.0
				1D5h (R/W) = 3752.0
				1D6h (R/W) = 3760.0
				1D7h (R/W) = 3768.0
				1D8h (R/W) = 3776.0
				1D9h (R/W) = 3784.0
				1DAh (R/W) = 3792.0
				1DBh (R/W) = 3800.0
				1DCh (R/W) = 3808.0
				1DDh (R/W) = 3816.0
				1DEh (R/W) = 3824.0
				1DFh (R/W) = 3832.0
				1E0h (R/W) = 3840.0
				1E1h (R/W) = 3848.0
				1E2h (R/W) = 3856.0
				1E3h (R/W) = 3864.0
				1E4h (R/W) = 3872.0
				1E5h (R/W) = 3880.0
				1E6h (R/W) = 3888.0
				1E7h (R/W) = 3896.0
				1E8h (R/W) = 3904.0
				1E9h (R/W) = 3912.0
				1EAh (R/W) = 3920.0
				1EBh (R/W) = 3928.0
				1ECh (R/W) = 3936.0
				1EDh (R/W) = 3944.0
				1EEh (R/W) = 3952.0
				1EFh (R/W) = 3960.0
				1F0h (R/W) = 3968.0
				1F1h (R/W) = 3976.0
				1F2h (R/W) = 3984.0
				1F3h (R/W) = 3992.0
				1F4h (R/W) = 4000.0
				1F5h (R/W) = 4008.0
				1F6h (R/W) = 4016.0
				1F7h (R/W) = 4024.0
				1F8h (R/W) = 4032.0
				1F9h (R/W) = 4040.0
				1FAh (R/W) = 4048.0
				1FBh (R/W) = 4056.0
				1FCh (R/W) = 4064.0
				1FDh (R/W) = 4072.0
				1FEh (R/W) = 4080.0
				1FFh (R/W) = 4088.0

### 24.6.2.20 USBRXFIFOADD Register (Offset = 66h) [Reset = 0000h]

USBRXFIFOADD is shown in [Figure 24-22](#) and described in [Table 24-26](#).

Return to the [Summary Table](#).

USB Receive FIFO Start Address

**Figure 24-22. USBRXFIFOADD Register**

15	14	13	12	11	10	9	8
RESERVED							ADDR
R-0h							R/W-0h
7	6	5	4	3	2	1	0
ADDR							
R/W-0h							

**Table 24-26. USBRXFIFOADD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved

**Table 24-26. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8-0	ADDR	R/W	0h	Endpoint Data Reset type: SYSRSn 0h (R/W) = 0.0 1h (R/W) = 8.0 2h (R/W) = 16.0 3h (R/W) = 24.0 4h (R/W) = 32.0 5h (R/W) = 40.0 6h (R/W) = 48.0 7h (R/W) = 56.0 8h (R/W) = 64.0 9h (R/W) = 72.0 Ah (R/W) = 80.0 Bh (R/W) = 88.0 Ch (R/W) = 96.0 Dh (R/W) = 104.0 Eh (R/W) = 112.0 Fh (R/W) = 120.0 10h (R/W) = 128.0 11h (R/W) = 136.0 12h (R/W) = 144.0 13h (R/W) = 152.0 14h (R/W) = 160.0 15h (R/W) = 168.0 16h (R/W) = 176.0 17h (R/W) = 184.0 18h (R/W) = 192.0 19h (R/W) = 200.0 1Ah (R/W) = 208.0 1Bh (R/W) = 216.0 1Ch (R/W) = 224.0 1Dh (R/W) = 232.0 1Eh (R/W) = 240.0 1Fh (R/W) = 248.0 20h (R/W) = 256.0 21h (R/W) = 264.0 22h (R/W) = 272.0 23h (R/W) = 280.0 24h (R/W) = 288.0 25h (R/W) = 296.0 26h (R/W) = 304.0 27h (R/W) = 312.0 28h (R/W) = 320.0 29h (R/W) = 328.0 2Ah (R/W) = 336.0 2Bh (R/W) = 344.0 2Ch (R/W) = 352.0 2Dh (R/W) = 360.0 2Eh (R/W) = 368.0 2Fh (R/W) = 376.0 30h (R/W) = 384.0 31h (R/W) = 392.0 32h (R/W) = 400.0 33h (R/W) = 408.0 34h (R/W) = 416.0 35h (R/W) = 424.0 36h (R/W) = 432.0 37h (R/W) = 440.0 38h (R/W) = 448.0 39h (R/W) = 456.0 3Ah (R/W) = 464.0 3Bh (R/W) = 472.0 3Ch (R/W) = 480.0 3Dh (R/W) = 488.0 3Eh (R/W) = 496.0

**Table 24-26. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				3Fh (R/W) = 504.0
				40h (R/W) = 512.0
				41h (R/W) = 520.0
				42h (R/W) = 528.0
				43h (R/W) = 536.0
				44h (R/W) = 544.0
				45h (R/W) = 552.0
				46h (R/W) = 560.0
				47h (R/W) = 568.0
				48h (R/W) = 576.0
				49h (R/W) = 584.0
				4Ah (R/W) = 592.0
				4Bh (R/W) = 600.0
				4Ch (R/W) = 608.0
				4Dh (R/W) = 616.0
				4Eh (R/W) = 624.0
				4Fh (R/W) = 632.0
				50h (R/W) = 640.0
				51h (R/W) = 648.0
				52h (R/W) = 656.0
				53h (R/W) = 664.0
				54h (R/W) = 672.0
				55h (R/W) = 680.0
				56h (R/W) = 688.0
				57h (R/W) = 696.0
				58h (R/W) = 704.0
				59h (R/W) = 712.0
				5Ah (R/W) = 720.0
				5Bh (R/W) = 728.0
				5Ch (R/W) = 736.0
				5Dh (R/W) = 744.0
				5Eh (R/W) = 752.0
				5Fh (R/W) = 760.0
				60h (R/W) = 768.0
				61h (R/W) = 776.0
				62h (R/W) = 784.0
				63h (R/W) = 792.0
				64h (R/W) = 800.0
				65h (R/W) = 808.0
				66h (R/W) = 816.0
				67h (R/W) = 824.0
				68h (R/W) = 832.0
				69h (R/W) = 840.0
				6Ah (R/W) = 848.0
				6Bh (R/W) = 856.0
				6Ch (R/W) = 864.0
				6Dh (R/W) = 872.0
				6Eh (R/W) = 880.0
				6Fh (R/W) = 888.0
				70h (R/W) = 896.0
				71h (R/W) = 904.0
				72h (R/W) = 912.0
				73h (R/W) = 920.0
				74h (R/W) = 928.0
				75h (R/W) = 936.0
				76h (R/W) = 944.0
				77h (R/W) = 952.0
				78h (R/W) = 960.0
				79h (R/W) = 968.0
				7Ah (R/W) = 976.0
				7Bh (R/W) = 984.0
				7Ch (R/W) = 992.0
				7Dh (R/W) = 1000.0
				7Eh (R/W) = 1008.0
				7Fh (R/W) = 1016.0

**Table 24-26. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				80h (R/W) = 1024.0
				81h (R/W) = 1032.0
				82h (R/W) = 1040.0
				83h (R/W) = 1048.0
				84h (R/W) = 1056.0
				85h (R/W) = 1064.0
				86h (R/W) = 1072.0
				87h (R/W) = 1080.0
				88h (R/W) = 1088.0
				89h (R/W) = 1096.0
				8Ah (R/W) = 1104.0
				8Bh (R/W) = 1112.0
				8Ch (R/W) = 1120.0
				8Dh (R/W) = 1128.0
				8Eh (R/W) = 1136.0
				8Fh (R/W) = 1144.0
				90h (R/W) = 1152.0
				91h (R/W) = 1160.0
				92h (R/W) = 1168.0
				93h (R/W) = 1176.0
				94h (R/W) = 1184.0
				95h (R/W) = 1192.0
				96h (R/W) = 1200.0
				97h (R/W) = 1208.0
				98h (R/W) = 1216.0
				99h (R/W) = 1224.0
				9Ah (R/W) = 1232.0
				9Bh (R/W) = 1240.0
				9Ch (R/W) = 1248.0
				9Dh (R/W) = 1256.0
				9Eh (R/W) = 1264.0
				9Fh (R/W) = 1272.0
				A0h (R/W) = 1280.0
				A1h (R/W) = 1288.0
				A2h (R/W) = 1296.0
				A3h (R/W) = 1304.0
				A4h (R/W) = 1312.0
				A5h (R/W) = 1320.0
				A6h (R/W) = 1328.0
				A7h (R/W) = 1336.0
				A8h (R/W) = 1344.0
				A9h (R/W) = 1352.0
				AAh (R/W) = 1360.0
				ABh (R/W) = 1368.0
				ACh (R/W) = 1376.0
				ADh (R/W) = 1384.0
				A Eh (R/W) = 1392.0
				AFh (R/W) = 1400.0
				B0h (R/W) = 1408.0
				B1h (R/W) = 1416.0
				B2h (R/W) = 1424.0
				B3h (R/W) = 1432.0
				B4h (R/W) = 1440.0
				B5h (R/W) = 1448.0
				B6h (R/W) = 1456.0
				B7h (R/W) = 1464.0
				B8h (R/W) = 1472.0
				B9h (R/W) = 1480.0
				BAh (R/W) = 1488.0
				BBh (R/W) = 1496.0
				BCh (R/W) = 1504.0
				BDh (R/W) = 1512.0
				BEh (R/W) = 1520.0
				BFh (R/W) = 1528.0
				C0h (R/W) = 1536.0

**Table 24-26. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				C1h (R/W) = 1544.0
				C2h (R/W) = 1552.0
				C3h (R/W) = 1560.0
				C4h (R/W) = 1568.0
				C5h (R/W) = 1576.0
				C6h (R/W) = 1584.0
				C7h (R/W) = 1592.0
				C8h (R/W) = 1600.0
				C9h (R/W) = 1608.0
				CAh (R/W) = 1616.0
				CBh (R/W) = 1624.0
				CCh (R/W) = 1632.0
				CDh (R/W) = 1640.0
				CEh (R/W) = 1648.0
				CFh (R/W) = 1656.0
				D0h (R/W) = 1664.0
				D1h (R/W) = 1672.0
				D2h (R/W) = 1680.0
				D3h (R/W) = 1688.0
				D4h (R/W) = 1696.0
				D5h (R/W) = 1704.0
				D6h (R/W) = 1712.0
				D7h (R/W) = 1720.0
				D8h (R/W) = 1728.0
				D9h (R/W) = 1736.0
				DAh (R/W) = 1744.0
				DBh (R/W) = 1752.0
				DCh (R/W) = 1760.0
				DDh (R/W) = 1768.0
				DEh (R/W) = 1776.0
				DFh (R/W) = 1784.0
				E0h (R/W) = 1792.0
				E1h (R/W) = 1800.0
				E2h (R/W) = 1808.0
				E3h (R/W) = 1816.0
				E4h (R/W) = 1824.0
				E5h (R/W) = 1832.0
				E6h (R/W) = 1840.0
				E7h (R/W) = 1848.0
				E8h (R/W) = 1856.0
				E9h (R/W) = 1864.0
				EAh (R/W) = 1872.0
				EBh (R/W) = 1880.0
				ECh (R/W) = 1888.0
				EDh (R/W) = 1896.0
				EEh (R/W) = 1904.0
				EFh (R/W) = 1912.0
				F0h (R/W) = 1920.0
				F1h (R/W) = 1928.0
				F2h (R/W) = 1936.0
				F3h (R/W) = 1944.0
				F4h (R/W) = 1952.0
				F5h (R/W) = 1960.0
				F6h (R/W) = 1968.0
				F7h (R/W) = 1976.0
				F8h (R/W) = 1984.0
				F9h (R/W) = 1992.0
				FAh (R/W) = 2000.0
				FBh (R/W) = 2008.0
				FCh (R/W) = 2016.0
				FDh (R/W) = 2024.0
				FEh (R/W) = 2032.0
				FFh (R/W) = 2040.0
				100h (R/W) = 2048.0
				101h (R/W) = 2056.0



**Table 24-26. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				102h (R/W) = 2064.0
				103h (R/W) = 2072.0
				104h (R/W) = 2080.0
				105h (R/W) = 2088.0
				106h (R/W) = 2096.0
				107h (R/W) = 2104.0
				108h (R/W) = 2112.0
				109h (R/W) = 2120.0
				10Ah (R/W) = 2128.0
				10Bh (R/W) = 2136.0
				10Ch (R/W) = 2144.0
				10Dh (R/W) = 2152.0
				10Eh (R/W) = 2160.0
				10Fh (R/W) = 2168.0
				110h (R/W) = 2176.0
				111h (R/W) = 2184.0
				112h (R/W) = 2192.0
				113h (R/W) = 2200.0
				114h (R/W) = 2208.0
				115h (R/W) = 2216.0
				116h (R/W) = 2224.0
				117h (R/W) = 2232.0
				118h (R/W) = 2240.0
				119h (R/W) = 2248.0
				11Ah (R/W) = 2256.0
				11Bh (R/W) = 2264.0
				11Ch (R/W) = 2272.0
				11Dh (R/W) = 2280.0
				11Eh (R/W) = 2288.0
				11Fh (R/W) = 2296.0
				120h (R/W) = 2304.0
				121h (R/W) = 2312.0
				122h (R/W) = 2320.0
				123h (R/W) = 2328.0
				124h (R/W) = 2336.0
				125h (R/W) = 2344.0
				126h (R/W) = 2352.0
				127h (R/W) = 2360.0
				128h (R/W) = 2368.0
				129h (R/W) = 2376.0
				12Ah (R/W) = 2384.0
				12Bh (R/W) = 2392.0
				12Ch (R/W) = 2400.0
				12Dh (R/W) = 2408.0
				12Eh (R/W) = 2416.0
				12Fh (R/W) = 2424.0
				130h (R/W) = 2432.0
				131h (R/W) = 2440.0
				132h (R/W) = 2448.0
				133h (R/W) = 2456.0
				134h (R/W) = 2464.0
				135h (R/W) = 2472.0
				136h (R/W) = 2480.0
				137h (R/W) = 2488.0
				138h (R/W) = 2496.0
				139h (R/W) = 2504.0
				13Ah (R/W) = 2512.0
				13Bh (R/W) = 2520.0
				13Ch (R/W) = 2528.0
				13Dh (R/W) = 2536.0
				13Eh (R/W) = 2544.0
				13Fh (R/W) = 2552.0
				140h (R/W) = 2560.0
				141h (R/W) = 2568.0
				142h (R/W) = 2576.0

**Table 24-26. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				143h (R/W) = 2584.0
				144h (R/W) = 2592.0
				145h (R/W) = 2600.0
				146h (R/W) = 2608.0
				147h (R/W) = 2616.0
				148h (R/W) = 2624.0
				149h (R/W) = 2632.0
				14Ah (R/W) = 2640.0
				14Bh (R/W) = 2648.0
				14Ch (R/W) = 2656.0
				14Dh (R/W) = 2664.0
				14Eh (R/W) = 2672.0
				14Fh (R/W) = 2680.0
				150h (R/W) = 2688.0
				151h (R/W) = 2696.0
				152h (R/W) = 2704.0
				153h (R/W) = 2712.0
				154h (R/W) = 2720.0
				155h (R/W) = 2728.0
				156h (R/W) = 2736.0
				157h (R/W) = 2744.0
				158h (R/W) = 2752.0
				159h (R/W) = 2760.0
				15Ah (R/W) = 2768.0
				15Bh (R/W) = 2776.0
				15Ch (R/W) = 2784.0
				15Dh (R/W) = 2792.0
				15Eh (R/W) = 2800.0
				15Fh (R/W) = 2808.0
				160h (R/W) = 2816.0
				161h (R/W) = 2824.0
				162h (R/W) = 2832.0
				163h (R/W) = 2840.0
				164h (R/W) = 2848.0
				165h (R/W) = 2856.0
				166h (R/W) = 2864.0
				167h (R/W) = 2872.0
				168h (R/W) = 2880.0
				169h (R/W) = 2888.0
				16Ah (R/W) = 2896.0
				16Bh (R/W) = 2904.0
				16Ch (R/W) = 2912.0
				16Dh (R/W) = 2920.0
				16Eh (R/W) = 2928.0
				16Fh (R/W) = 2936.0
				170h (R/W) = 2944.0
				171h (R/W) = 2952.0
				172h (R/W) = 2960.0
				173h (R/W) = 2968.0
				174h (R/W) = 2976.0
				175h (R/W) = 2984.0
				176h (R/W) = 2992.0
				177h (R/W) = 3000.0
				178h (R/W) = 3008.0
				179h (R/W) = 3016.0
				17Ah (R/W) = 3024.0
				17Bh (R/W) = 3032.0
				17Ch (R/W) = 3040.0
				17Dh (R/W) = 3048.0
				17Eh (R/W) = 3056.0
				17Fh (R/W) = 3064.0
				180h (R/W) = 3072.0
				181h (R/W) = 3080.0
				182h (R/W) = 3088.0
				183h (R/W) = 3096.0

**Table 24-26. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				184h (R/W) = 3104.0
				185h (R/W) = 3112.0
				186h (R/W) = 3120.0
				187h (R/W) = 3128.0
				188h (R/W) = 3136.0
				189h (R/W) = 3144.0
				18Ah (R/W) = 3152.0
				18Bh (R/W) = 3160.0
				18Ch (R/W) = 3168.0
				18Dh (R/W) = 3176.0
				18Eh (R/W) = 3184.0
				18Fh (R/W) = 3192.0
				190h (R/W) = 3200.0
				191h (R/W) = 3208.0
				192h (R/W) = 3216.0
				193h (R/W) = 3224.0
				194h (R/W) = 3232.0
				195h (R/W) = 3240.0
				196h (R/W) = 3248.0
				197h (R/W) = 3256.0
				198h (R/W) = 3264.0
				199h (R/W) = 3272.0
				19Ah (R/W) = 3280.0
				19Bh (R/W) = 3288.0
				19Ch (R/W) = 3296.0
				19Dh (R/W) = 3304.0
				19Eh (R/W) = 3312.0
				19Fh (R/W) = 3320.0
				1A0h (R/W) = 3328.0
				1A1h (R/W) = 3336.0
				1A2h (R/W) = 3344.0
				1A3h (R/W) = 3352.0
				1A4h (R/W) = 3360.0
				1A5h (R/W) = 3368.0
				1A6h (R/W) = 3376.0
				1A7h (R/W) = 3384.0
				1A8h (R/W) = 3392.0
				1A9h (R/W) = 3400.0
				1AAh (R/W) = 3408.0
				1ABh (R/W) = 3416.0
				1ACh (R/W) = 3424.0
				1ADh (R/W) = 3432.0
				1AEh (R/W) = 3440.0
				1AFh (R/W) = 3448.0
				1B0h (R/W) = 3456.0
				1B1h (R/W) = 3464.0
				1B2h (R/W) = 3472.0
				1B3h (R/W) = 3480.0
				1B4h (R/W) = 3488.0
				1B5h (R/W) = 3496.0
				1B6h (R/W) = 3504.0
				1B7h (R/W) = 3512.0
				1B8h (R/W) = 3520.0
				1B9h (R/W) = 3528.0
				1BAh (R/W) = 3536.0
				1BBh (R/W) = 3544.0
				1BCh (R/W) = 3552.0
				1BDh (R/W) = 3560.0
				1BEh (R/W) = 3568.0
				1BFh (R/W) = 3576.0
				1C0h (R/W) = 3584.0
				1C1h (R/W) = 3592.0
				1C2h (R/W) = 3600.0
				1C3h (R/W) = 3608.0
				1C4h (R/W) = 3616.0

**Table 24-26. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				1C5h (R/W) = 3624.0
				1C6h (R/W) = 3632.0
				1C7h (R/W) = 3640.0
				1C8h (R/W) = 3648.0
				1C9h (R/W) = 3656.0
				1CAh (R/W) = 3664.0
				1CBh (R/W) = 3672.0
				1CCh (R/W) = 3680.0
				1CDh (R/W) = 3688.0
				1CEh (R/W) = 3696.0
				1CFh (R/W) = 3704.0
				1D0h (R/W) = 3712.0
				1D1h (R/W) = 3720.0
				1D2h (R/W) = 3728.0
				1D3h (R/W) = 3736.0
				1D4h (R/W) = 3744.0
				1D5h (R/W) = 3752.0
				1D6h (R/W) = 3760.0
				1D7h (R/W) = 3768.0
				1D8h (R/W) = 3776.0
				1D9h (R/W) = 3784.0
				1DAh (R/W) = 3792.0
				1DBh (R/W) = 3800.0
				1DCh (R/W) = 3808.0
				1DDh (R/W) = 3816.0
				1DEh (R/W) = 3824.0
				1DFh (R/W) = 3832.0
				1E0h (R/W) = 3840.0
				1E1h (R/W) = 3848.0
				1E2h (R/W) = 3856.0
				1E3h (R/W) = 3864.0
				1E4h (R/W) = 3872.0
				1E5h (R/W) = 3880.0
				1E6h (R/W) = 3888.0
				1E7h (R/W) = 3896.0
				1E8h (R/W) = 3904.0
				1E9h (R/W) = 3912.0
				1EAh (R/W) = 3920.0
				1EBh (R/W) = 3928.0
				1ECh (R/W) = 3936.0
				1EDh (R/W) = 3944.0
				1EEh (R/W) = 3952.0
				1EFh (R/W) = 3960.0
				1F0h (R/W) = 3968.0
				1F1h (R/W) = 3976.0
				1F2h (R/W) = 3984.0
				1F3h (R/W) = 3992.0
				1F4h (R/W) = 4000.0
				1F5h (R/W) = 4008.0
				1F6h (R/W) = 4016.0
				1F7h (R/W) = 4024.0
				1F8h (R/W) = 4032.0
				1F9h (R/W) = 4040.0
				1FAh (R/W) = 4048.0
				1FBh (R/W) = 4056.0
				1FCh (R/W) = 4064.0
				1FDh (R/W) = 4072.0
				1FEh (R/W) = 4080.0
				1FFh (R/W) = 4088.0
				200h (R/W) = 4095.0

### 24.6.2.21 USBCONTIM Register (Offset = 7Ah) [Reset = 11h]

USBCONTIM is shown in [Figure 24-23](#) and described in [Table 24-27](#).

Return to the [Summary Table](#).

USB Connect Timing

**Figure 24-23. USBCONTIM Register**

7	6	5	4	3	2	1	0
WTCN				WTID			
R/W-1h				R/W-1h			

**Table 24-27. USBCONTIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	WTCN	R/W	1h	The wait ID field configures the delay required from the enable of the ID detection to when the ID value is valid, in units of 4.369 ms. The default corresponds to 52.43 ms. Reset type: SYSRSn
3-0	WTID	R/W	1h	The connect wait field configures the wait required to allow for the user's connect/disconnect filter, in units of 533.3 ns. The default corresponds to 2.667 us. Reset type: SYSRSn

### 24.6.2.22 USBFSEOF Register (Offset = 7Dh) [Reset = 77h]

USBFSEOF is shown in [Figure 24-24](#) and described in [Table 24-28](#).

Return to the [Summary Table](#).

USB Full-Speed Last Transaction to End of Frame Timing

**Figure 24-24. USBFSEOF Register**

7	6	5	4	3	2	1	0
FSEOFG							
R/W-77h							

**Table 24-28. USBFSEOF Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	FSEOFG	R/W	77h	The full-speed end-of-frame gap field is used during full-speed transactions to configure the gap between the last transaction and the End-of-Frame (EOF), in units of 533.3 ns. The default corresponds to 63.46 us. Reset type: SYSRSn

### 24.6.2.23 USBLSEOF Register (Offset = 7Eh) [Reset = 72h]

USBLSEOF is shown in [Figure 24-25](#) and described in [Table 24-29](#).

Return to the [Summary Table](#).

USB Low-Speed Last Transaction to End of Frame Timing

**Figure 24-25. USBLSEOF Register**

7	6	5	4	3	2	1	0
LSEOFG							
R/W-72h							

**Table 24-29. USBLSEOF Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	LSEOFG	R/W	72h	The low-speed end-of-frame gap field is used during low-speed transactions to set the gap between the last transaction and the End-of-Frame (EOF), in units of 1.067 us. The default corresponds to 121.6 us. Reset type: SYSRSn

#### 24.6.2.24 USBTXFUNCADDR0 Register (Offset = 80h) [Reset = 00h]

USBTXFUNCADDR0 is shown in [Figure 24-26](#) and described in [Table 24-30](#).

Return to the [Summary Table](#).

USB Transmit Functional Address Endpoint 0

**Figure 24-26. USBTXFUNCADDR0 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h			R/W-0h				

**Table 24-30. USBTXFUNCADDR0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn



### 24.6.2.25 USBTXHUBADDR0 Register (Offset = 82h) [Reset = 00h]

USBTXHUBADDR0 is shown in [Figure 24-27](#) and described in [Table 24-31](#).

Return to the [Summary Table](#).

USB Transmit Hub Address Endpoint 0

**Figure 24-27. USBTXHUBADDR0 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 24-31. USBTXHUBADDR0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 24.6.2.26 USBTXHUBPORT0 Register (Offset = 83h) [Reset = 00h]

USBTXHUBPORT0 is shown in [Figure 24-28](#) and described in [Table 24-32](#).

Return to the [Summary Table](#).

USB Transmit Hub Port Endpoint 0

**Figure 24-28. USBTXHUBPORT0 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 24-32. USBTXHUBPORT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Port specifies the USB hub port number. Reset type: SYSRSn

### 24.6.2.27 USBTXFUNCADDR1 Register (Offset = 88h) [Reset = 00h]

USBTXFUNCADDR1 is shown in [Figure 24-29](#) and described in [Table 24-33](#).

Return to the [Summary Table](#).

USB Transmit Functional Address Endpoint 1

**Figure 24-29. USBTXFUNCADDR1 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 24-33. USBTXFUNCADDR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 24.6.2.28 USBTXHUBADDR1 Register (Offset = 8Ah) [Reset = 00h]

USBTXHUBADDR1 is shown in [Figure 24-30](#) and described in [Table 24-34](#).

Return to the [Summary Table](#).

USB Transmit Hub Address Endpoint 1

**Figure 24-30. USBTXHUBADDR1 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 24-34. USBTXHUBADDR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 24.6.2.29 USBTXHUBPORT1 Register (Offset = 8Bh) [Reset = 00h]

USBTXHUBPORT1 is shown in [Figure 24-31](#) and described in [Table 24-35](#).

Return to the [Summary Table](#).

USB Transmit Hub Port Endpoint 1

**Figure 24-31. USBTXHUBPORT1 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 24-35. USBTXHUBPORT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Port specifies the USB hub port number. Reset type: SYSRSn

### 24.6.2.30 USBRxFUNCADDR1 Register (Offset = 8Ch) [Reset = 00h]

USBRxFUNCADDR1 is shown in [Figure 24-32](#) and described in [Table 24-36](#).

Return to the [Summary Table](#).

USB Receive Functional Address Endpoint 1

**Figure 24-32. USBRxFUNCADDR1 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 24-36. USBRxFUNCADDR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 24.6.2.31 USBRXHUBADDR1 Register (Offset = 8Eh) [Reset = 00h]

USBRXHUBADDR1 is shown in [Figure 24-33](#) and described in [Table 24-37](#).

Return to the [Summary Table](#).

USB Receive Hub Address Endpoint 1

**Figure 24-33. USBRXHUBADDR1 Register**

7	6	5	4	3	2	1	0
MULTTRAN		ADDR					
R/W-0h		R/W-0h					

**Table 24-37. USBRXHUBADDR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	MULTTRAN	R/W	0h	Hub has Multiple Translators Reset type: SYSRSn 0h (R/W) = Clear to indicate that the hub has a single transaction translator. 1h (R/W) = Set to indicate that the hub has multiple transaction translators.
6-0	ADDR	R/W	0h	Hub Address Reset type: SYSRSn

### 24.6.2.32 USBRXHUBPORT1 Register (Offset = 8Fh) [Reset = 00h]

USBRXHUBPORT1 is shown in [Figure 24-34](#) and described in [Table 24-38](#).

Return to the [Summary Table](#).

USB Receive Hub Port Endpoint 1

**Figure 24-34. USBRXHUBPORT1 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h			R/W-0h				

**Table 24-38. USBRXHUBPORT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Address Reset type: SYSRSn



### 24.6.2.33 USBTXFUNCADDR2 Register (Offset = 90h) [Reset = 00h]

USBTXFUNCADDR2 is shown in [Figure 24-35](#) and described in [Table 24-39](#).

Return to the [Summary Table](#).

USB Transmit Functional Address Endpoint 2

**Figure 24-35. USBTXFUNCADDR2 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 24-39. USBTXFUNCADDR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 24.6.2.34 USBTXHUBADDR2 Register (Offset = 92h) [Reset = 00h]

USBTXHUBADDR2 is shown in [Figure 24-36](#) and described in [Table 24-40](#).

Return to the [Summary Table](#).

USB Transmit Hub Address Endpoint 2

**Figure 24-36. USBTXHUBADDR2 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 24-40. USBTXHUBADDR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 24.6.2.35 USBTXHUBPORT2 Register (Offset = 93h) [Reset = 00h]

USBTXHUBPORT2 is shown in [Figure 24-37](#) and described in [Table 24-41](#).

Return to the [Summary Table](#).

USB Transmit Hub Port Endpoint 2

**Figure 24-37. USBTXHUBPORT2 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 24-41. USBTXHUBPORT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Port specifies the USB hub port number. Reset type: SYSRSn

### 24.6.2.36 USBRxFUNCADDR2 Register (Offset = 94h) [Reset = 00h]

USBRxFUNCADDR2 is shown in [Figure 24-38](#) and described in [Table 24-42](#).

Return to the [Summary Table](#).

USB Receive Functional Address Endpoint 2

**Figure 24-38. USBRxFUNCADDR2 Register**

7	6	5	4	3	2	1	0	
RESERVED							ADDR	
R-0h								R/W-0h

**Table 24-42. USBRxFUNCADDR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 24.6.2.37 USBRXHUBADDR2 Register (Offset = 96h) [Reset = 00h]

USBRXHUBADDR2 is shown in [Figure 24-39](#) and described in [Table 24-43](#).

Return to the [Summary Table](#).

USB Receive Hub Address Endpoint 2

**Figure 24-39. USBRXHUBADDR2 Register**

7	6	5	4	3	2	1	0
MULTTRAN	ADDR						
R/W-0h	R/W-0h						

**Table 24-43. USBRXHUBADDR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	MULTTRAN	R/W	0h	Hub has Multiple Translators Reset type: SYSRSn 0h (R/W) = Clear to indicate that the hub has a single transaction translator. 1h (R/W) = Set to indicate that the hub has multiple transaction translators.
6-0	ADDR	R/W	0h	Hub Address Reset type: SYSRSn

### 24.6.2.38 USBRXHUBPORT2 Register (Offset = 97h) [Reset = 00h]

USBRXHUBPORT2 is shown in [Figure 24-40](#) and described in [Table 24-44](#).

Return to the [Summary Table](#).

USB Receive Hub Port Endpoint 2

**Figure 24-40. USBRXHUBPORT2 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h			R/W-0h				

**Table 24-44. USBRXHUBPORT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Address Reset type: SYSRSn

### 24.6.2.39 USBTXFUNCADDR3 Register (Offset = 98h) [Reset = 00h]

USBTXFUNCADDR3 is shown in [Figure 24-41](#) and described in [Table 24-45](#).

Return to the [Summary Table](#).

USB Transmit Functional Address Endpoint 3

**Figure 24-41. USBTXFUNCADDR3 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 24-45. USBTXFUNCADDR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

#### 24.6.2.40 USBTXHUBADDR3 Register (Offset = 9Ah) [Reset = 00h]

USBTXHUBADDR3 is shown in [Figure 24-42](#) and described in [Table 24-46](#).

Return to the [Summary Table](#).

USB Transmit Hub Address Endpoint 3

**Figure 24-42. USBTXHUBADDR3 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 24-46. USBTXHUBADDR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn



### 24.6.2.41 USBTXHUBPORT3 Register (Offset = 9Bh) [Reset = 00h]

USBTXHUBPORT3 is shown in [Figure 24-43](#) and described in [Table 24-47](#).

Return to the [Summary Table](#).

USB Transmit Hub Port Endpoint 3

**Figure 24-43. USBTXHUBPORT3 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 24-47. USBTXHUBPORT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Port specifies the USB hub port number. Reset type: SYSRSn

#### 24.6.2.42 USBRxFUNCADDR3 Register (Offset = 9Ch) [Reset = 00h]

USBRxFUNCADDR3 is shown in [Figure 24-44](#) and described in [Table 24-48](#).

Return to the [Summary Table](#).

USB Receive Functional Address Endpoint 3

**Figure 24-44. USBRxFUNCADDR3 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h			R/W-0h				

**Table 24-48. USBRxFUNCADDR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 24.6.2.43 USBRXHUBADDR3 Register (Offset = 9Eh) [Reset = 00h]

USBRXHUBADDR3 is shown in [Figure 24-45](#) and described in [Table 24-49](#).

Return to the [Summary Table](#).

USB Receive Hub Address Endpoint 3

**Figure 24-45. USBRXHUBADDR3 Register**

7	6	5	4	3	2	1	0
MULTTRAN		ADDR					
R/W-0h		R/W-0h					

**Table 24-49. USBRXHUBADDR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	MULTTRAN	R/W	0h	Hub has Multiple Translators Reset type: SYSRSn 0h (R/W) = Clear to indicate that the hub has a single transaction translator. 1h (R/W) = Set to indicate that the hub has multiple transaction translators.
6-0	ADDR	R/W	0h	Hub Address Reset type: SYSRSn

#### 24.6.2.44 USBRXHUBPORT3 Register (Offset = 9Fh) [Reset = 00h]

USBRXHUBPORT3 is shown in [Figure 24-46](#) and described in [Table 24-50](#).

Return to the [Summary Table](#).

USB Receive Hub Port Endpoint 3

**Figure 24-46. USBRXHUBPORT3 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h			R/W-0h				

**Table 24-50. USBRXHUBPORT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Address Reset type: SYSRSn

### 24.6.2.45 USBCSRL0 Register (Offset = 102h) [Reset = 00h]

USBCSRL0 is shown in [Figure 24-47](#) and described in [Table 24-51](#).

Return to the [Summary Table](#).

USB Control and Status Endpoint 0 Low

**Figure 24-47. USBCSRL0 Register**

7	6	5	4	3	2	1	0
SETENDC_NAKTO	RXRDYC_STATUS	STALL_RQPKT	SETEND_ERROR	DATAEND_SETUP	STALLED	TXRDY	RXRDY
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-51. USBCSRL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	SETENDC_NAKTO	W1C	0h	NAK Timeout. Software must clear this bit to allow the endpoint to continue. Reset type: SYSRSn 0h (R/W) = No timeout 1h (R/W) = Indicates that endpoint 0 is halted following the receipt of NAK responses for longer than the time set by the USBNAKLMT register
6	RXRDYC_STATUS	R/W	0h	Status Packet. Setting this bit ensures that the DT bit is set in the USBCSRH0 register so that a DATA1 packet is used for the STATUS stage transaction. Reset type: SYSRSn 0h (R/W) = No transaction 1h (R/W) = The Endpoint 1 transmit interrupt is asserted.
5	STALL_RQPKT	R/W	0h	Request Packet. This bit is cleared when the RXRDY bit is set. Reset type: SYSRSn 0h (R/W) = No request 1h (R/W) = Initiates a STATUS stage transaction. This bit must be set at the same time as the TXRDY or REQPKT bit is set. This bit is automatically cleared when the STATUS stage is over.
4	SETEND_ERROR	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to perform a transaction with no response from the peripheral. The EP0 bit in the USBTXIS register is also set in this situation.
3	DATAEND_SETUP	R/W	0h	Setup Packet. Setting this bit always clears the DT bit in the USBCSRH0 register to send a DATA0 packet. Reset type: SYSRSn 0h (R/W) = Sends an OUT token. 1h (R/W) = Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set.
2	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No handshake has been received. 1h (R/W) = A STALL handshake has been received

**Table 24-51. USBCSRL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	TXRDY	R/W	0h	Transmit Packet Ready. If both the TXRDY and SETUP bits are set, a setup packet is sent. If just TXRDY is set, an OUT packet is sent. Reset type: SYSRSn 0h (R/W) = No transmit packet is ready. 1h (R/W) = Software sets this bit after loading a data packet into the TX FIFO. The EP0 bit in the USBTXIS register is also set in this situation.
0	RXRDY	R/W	0h	Receive Packet Ready. Software must clear this bit after the packet has been read from the FIFO to acknowledge that the data has been read from the FIFO. Reset type: SYSRSn 0h (R/W) = No receive packet has been received. 1h (R/W) = Indicates that a data packet has been received in the RX FIFO. The EP0 bit in the USBTXIS register is also set in this situation.

### 24.6.2.46 USBCSRH0 Register (Offset = 103h) [Reset = 00h]

USBCSRH0 is shown in [Figure 24-48](#) and described in [Table 24-52](#).

Return to the [Summary Table](#).

USB Control and Status Endpoint 0 High

**Figure 24-48. USBCSRH0 Register**

7	6	5	4	3	2	1	0
RESERVED					DTWE	DT	FLUSH
R-0h					R/W-0h	R/W-0h	R/W-0h

**Table 24-52. USBCSRH0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-3	RESERVED	R	0h	Reserved
2	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the endpoint 0 data toggle to be written (see DT bit).
1	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the endpoint 0 data toggle. If DTWE is set, this bit may be written with the required setting of the data toggle. If DTWE is Low, this bit cannot be written. Care should be taken when writing to this bit as it should only be changed to RESET USB endpoint 0. Reset type: SYSRSn
0	FLUSH	R/W	0h	Flush FIFO. This bit is automatically cleared after the flush is performed. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the next packet to be transmitted/read from the endpoint 0 FIFO. The FIFO pointer is reset and the TXRDY/RXRDY bit is cleared. Note: This bit should only be set when TXRDY/RXRDY is set. At other times, it may cause data to be corrupted..

### 24.6.2.47 USBCOUNT0 Register (Offset = 108h) [Reset = 00h]

USBCOUNT0 is shown in [Figure 24-49](#) and described in [Table 24-53](#).

Return to the [Summary Table](#).

USB Receive Byte Count Endpoint 0

**Figure 24-49. USBCOUNT0 Register**

7	6	5	4	3	2	1	0
RESERVED							COUNT
R-0h				R/W-0h			

**Table 24-53. USBCOUNT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	COUNT	R/W	0h	FIFO Count. COUNT is a read-only value that indicates the number of received data bytes in the endpoint 0 FIFO. Reset type: SYSRSn



#### 24.6.2.48 USBTYPE0 Register (Offset = 10Ah) [Reset = 00h]

USBTYPE0 is shown in [Figure 24-50](#) and described in [Table 24-54](#).

Return to the [Summary Table](#).

USB Type Endpoint 0

**Figure 24-50. USBTYPE0 Register**

7	6	5	4	3	2	1	0
SPEED		RESERVED					
R/W-0h		R-0h					

**Table 24-54. USBTYPE0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed specifies the operating speed of the target Device. If selected, the target is assumed to have the same connection speed as the USB controller. Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-0	RESERVED	R	0h	Reserved

### 24.6.2.49 USBNAKLMT Register (Offset = 10Bh) [Reset = 00h]

USBNAKLMT is shown in [Figure 24-51](#) and described in [Table 24-55](#).

Return to the [Summary Table](#).

USB NAK Limit

**Figure 24-51. USBNAKLMT Register**

7	6	5	4	3	2	1	0
RESERVED				NAKLMT			
R-0h				R/W-0h			

**Table 24-55. USBNAKLMT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4-0	NAKLMT	R/W	0h	EP0 NAK Limit specifies the number of frames after receiving a stream of NAK responses. Reset type: SYSRSn

### 24.6.2.50 USBTXMAXP1 Register (Offset = 110h) [Reset = 0000h]

USBTXMAXP1 is shown in [Figure 24-52](#) and described in [Table 24-56](#).

Return to the [Summary Table](#).

USB Maximum Transmit Data Endpoint 1

**Figure 24-52. USBTXMAXP1 Register**

15	14	13	12	11	10	9	8
RESERVED					MAXLOAD		
R-0h					R/W-0h		
7	6	5	4	3	2	1	0
MAXLOAD							
R/W-0h							

**Table 24-56. USBTXMAXP1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	MAXLOAD	R/W	0h	Maximum Payload specifies the maximum payload in bytes per transaction. Reset type: SYSRSn

### 24.6.2.51 USBTXCSRL1 Register (Offset = 112h) [Reset = 00h]

USBTXCSRL1 is shown in [Figure 24-53](#) and described in [Table 24-57](#).

Return to the [Summary Table](#).

USB Transmit Control and Status Endpoint 1 Low

**Figure 24-53. USBTXCSRL1 Register**

7	6	5	4	3	2	1	0
NAKTO	CLRDT	STALLED	STALL_SETUP	FLUSH	UNDRN_ERRO R1	FIFONE	TXRDY
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-57. USBTXCSRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	NAKTO	R/W	0h	NAK Timeout. Software must clear this bit to allow the endpoint to continue. Reset type: SYSRSn 0h (R/W) = No timeout 1h (R/W) = Bulk endpoints only: Indicates that the transmit endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBTXINTERVAL[n] register.
6	CLRDT	R/W	0h	Clear DataToggle Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Writing a 1 to this bit clears the DT bit in the USBTXCSRH[n] register.
5	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = A STALL handshake has not been received 1h (R/W) = Indicates that a STALL handshake has been received. When this bit is set, any DMA request that is in progress is stopped, the FIFO is completely flushed, and the TXRDY bit is cleared.
4	STALL_SETUP	R/W	0h	Setup Packet. Reset type: SYSRSn 0h (R/W) = No SETUP token is sent. 1h (R/W) = Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set. Note: Setting this bit also clears the DT bit in the USBTXCSRH[n] register.
3	FLUSH	R/W	0h	Flush FIFO. This bit can be set simultaneously with the TXRDY bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the USBTXIS register is also set in this situation. Note: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.

**Table 24-57. USBTXCSRL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	UNDRN_ERROR1	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to send a packet and no handshake packet has been received. The TXRDY bit is cleared, the EPn bit in the USBTXIS register is set, and the FIFO is completely flushed in this situation. Note: This bit is valid only when the endpoint is operating in Bulk or Interrupt mode.
1	FIFONE	R/W	0h	FIFO Not Empty Reset type: SYSRSn 0h (R/W) = The FIFO is empty 1h (R/W) = At least one packet is in the transmit FIFO.
0	TXRDY	R/W	0h	Transmit Packet Ready. This bit is cleared automatically when a data packet has been transmitted. The EPn bit in the USBTXIS register is also set at this point. TXRDY is also automatically cleared prior to loading a second packet into a double-buffered FIFO. Reset type: SYSRSn 0h (R/W) = No transmit packet is ready. 1h (R/W) = Software sets this bit after loading a data packet into the TX FIFO.

### 24.6.2.52 USBTXCSRH1 Register (Offset = 113h) [Reset = 00h]

USBTXCSRH1 is shown in [Figure 24-54](#) and described in [Table 24-58](#).

Return to the [Summary Table](#).

USB Transmit Control and Status Endpoint 1 High

**Figure 24-54. USBTXCSRH1 Register**

7	6	5	4	3	2	1	0
AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD	DTWE	DT
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-58. USBTXCSRH1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	AUTOSET	R/W	0h	Auto Set Reset type: SYSRSn 0h (R/W) = The TXRDY bit must be set manually. 1h (R/W) = Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in USBTXMAXP[n]) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually.
6	ISO	R/W	0h	Isochronous Transfers Reset type: SYSRSn 0h (R/W) = Enables the transmit endpoint for bulk or interrupt transfers. 1h (R/W) = Enables the transmit endpoint for isochronous transfers.
5	MODE	R/W	0h	Mode Note: This bit only has an effect when the same endpoint FIFO is used for both transmit and receive transactions. Reset type: SYSRSn 0h (R/W) = Enables the endpoint direction as RX. 1h (R/W) = Enables the endpoint direction as TX.
4	DMAEN	R/W	0h	DMA Request Enable Note: Three TX and three /RX endpoints can be connected to the DMA module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly Reset type: SYSRSn 0h (R/W) = Disables the DMA request for the transmit endpoint. 1h (R/W) = Enables the DMA request for the transmit endpoint.
3	FDT	R/W	0h	Force Data Toggle Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Forces the endpoint DT bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints. Note: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.
2	DMAMOD	R/W	0h	DMA Request Mode Reset type: SYSRSn 0h (R/W) = An interrupt is generated after every DMA packet transfer. 1h (R/W) = An interrupt is generated only after the entire DMA transfer is complete. Note: This bit is valid only when the endpoint is operating in Bulk or Interrupt mode.

**Table 24-58. USBTXCSRH1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the transmit endpoint data to be written (see DT bit).
0	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the transmit endpoint data toggle. If DTWE is High, this bit can be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the transmit endpoint. Reset type: SYSRSn

### 24.6.2.53 USBRXMAXP1 Register (Offset = 114h) [Reset = 0000h]

USBRXMAXP1 is shown in [Figure 24-55](#) and described in [Table 24-59](#).

Return to the [Summary Table](#).

USB Maximum Receive Data Endpoint 1

**Figure 24-55. USBRXMAXP1 Register**

15	14	13	12	11	10	9	8
RESERVED					MAXLOAD		
R-0h					R/W-0h		
7	6	5	4	3	2	1	0
MAXLOAD							
R/W-0h							

**Table 24-59. USBRXMAXP1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	MAXLOAD	R/W	0h	Maximum Payload specifies the maximum payload in bytes per transaction. Reset type: SYSRSn



### 24.6.2.54 USBRXCSRL1 Register (Offset = 116h) [Reset = 00h]

USBRXCSRL1 is shown in [Figure 24-56](#) and described in [Table 24-60](#).

Return to the [Summary Table](#).

USB Receive Control and Status Endpoint 1 Low

**Figure 24-56. USBRXCSRL1 Register**

7	6	5	4	3	2	1	0
CLRDT	STALLED	STALLREQPKT	FLUSH	DATAERRNAK TO	OVERERROR1	FULL	RXRDY
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-60. USBRXCSRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	CLRDT	W1C	0h	Clear Data Toggle. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Writing a 1 to this bit clears the DT bit in the USBRXCSRH[n] register.
6	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No handshake has been received. 1h (R/W) = A STALL handshake has been received. The EPn bit in the USBRXIS register is also set.
5	STALLREQPKT	R/W	0h	Request Packet. This bit is cleared when the RXRDY bit is set. Reset type: SYSRSn 0h (R/W) = No request 1h (R/W) = Requests an IN transaction.
4	FLUSH	R/W	0h	Flush FIFO. If the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Note: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared
3	DATAERRNAKTO	R/W	0h	Data Error / NAK Timeout Reset type: SYSRSn 0h (R/W) = Normal operation 1h (R/W) = Isochronous endpoints only: Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error. This bit is cleared when RXRDY is cleared. Bulk endpoints only: Indicates that the receive endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBRXINTERVAL[n] register. Software must clear this bit to allow the endpoint to continue.
2	OVERERROR1	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to receive a packet and no data packet has been received. The Epn bit in the USBRXIS register is set in this situation.
1	FULL	R/W	0h	FIFO Full Reset type: SYSRSn 0h (R/W) = The receive FIFO is not full. 1h (R/W) = No more packets can be loaded into the receive FIFO.

**Table 24-60. USBRXCSRL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RXRDY	R/W	0h	Receive Packet Ready. If the AUTOCLR bit in the USBRXCSRH[n] register is set, then the this bit is automatically cleared when a packet of USBRXMAXP[n] bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO Reset type: SYSRSn 0h (R/W) = No data packet has been received. 1h (R/W) = Indicates that a data packet has been received. The EPn bit in the USBTXIS register is also set in this situation

### 24.6.2.55 USBRXCSRH1 Register (Offset = 117h) [Reset = 00h]

USBRXCSRH1 is shown in [Figure 24-57](#) and described in [Table 24-61](#).

Return to the [Summary Table](#).

USB Receive Control and Status Endpoint 1 High

**Figure 24-57. USBRXCSRH1 Register**

7	6	5	4	3	2	1	0
AUTOCL	ISOAUTORQ	DMAEN	DISNYETPIDERR	DMAMOD	DTWE	DT	RESERVED
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-61. USBRXCSRH1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	AUTOCL	W1C	0h	Auto Clear Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables the RXRDY bit to be automatically cleared when a packet of USBRXMAXP[n] bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using DMA to unload the receive FIFO as data is read from the receive FIFO in 4-byte chunks regardless of the value of the MAXLOAD field in the USBRXMAXP[n] register,
6	ISOAUTORQ	R/W	0h	Auto Request Note: This bit is automatically cleared when a short packet is received. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables the REQPKT bit to be automatically set when the RXRDY bit is cleared
5	DMAEN	R/W	0h	DMA Request Enable Note: Three TX and three RX endpoints can be connected to the DMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly Reset type: SYSRSn 0h (R/W) = Disables the DMA request for the receive endpoint. 1h (R/W) = Enables the DMA request for the receive endpoint.
4	DISNYETPIDERR	R/W	0h	PID Error. This bit is ignored in bulk or interrupt transactions. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Indicates a PID error in the received packet of an isochronous transaction.
3	DMAMOD	R/W	0h	DMAMOD Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared. Reset type: SYSRSn 0h (R/W) = An interrupt is generated after every DMA packet transfer. 1h (R/W) = An interrupt is generated only after the entire DMA transfer is complete.
2	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the receive endpoint data to be written (see DT bit).

**Table 24-61. USBRXCSRH1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the receive data toggle. If DTWE is High, this bit may be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the receive endpoint. Reset type: SYSRSn
0	RESERVED	R/W	0h	Reserved

### 24.6.2.56 USBRXCOUNT1 Register (Offset = 118h) [Reset = 0000h]

USBRXCOUNT1 is shown in [Figure 24-58](#) and described in [Table 24-62](#).

Return to the [Summary Table](#).

USB Receive Byte Count Endpoint 1

**Figure 24-58. USBRXCOUNT1 Register**

15	14	13	12	11	10	9	8
RESERVED				COUNT			
R-0h				R-0h			
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 24-62. USBRXCOUNT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	COUNT	R	0h	Receive Packet Count indicates the number of bytes in the receive packet. Reset type: SYSRSn

### 24.6.2.57 USBTXTYPE1 Register (Offset = 11Ah) [Reset = 00h]

USBTXTYPE1 is shown in [Figure 24-59](#) and described in [Table 24-63](#).

Return to the [Summary Table](#).

USB Host Transmit Configure Type Endpoint 1

**Figure 24-59. USBTXTYPE1 Register**

7	6	5	4	3	2	1	0
SPEED		PROTO			TEP		
R/W-0h		R/W-0h			R/W-0h		

**Table 24-63. USBTXTYPE1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed. This bit field specifies the operating speed of the target Device: Reset type: SYSRSn 0h (R/W) = Default. The target is assumed to be using the same connection speed as the USB controller. 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-4	PROTO	R/W	0h	Protocol. Software must configure this bit field to select the required protocol for the transmit endpoint: Reset type: SYSRSn 0h (R/W) = Control 1h (R/W) = isochronous 2h (R/W) = Bulk 3h (R/W) = Interrupt
3-0	TEP	R/W	0h	Target Endpoint Number. Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration. Reset type: SYSRSn

### 24.6.2.58 USBTXINTERVAL1 Register (Offset = 11Bh) [Reset = 00h]

USBTXINTERVAL1 is shown in [Figure 24-60](#) and described in [Table 24-64](#).

Return to the [Summary Table](#).

USB Host Transmit Interval Endpoint 1

**Figure 24-60. USBTXINTERVAL1 Register**

7	6	5	4	3	2	1	0
TXPOLLNAKLMT							
R/W-0h							

**Table 24-64. USBTXINTERVAL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	TXPOLLNAKLMT	R/W	0h	TX Polling / NAK Limit The polling interval for interrupt/isochronous transfers the NAK limit for bulk transfers. Reset type: SYSRSn

### 24.6.2.59 USBRXTYPE1 Register (Offset = 11Ch) [Reset = 00h]

USBRXTYPE1 is shown in [Figure 24-61](#) and described in [Table 24-65](#).

Return to the [Summary Table](#).

USB Host Configure Receive Type Endpoint 1

**Figure 24-61. USBRXTYPE1 Register**

7	6	5	4	3	2	1	0
SPEED		PROTO			TEP		
R/W-0h		R/W-0h			R/W-0h		

**Table 24-65. USBRXTYPE1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed. This bit field specifies the operating speed of the target Device: Reset type: SYSRSn 0h (R/W) = Default. The target is assumed to be using the same connection speed as the USB controller. 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-4	PROTO	R/W	0h	Protocol. Software must configure this bit field to select the required protocol for the transmit endpoint: Reset type: SYSRSn 0h (R/W) = Control 1h (R/W) = isochronous 2h (R/W) = Bulk 3h (R/W) = Interrupt
3-0	TEP	R/W	0h	Target Endpoint Number. Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration. Reset type: SYSRSn



### 24.6.2.60 USBRXINTERVAL1 Register (Offset = 11Dh) [Reset = 00h]

USBRXINTERVAL1 is shown in [Figure 24-62](#) and described in [Table 24-66](#).

Return to the [Summary Table](#).

USB Host Receive Polling Interval Endpoint 1

**Figure 24-62. USBRXINTERVAL1 Register**

7	6	5	4	3	2	1	0
RXPOLLNAKLMT							
R/W-0h							

**Table 24-66. USBRXINTERVAL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	RXPOLLNAKLMT	R/W	0h	RX Polling / NAK Limit The polling interval for interrupt/isochronous transfers the NAK limit for bulk transfers. Reset type: SYSRSn

### 24.6.2.61 USBTXMAXP2 Register (Offset = 120h) [Reset = 0000h]

USBTXMAXP2 is shown in [Figure 24-63](#) and described in [Table 24-67](#).

Return to the [Summary Table](#).

USB Maximum Transmit Data Endpoint 2

**Figure 24-63. USBTXMAXP2 Register**

15	14	13	12	11	10	9	8
RESERVED					MAXLOAD		
R-0h					R/W-0h		
7	6	5	4	3	2	1	0
MAXLOAD							
R/W-0h							

**Table 24-67. USBTXMAXP2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	MAXLOAD	R/W	0h	Maximum Payload specifies the maximum payload in bytes per transaction. Reset type: SYSRSn

### 24.6.2.62 USBTXCSRL2 Register (Offset = 122h) [Reset = 00h]

USBTXCSRL2 is shown in [Figure 24-64](#) and described in [Table 24-68](#).

Return to the [Summary Table](#).

USB Transmit Control and Status Endpoint 2 Low

**Figure 24-64. USBTXCSRL2 Register**

7	6	5	4	3	2	1	0
NAKTO	CLRDT	STALLED	STALL_SETUP	FLUSH	UNDRNERROR 2	FIFONE	TXRDY
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-68. USBTXCSRL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	NAKTO	R/W	0h	NAK Timeout. Software must clear this bit to allow the endpoint to continue. Reset type: SYSRSn 0h (R/W) = No timeout 1h (R/W) = Bulk endpoints only: Indicates that the transmit endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBTXINTERVAL[n] register.
6	CLRDT	R/W	0h	Clear DataToggle Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Writing a 1 to this bit clears the DT bit in the USBTXCSRH[n] register.
5	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = A STALL handshake has not been received 1h (R/W) = Indicates that a STALL handshake has been received. When this bit is set, any DMA request that is in progress is stopped, the FIFO is completely flushed, and the TXRDY bit is cleared.
4	STALL_SETUP	R/W	0h	Setup Packet. Reset type: SYSRSn 0h (R/W) = No SETUP token is sent. 1h (R/W) = Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set. Note: Setting this bit also clears the DT bit in the USBTXCSRH[n] register.
3	FLUSH	R/W	0h	Flush FIFO. This bit can be set simultaneously with the TXRDY bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the USBTXIS register is also set in this situation. Note: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.

**Table 24-68. USBTXCSRL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	UNDRNERROR2	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to send a packet and no handshake packet has been received. The TXRDY bit is cleared, the EPn bit in the USBTXIS register is set, and the FIFO is completely flushed in this situation. Note: This bit is valid only when the endpoint is operating in Bulk or Interrupt mode.
1	FIFONE	R/W	0h	FIFO Not Empty Reset type: SYSRSn 0h (R/W) = The FIFO is empty 1h (R/W) = At least one packet is in the transmit FIFO.
0	TXRDY	R/W	0h	Transmit Packet Ready. This bit is cleared automatically when a data packet has been transmitted. The EPn bit in the USBTXIS register is also set at this point. TXRDY is also automatically cleared prior to loading a second packet into a double-buffered FIFO. Reset type: SYSRSn 0h (R/W) = No transmit packet is ready. 1h (R/W) = Software sets this bit after loading a data packet into the TX FIFO.

### 24.6.2.63 USBTXCSRH2 Register (Offset = 123h) [Reset = 00h]

USBTXCSRH2 is shown in [Figure 24-65](#) and described in [Table 24-69](#).

Return to the [Summary Table](#).

USB Transmit Control and Status Endpoint 2 High

**Figure 24-65. USBTXCSRH2 Register**

7	6	5	4	3	2	1	0
AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD	DTWE	DT
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-69. USBTXCSRH2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	AUTOSET	R/W	0h	Auto Set Reset type: SYSRSn 0h (R/W) = The TXRDY bit must be set manually. 1h (R/W) = Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in USBTXMAXP[n]) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually.
6	ISO	R/W	0h	Isochronous Transfers Reset type: SYSRSn 0h (R/W) = Enables the transmit endpoint for bulk or interrupt transfers. 1h (R/W) = Enables the transmit endpoint for isochronous transfers.
5	MODE	R/W	0h	Mode Note: This bit only has an effect when the same endpoint FIFO is used for both transmit and receive transactions. Reset type: SYSRSn 0h (R/W) = Enables the endpoint direction as RX. 1h (R/W) = Enables the endpoint direction as TX.
4	DMAEN	R/W	0h	DMA Request Enable Note: Three TX and three /RX endpoints can be connected to the DMA module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly Reset type: SYSRSn 0h (R/W) = Disables the DMA request for the transmit endpoint. 1h (R/W) = Enables the DMA request for the transmit endpoint.
3	FDT	R/W	0h	Force Data Toggle Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Forces the endpoint DT bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints. Note: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.
2	DMAMOD	R/W	0h	DMA Request Mode Reset type: SYSRSn 0h (R/W) = An interrupt is generated after every DMA packet transfer. 1h (R/W) = An interrupt is generated only after the entire DMA transfer is complete. Note: This bit is valid only when the endpoint is operating in Bulk or Interrupt mode.

**Table 24-69. USBTXCSRH2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the transmit endpoint data to be written (see DT bit).
0	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the transmit endpoint data toggle. If DTWE is High, this bit can be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the transmit endpoint. Reset type: SYSRSn

### 24.6.2.64 USBRXMAXP2 Register (Offset = 124h) [Reset = 0000h]

USBRXMAXP2 is shown in [Figure 24-66](#) and described in [Table 24-70](#).

Return to the [Summary Table](#).

USB Maximum Receive Data Endpoint 2

**Figure 24-66. USBRXMAXP2 Register**

15	14	13	12	11	10	9	8
RESERVED					MAXLOAD		
R-0h					R/W-0h		
7	6	5	4	3	2	1	0
MAXLOAD							
R/W-0h							

**Table 24-70. USBRXMAXP2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	MAXLOAD	R/W	0h	Maximum Payload specifies the maximum payload in bytes per transaction. Reset type: SYSRSn

### 24.6.2.65 USBRXCSRL2 Register (Offset = 126h) [Reset = 00h]

USBRXCSRL2 is shown in [Figure 24-67](#) and described in [Table 24-71](#).

Return to the [Summary Table](#).

USB Receive Control and Status Endpoint 2 Low

**Figure 24-67. USBRXCSRL2 Register**

7	6	5	4	3	2	1	0
CLRDT	STALLED	STALLREQPKT	FLUSH	DATAERRNAK TO	OVERERROR2	FULL	RXRDY
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-71. USBRXCSRL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	CLRDT	W1C	0h	Clear Data Toggle. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Writing a 1 to this bit clears the DT bit in the USBRXCSRH[n] register.
6	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No handshake has been received. 1h (R/W) = A STALL handshake has been received. The EPn bit in the USBRXIS register is also set.
5	STALLREQPKT	R/W	0h	Request Packet. This bit is cleared when the RXRDY bit is set. Reset type: SYSRSn 0h (R/W) = No request 1h (R/W) = Requests an IN transaction.
4	FLUSH	R/W	0h	Flush FIFO. If the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Note: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared
3	DATAERRNAKTO	R/W	0h	Data Error / NAK Timeout Reset type: SYSRSn 0h (R/W) = Normal operation 1h (R/W) = Isochronous endpoints only: Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error. This bit is cleared when RXRDY is cleared. Bulk endpoints only: Indicates that the receive endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBRXINTERVAL[n] register. Software must clear this bit to allow the endpoint to continue.
2	OVERERROR2	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to receive a packet and no data packet has been received. The Epn bit in the USBRXIS register is set in this situation.
1	FULL	R/W	0h	FIFO Full Reset type: SYSRSn 0h (R/W) = The receive FIFO is not full. 1h (R/W) = No more packets can be loaded into the receive FIFO.



**Table 24-71. USBRXCSRL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RXRDY	R/W	0h	<p>Receive Packet Ready.</p> <p>If the AUTOCLR bit in the USBRXCSRH[n] register is set, then the this bit is automatically cleared when a packet of USBRXMAXP[n] bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No data packet has been received.</p> <p>1h (R/W) = Indicates that a data packet has been received. The EPn bit in the USBTXIS register is also set in this situation</p>

### 24.6.2.66 USBRXCSRH2 Register (Offset = 127h) [Reset = 00h]

USBRXCSRH2 is shown in [Figure 24-68](#) and described in [Table 24-72](#).

Return to the [Summary Table](#).

USB Receive Control and Status Endpoint 2 High

**Figure 24-68. USBRXCSRH2 Register**

7	6	5	4	3	2	1	0
AUTOCL	ISOAUTORQ	DMAEN	DISNYETPIDERR	DMAMOD	DTWE	DT	RESERVED
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-72. USBRXCSRH2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	AUTOCL	W1C	0h	Auto Clear Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables the RXRDY bit to be automatically cleared when a packet of USBRMAXP[n] bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using DMA to unload the receive FIFO as data is read from the receive FIFO in 4-byte chunks regardless of the value of the MAXLOAD field in the USBRMAXP[n] register,
6	ISOAUTORQ	R/W	0h	Auto Request Note: This bit is automatically cleared when a short packet is received. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables the REQPKT bit to be automatically set when the RXRDY bit is cleared
5	DMAEN	R/W	0h	DMA Request Enable Note: Three TX and three RX endpoints can be connected to the DMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly Reset type: SYSRSn 0h (R/W) = Disables the DMA request for the receive endpoint. 1h (R/W) = Enables the DMA request for the receive endpoint.
4	DISNYETPIDERR	R/W	0h	PID Error. This bit is ignored in bulk or interrupt transactions. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Indicates a PID error in the received packet of an isochronous transaction.
3	DMAMOD	R/W	0h	DMAMOD Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared. Reset type: SYSRSn 0h (R/W) = An interrupt is generated after every DMA packet transfer. 1h (R/W) = An interrupt is generated only after the entire DMA transfer is complete.
2	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the receive endpoint data to be written (see DT bit).

**Table 24-72. USBRXCSRH2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the receive data toggle. If DTWE is High, this bit may be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the receive endpoint. Reset type: SYSRSn
0	RESERVED	R/W	0h	Reserved

### 24.6.2.67 USBRXCOUNT2 Register (Offset = 128h) [Reset = 0000h]

USBRXCOUNT2 is shown in [Figure 24-69](#) and described in [Table 24-73](#).

Return to the [Summary Table](#).

USB Receive Byte Count Endpoint 2

**Figure 24-69. USBRXCOUNT2 Register**

15	14	13	12	11	10	9	8
RESERVED				COUNT			
R-0h				R-0h			
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 24-73. USBRXCOUNT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	COUNT	R	0h	Receive Packet Count indicates the number of bytes in the receive packet. Reset type: SYSRSn

### 24.6.2.68 USBTXTYPE2 Register (Offset = 12Ah) [Reset = 00h]

USBTXTYPE2 is shown in [Figure 24-70](#) and described in [Table 24-74](#).

Return to the [Summary Table](#).

USB Host Transmit Configure Type Endpoint 2

**Figure 24-70. USBTXTYPE2 Register**

7	6	5	4	3	2	1	0
SPEED		PROTO			TEP		
R/W-0h		R/W-0h			R/W-0h		

**Table 24-74. USBTXTYPE2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed. This bit field specifies the operating speed of the target Device: Reset type: SYSRSn 0h (R/W) = Default. The target is assumed to be using the same connection speed as the USB controller. 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-4	PROTO	R/W	0h	Protocol. Software must configure this bit field to select the required protocol for the transmit endpoint: Reset type: SYSRSn 0h (R/W) = Control 1h (R/W) = isochronous 2h (R/W) = Bulk 3h (R/W) = Interrupt
3-0	TEP	R/W	0h	Target Endpoint Number. Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration. Reset type: SYSRSn

### 24.6.2.69 USBTXINTERVAL2 Register (Offset = 12Bh) [Reset = 00h]

USBTXINTERVAL2 is shown in [Figure 24-71](#) and described in [Table 24-75](#).

Return to the [Summary Table](#).

USB Host Transmit Interval Endpoint 2

**Figure 24-71. USBTXINTERVAL2 Register**

7	6	5	4	3	2	1	0
TXPOLLNAKLMT							
R/W-0h							

**Table 24-75. USBTXINTERVAL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	TXPOLLNAKLMT	R/W	0h	TX Polling / NAK Limit The polling interval for interrupt/isochronous transfers the NAK limit for bulk transfers. Reset type: SYSRSn

### 24.6.2.70 USBRXTYPE2 Register (Offset = 12Ch) [Reset = 00h]

USBRXTYPE2 is shown in [Figure 24-72](#) and described in [Table 24-76](#).

Return to the [Summary Table](#).

USB Host Configure Receive Type Endpoint 2

**Figure 24-72. USBRXTYPE2 Register**

7	6	5	4	3	2	1	0
SPEED		PROTO			TEP		
R/W-0h		R/W-0h			R/W-0h		

**Table 24-76. USBRXTYPE2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed. This bit field specifies the operating speed of the target Device: Reset type: SYSRSn 0h (R/W) = Default. The target is assumed to be using the same connection speed as the USB controller. 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-4	PROTO	R/W	0h	Protocol. Software must configure this bit field to select the required protocol for the transmit endpoint: Reset type: SYSRSn 0h (R/W) = Control 1h (R/W) = isochronous 2h (R/W) = Bulk 3h (R/W) = Interrupt
3-0	TEP	R/W	0h	Target Endpoint Number. Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration. Reset type: SYSRSn

### 24.6.2.71 USBRXINTERVAL2 Register (Offset = 12Dh) [Reset = 00h]

USBRXINTERVAL2 is shown in [Figure 24-73](#) and described in [Table 24-77](#).

Return to the [Summary Table](#).

USB Host Receive Polling Interval Endpoint 2

**Figure 24-73. USBRXINTERVAL2 Register**

7	6	5	4	3	2	1	0
RXPOLLNAKLMT							
R/W-0h							

**Table 24-77. USBRXINTERVAL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	RXPOLLNAKLMT	R/W	0h	RX Polling / NAK Limit The polling interval for interrupt/isochronous transfers the NAK limit for bulk transfers. Reset type: SYSRSn



### 24.6.2.72 USBTXMAXP3 Register (Offset = 130h) [Reset = 0000h]

USBTXMAXP3 is shown in [Figure 24-74](#) and described in [Table 24-78](#).

Return to the [Summary Table](#).

USB Maximum Transmit Data Endpoint 3

**Figure 24-74. USBTXMAXP3 Register**

15	14	13	12	11	10	9	8
RESERVED					MAXLOAD		
R-0h					R/W-0h		
7	6	5	4	3	2	1	0
MAXLOAD							
R/W-0h							

**Table 24-78. USBTXMAXP3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	MAXLOAD	R/W	0h	Maximum Payload specifies the maximum payload in bytes per transaction. Reset type: SYSRSn

### 24.6.2.73 USBTXCSRL3 Register (Offset = 132h) [Reset = 00h]

USBTXCSRL3 is shown in [Figure 24-75](#) and described in [Table 24-79](#).

Return to the [Summary Table](#).

USB Transmit Control and Status Endpoint 3 Low

**Figure 24-75. USBTXCSRL3 Register**

7	6	5	4	3	2	1	0
NAKTO	CLRDT	STALLED	STALL_SETUP	FLUSH	UNDRNERROR 3	FIFONE	TXRDY
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-79. USBTXCSRL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	NAKTO	R/W	0h	NAK Timeout. Software must clear this bit to allow the endpoint to continue. Reset type: SYSRSn 0h (R/W) = No timeout 1h (R/W) = Bulk endpoints only: Indicates that the transmit endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBTXINTERVAL[n] register.
6	CLRDT	R/W	0h	Clear DataToggle Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Writing a 1 to this bit clears the DT bit in the USBTXCSRH[n] register.
5	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = A STALL handshake has not been received 1h (R/W) = Indicates that a STALL handshake has been received. When this bit is set, any DMA request that is in progress is stopped, the FIFO is completely flushed, and the TXRDY bit is cleared.
4	STALL_SETUP	R/W	0h	Setup Packet. Reset type: SYSRSn 0h (R/W) = No SETUP token is sent. 1h (R/W) = Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set. Note: Setting this bit also clears the DT bit in the USBTXCSRH[n] register.
3	FLUSH	R/W	0h	Flush FIFO. This bit can be set simultaneously with the TXRDY bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the USBTXIS register is also set in this situation. Note: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.

**Table 24-79. USBTXCSRL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	UNDRNERROR3	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to send a packet and no handshake packet has been received. The TXRDY bit is cleared, the EPn bit in the USBTXIS register is set, and the FIFO is completely flushed in this situation. Note: This bit is valid only when the endpoint is operating in Bulk or Interrupt mode.
1	FIFONE	R/W	0h	FIFO Not Empty Reset type: SYSRSn 0h (R/W) = The FIFO is empty 1h (R/W) = At least one packet is in the transmit FIFO.
0	TXRDY	R/W	0h	Transmit Packet Ready. This bit is cleared automatically when a data packet has been transmitted. The EPn bit in the USBTXIS register is also set at this point. TXRDY is also automatically cleared prior to loading a second packet into a double-buffered FIFO. Reset type: SYSRSn 0h (R/W) = No transmit packet is ready. 1h (R/W) = Software sets this bit after loading a data packet into the TX FIFO.

### 24.6.2.74 USBTXCSRH3 Register (Offset = 133h) [Reset = 00h]

USBTXCSRH3 is shown in [Figure 24-76](#) and described in [Table 24-80](#).

Return to the [Summary Table](#).

USB Transmit Control and Status Endpoint 3 High

**Figure 24-76. USBTXCSRH3 Register**

7	6	5	4	3	2	1	0
AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD	DTWE	DT
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-80. USBTXCSRH3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	AUTOSET	R/W	0h	Auto Set Reset type: SYSRSn 0h (R/W) = The TXRDY bit must be set manually. 1h (R/W) = Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in USBTXMAXP[n]) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually.
6	ISO	R/W	0h	Isochronous Transfers Reset type: SYSRSn 0h (R/W) = Enables the transmit endpoint for bulk or interrupt transfers. 1h (R/W) = Enables the transmit endpoint for isochronous transfers.
5	MODE	R/W	0h	Mode Note: This bit only has an effect when the same endpoint FIFO is used for both transmit and receive transactions. Reset type: SYSRSn 0h (R/W) = Enables the endpoint direction as RX. 1h (R/W) = Enables the endpoint direction as TX.
4	DMAEN	R/W	0h	DMA Request Enable Note: Three TX and three /RX endpoints can be connected to the DMA module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly Reset type: SYSRSn 0h (R/W) = Disables the DMA request for the transmit endpoint. 1h (R/W) = Enables the DMA request for the transmit endpoint.
3	FDT	R/W	0h	Force Data Toggle Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Forces the endpoint DT bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints. Note: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.
2	DMAMOD	R/W	0h	DMA Request Mode Reset type: SYSRSn 0h (R/W) = An interrupt is generated after every DMA packet transfer. 1h (R/W) = An interrupt is generated only after the entire DMA transfer is complete. Note: This bit is valid only when the endpoint is operating in Bulk or Interrupt mode.

**Table 24-80. USBTXCSRH3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the transmit endpoint data to be written (see DT bit).
0	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the transmit endpoint data toggle. If DTWE is High, this bit can be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the transmit endpoint. Reset type: SYSRSn

### 24.6.2.75 USBRXMAXP3 Register (Offset = 134h) [Reset = 0000h]

USBRXMAXP3 is shown in [Figure 24-77](#) and described in [Table 24-81](#).

Return to the [Summary Table](#).

USB Maximum Receive Data Endpoint 3

**Figure 24-77. USBRXMAXP3 Register**

15	14	13	12	11	10	9	8
RESERVED					MAXLOAD		
R-0h					R/W-0h		
7	6	5	4	3	2	1	0
MAXLOAD							
R/W-0h							

**Table 24-81. USBRXMAXP3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	MAXLOAD	R/W	0h	Maximum Payload specifies the maximum payload in bytes per transaction. Reset type: SYSRSn

### 24.6.2.76 USBRXCSRL3 Register (Offset = 136h) [Reset = 00h]

USBRXCSRL3 is shown in [Figure 24-78](#) and described in [Table 24-82](#).

Return to the [Summary Table](#).

USB Receive Control and Status Endpoint 3 Low

**Figure 24-78. USBRXCSRL3 Register**

7	6	5	4	3	2	1	0
CLRDT	STALLED	STALLREQPKT	FLUSH	DATAERRNAK TO	OVERERROR3	FULL	RXRDY
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-82. USBRXCSRL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	CLRDT	W1C	0h	Clear Data Toggle. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Writing a 1 to this bit clears the DT bit in the USBRXCSRH[n] register.
6	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No handshake has been received. 1h (R/W) = A STALL handshake has been received. The EPn bit in the USBRXIS register is also set.
5	STALLREQPKT	R/W	0h	Request Packet. This bit is cleared when the RXRDY bit is set. Reset type: SYSRSn 0h (R/W) = No request 1h (R/W) = Requests an IN transaction.
4	FLUSH	R/W	0h	Flush FIFO. If the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Note: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared
3	DATAERRNAKTO	R/W	0h	Data Error / NAK Timeout Reset type: SYSRSn 0h (R/W) = Normal operation 1h (R/W) = Isochronous endpoints only: Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error. This bit is cleared when RXRDY is cleared. Bulk endpoints only: Indicates that the receive endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBRXINTERVAL[n] register. Software must clear this bit to allow the endpoint to continue.
2	OVERERROR3	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to receive a packet and no data packet has been received. The Epn bit in the USBRXIS register is set in this situation.
1	FULL	R/W	0h	FIFO Full Reset type: SYSRSn 0h (R/W) = The receive FIFO is not full. 1h (R/W) = No more packets can be loaded into the receive FIFO.

**Table 24-82. USBRXCSRL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RXRDY	R/W	0h	Receive Packet Ready. If the AUTOCLR bit in the USBRXCSRH[n] register is set, then the this bit is automatically cleared when a packet of USBRXMAXP[n] bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO Reset type: SYSRSn 0h (R/W) = No data packet has been received. 1h (R/W) = Indicates that a data packet has been received. The EPn bit in the USBTXIS register is also set in this situation



### 24.6.2.77 USBRXCSRH3 Register (Offset = 137h) [Reset = 00h]

USBRXCSRH3 is shown in [Figure 24-79](#) and described in [Table 24-83](#).

Return to the [Summary Table](#).

USB Receive Control and Status Endpoint 3 High

**Figure 24-79. USBRXCSRH3 Register**

7	6	5	4	3	2	1	0
AUTOCL	ISOAUTORQ	DMAEN	DISNYETPIDERR	DMAMOD	DTWE	DT	RESERVED
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 24-83. USBRXCSRH3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	AUTOCL	W1C	0h	Auto Clear Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables the RXRDY bit to be automatically cleared when a packet of USBRXMAXP[n] bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using DMA to unload the receive FIFO as data is read from the receive FIFO in 4-byte chunks regardless of the value of the MAXLOAD field in the USBRXMAXP[n] register,
6	ISOAUTORQ	R/W	0h	Auto Request Note: This bit is automatically cleared when a short packet is received. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables the REQPKT bit to be automatically set when the RXRDY bit is cleared
5	DMAEN	R/W	0h	DMA Request Enable Note: Three TX and three RX endpoints can be connected to the DMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly Reset type: SYSRSn 0h (R/W) = Disables the DMA request for the receive endpoint. 1h (R/W) = Enables the DMA request for the receive endpoint.
4	DISNYETPIDERR	R/W	0h	PID Error. This bit is ignored in bulk or interrupt transactions. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Indicates a PID error in the received packet of an isochronous transaction.
3	DMAMOD	R/W	0h	DMAMOD Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared. Reset type: SYSRSn 0h (R/W) = An interrupt is generated after every DMA packet transfer. 1h (R/W) = An interrupt is generated only after the entire DMA transfer is complete.
2	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the receive endpoint data to be written (see DT bit).

**Table 24-83. USBRXCSRH3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the receive data toggle. If DTWE is High, this bit may be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the receive endpoint. Reset type: SYSRSn
0	RESERVED	R/W	0h	Reserved

### 24.6.2.78 USBRXCOUNT3 Register (Offset = 138h) [Reset = 0000h]

USBRXCOUNT3 is shown in [Figure 24-80](#) and described in [Table 24-84](#).

Return to the [Summary Table](#).

USB Receive Byte Count Endpoint 3

**Figure 24-80. USBRXCOUNT3 Register**

15	14	13	12	11	10	9	8
RESERVED				COUNT			
R-0h				R-0h			
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 24-84. USBRXCOUNT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	COUNT	R	0h	Receive Packet Count indicates the number of bytes in the receive packet. Reset type: SYSRSn

### 24.6.2.79 USBTXTYPE3 Register (Offset = 13Ah) [Reset = 00h]

USBTXTYPE3 is shown in [Figure 24-81](#) and described in [Table 24-85](#).

Return to the [Summary Table](#).

USB Host Transmit Configure Type Endpoint 3

**Figure 24-81. USBTXTYPE3 Register**

7	6	5	4	3	2	1	0
SPEED		PROTO			TEP		
R/W-0h		R/W-0h			R/W-0h		

**Table 24-85. USBTXTYPE3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed. This bit field specifies the operating speed of the target Device: Reset type: SYSRSn 0h (R/W) = Default. The target is assumed to be using the same connection speed as the USB controller. 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-4	PROTO	R/W	0h	Protocol. Software must configure this bit field to select the required protocol for the transmit endpoint: Reset type: SYSRSn 0h (R/W) = Control 1h (R/W) = isochronous 2h (R/W) = Bulk 3h (R/W) = Interrupt
3-0	TEP	R/W	0h	Target Endpoint Number. Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration. Reset type: SYSRSn

### 24.6.2.80 USBTXINTERVAL3 Register (Offset = 13Bh) [Reset = 00h]

USBTXINTERVAL3 is shown in [Figure 24-82](#) and described in [Table 24-86](#).

Return to the [Summary Table](#).

USB Host Transmit Interval Endpoint 3

**Figure 24-82. USBTXINTERVAL3 Register**

7	6	5	4	3	2	1	0
TXPOLLNAKLMT							
R/W-0h							

**Table 24-86. USBTXINTERVAL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	TXPOLLNAKLMT	R/W	0h	TX Polling / NAK Limit The polling interval for interrupt/isochronous transfers the NAK limit for bulk transfers. Reset type: SYSRSn

### 24.6.2.81 USBRXTYPE3 Register (Offset = 13Ch) [Reset = 00h]

USBRXTYPE3 is shown in [Figure 24-83](#) and described in [Table 24-87](#).

Return to the [Summary Table](#).

USB Host Configure Receive Type Endpoint 3

**Figure 24-83. USBRXTYPE3 Register**

7	6	5	4	3	2	1	0
SPEED		PROTO			TEP		
R/W-0h		R/W-0h			R/W-0h		

**Table 24-87. USBRXTYPE3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed. This bit field specifies the operating speed of the target Device: Reset type: SYSRSn 0h (R/W) = Default. The target is assumed to be using the same connection speed as the USB controller. 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-4	PROTO	R/W	0h	Protocol. Software must configure this bit field to select the required protocol for the transmit endpoint: Reset type: SYSRSn 0h (R/W) = Control 1h (R/W) = isochronous 2h (R/W) = Bulk 3h (R/W) = Interrupt
3-0	TEP	R/W	0h	Target Endpoint Number. Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration. Reset type: SYSRSn

### 24.6.2.82 USBRXINTERVAL3 Register (Offset = 13Dh) [Reset = 00h]

USBRXINTERVAL3 is shown in [Figure 24-84](#) and described in [Table 24-88](#).

Return to the [Summary Table](#).

USB Host Receive Polling Interval Endpoint 3

**Figure 24-84. USBRXINTERVAL3 Register**

7	6	5	4	3	2	1	0
RXPOLLNAKLMT							
R/W-0h							

**Table 24-88. USBRXINTERVAL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	RXPOLLNAKLMT	R/W	0h	RX Polling / NAK Limit The polling interval for interrupt/isochronous transfers the NAK limit for bulk transfers. Reset type: SYSRSn

### 24.6.2.83 USBRQPKTCOUNT1 Register (Offset = 304h) [Reset = 0000h]

USBRQPKTCOUNT1 is shown in [Figure 24-85](#) and described in [Table 24-89](#).

Return to the [Summary Table](#).

USB Request Packet Count in Block Transfer Endpoint 1

**Figure 24-85. USBRQPKTCOUNT1 Register**

15	14	13	12	11	10	9	8
RESERVED				COUNT			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
COUNT							
R/W-0h							

**Table 24-89. USBRQPKTCOUNT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	COUNT	R/W	0h	Block Transfer Packet Count sets the number of packets of the size defined by the MAXLOAD bit field that are to be transferred in a block transfer. Note: This is only used in Host mode when AUTORQ is set. The bit has no effect in Device mode or when AUTORQ is not set. Reset type: SYSRSn



#### 24.6.2.84 USBRQPKTCOUNT2 Register (Offset = 308h) [Reset = 0000h]

USBRQPKTCOUNT2 is shown in [Figure 24-86](#) and described in [Table 24-90](#).

Return to the [Summary Table](#).

USB Request Packet Count in Block Transfer Endpoint 2

**Figure 24-86. USBRQPKTCOUNT2 Register**

15	14	13	12	11	10	9	8
RESERVED				COUNT			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
COUNT							
R/W-0h							

**Table 24-90. USBRQPKTCOUNT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	COUNT	R/W	0h	Block Transfer Packet Count sets the number of packets of the size defined by the MAXLOAD bit field that are to be transferred in a block transfer. Note: This is only used in Host mode when AUTORQ is set. The bit has no effect in Device mode or when AUTORQ is not set. Reset type: SYSRSn

### 24.6.2.85 USBRQPKTCOUNT3 Register (Offset = 30Ch) [Reset = 0000h]

USBRQPKTCOUNT3 is shown in [Figure 24-87](#) and described in [Table 24-91](#).

Return to the [Summary Table](#).

USB Request Packet Count in Block Transfer Endpoint 3

**Figure 24-87. USBRQPKTCOUNT3 Register**

15	14	13	12	11	10	9	8
RESERVED				COUNT			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
COUNT							
R/W-0h							

**Table 24-91. USBRQPKTCOUNT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	COUNT	R/W	0h	Block Transfer Packet Count sets the number of packets of the size defined by the MAXLOAD bit field that are to be transferred in a block transfer. Note: This is only used in Host mode when AUTORQ is set. The bit has no effect in Device mode or when AUTORQ is not set. Reset type: SYSRSn

### 24.6.2.86 USBRXDPKTBUFDIS Register (Offset = 340h) [Reset = 0000h]

USBRXDPKTBUFDIS is shown in [Figure 24-88](#) and described in [Table 24-92](#).

Return to the [Summary Table](#).

USB Receive Double Packet Buffer Disable

**Figure 24-88. USBRXDPKTBUFDIS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EP3	EP2	EP1	RESERVED
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 24-92. USBRXDPKTBUFDIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	EP3	R	0h	EP3 RX Double Packet Buffer Disable Reset type: SYSRSn 0h (R/W) = Disables double-packet buffering. 1h (R/W) = Enables double-packet buffering.
2	EP2	R	0h	EP2 RX Double Packet Buffer Disable Reset type: SYSRSn 0h (R/W) = Disables double-packet buffering. 1h (R/W) = Enables double-packet buffering.
1	EP1	R	0h	EP1 RX Double Packet Buffer Disable Reset type: SYSRSn 0h (R/W) = Disables double-packet buffering. 1h (R/W) = Enables double-packet buffering.
0	RESERVED	R	0h	Reserved

### 24.6.2.87 USBTXDPKTBUFDIS Register (Offset = 342h) [Reset = 0000h]

USBTXDPKTBUFDIS is shown in [Figure 24-89](#) and described in [Table 24-93](#).

Return to the [Summary Table](#).

USB Transmit Double Packet Buffer Disable

**Figure 24-89. USBTXDPKTBUFDIS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EP3	EP2	EP1	RESERVED
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 24-93. USBTXDPKTBUFDIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	EP3	R	0h	EP3 TX Double Packet Buffer Disable Reset type: SYSRSn 0h (R/W) = Disables double-packet buffering. 1h (R/W) = Enables double-packet buffering.
2	EP2	R	0h	EP2 TX Double Packet Buffer Disable Reset type: SYSRSn 0h (R/W) = Disables double-packet buffering. 1h (R/W) = Enables double-packet buffering.
1	EP1	R	0h	EP1 TX Double Packet Buffer Disable Reset type: SYSRSn 0h (R/W) = Disables double-packet buffering. 1h (R/W) = Enables double-packet buffering.
0	RESERVED	R	0h	Reserved

**24.6.2.88 USBEPC Register (Offset = 400h) [Reset = 0000000h]**

 USBEPC is shown in [Figure 24-90](#) and described in [Table 24-94](#).

 Return to the [Summary Table](#).

USB External Power Control

**Figure 24-90. USBEPC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						PFLTACT	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
RESERVED	PFLTAEN	PFLTSEN	PFLTEN	RESERVED	EPENDE	EPEN	
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	

**Table 24-94. USBEPC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9-8	PFLTACT	R/W	0h	Power Fault Action. This bit field specifies how the USB0EPEN signal is changed when detecting a USB power fault Reset type: SYSRSn 0h (R/W) = Unchanged. USB0EPEN is controlled by the combination of the EPEN and EPENDE bits. 1h (R/W) = Tristate. USB0EPEN is undriven (tristate). 2h (R/W) = Low. USB0EPEN is driven Low. 3h (R/W) = High. USB0EPEN is driven High.
7	RESERVED	R	0h	Reserved
6	PFLTAEN	R/W	0h	Power Fault Action Enable. This bit specifies whether a USB power fault triggers any automatic corrective action regarding the driven state of the USB0EPEN signal. Reset type: SYSRSn 0h (R/W) = Disabled. USB0EPEN is controlled by the combination of the EPEN and EPENDE bits. 1h (R/W) = Enabled. The USB0EPEN output is automatically changed to the state specified by the PFLTACT field.
5	PFLTSEN	R/W	0h	Power Fault Sense. This bit specifies the logical sense of the USB0PFLT input signal that indicates an error condition. The complementary state is the inactive state. Reset type: SYSRSn 0h (R/W) = Low Fault. If USB0PFLT is driven Low, the power fault is signaled internally (if enabled by the PFLTEN bit). 1h (R/W) = High Fault. If USB0PFLT is driven High, the power fault is signaled internally (if enabled by the PFLTEN bit).

**Table 24-94. USBEPC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	PFLTEN	R/W	0h	Power Fault Input Enable. This bit specifies whether the USB0PFLT input signal is used in internal logic. Reset type: SYSRSn 0h (R/W) = Not Used. The USB0PFLT signal is ignored. 1h (R/W) = Used. The USB0PFLT signal is used internally
3	RESERVED	R	0h	Reserved
2	EPENDE	R/W	0h	EPEN Drive Enable. This bit specifies whether the USB0EPEN signal is driven or undriven (tristate). When driven, the signal value is specified by the EPEN field. When not driven, the EPEN field is ignored and the USB0EPEN signal is placed in a high-impedance state. The USB0EPEN signal is undriven at reset because the sense of the external power supply enable is unknown. By adding the high-impedance state, system designers can bias the power supply enable to the disabled state using a large resistor (100 kOhm) and later configure and drive the output signal to enable the power supply. Reset type: SYSRSn 0h (R/W) = Not Driven. The USB0EPEN signal is high impedance. 1h (R/W) = Driven. The USB0EPEN signal is driven to the logical value specified by the value of the EPEN field.
1-0	EPEN	R/W	0h	External Power Supply Enable Configuration. This bit field specifies and controls the logical value driven on the USB0EPEN signal. Reset type: SYSRSn 0h (R/W) = Power Enable Active Low. The USB0EPEN signal is driven Low if the EPENDE bit is set. 1h (R/W) = Power Enable Active High. The USB0EPEN signal is driven High if the EPENDE bit is set. 2h (R/W) = Power Enable High if VBUS Low. The USB0EPEN signal is driven High when the A device is not recognized. 3h (R/W) = Power Enable High if VBUS High. The USB0EPEN signal is driven High when the A device is recognized.

### 24.6.2.89 USBEPCRIS Register (Offset = 404h) [Reset = 0000000h]

USBEPCRIS is shown in [Figure 24-91](#) and described in [Table 24-95](#).

Return to the [Summary Table](#).

USB External Power Control Raw Interrupt Status

**Figure 24-91. USBEPCRIS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															PF
R-0h															R-0h

**Table 24-95. USBEPCRIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	PF	R	0h	USB Power Fault Interrupt Status. This bit is cleared by writing a 1 to the PF bit in the USBEPCISC register Reset type: SYSRSn 0h (R/W) = A Power Fault status has been detected. 1h (R/W) = An interrupt has not occurred.

### 24.6.2.90 USBEPCIM Register (Offset = 408h) [Reset = 0000000h]

USBEPCIM is shown in [Figure 24-92](#) and described in [Table 24-96](#).

Return to the [Summary Table](#).

USB External Power Control Interrupt Mask

**Figure 24-92. USBEPCIM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															PF
R-0h															R-0h

**Table 24-96. USBEPCIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	PF	R	0h	USB Power Fault Interrupt Mask. Reset type: SYSRSn 0h (R/W) = The raw interrupt signal from a detected power fault is sent to the interrupt controller. 1h (R/W) = A detected power fault does not affect the interrupt status.



### 24.6.2.91 USBEPCISC Register (Offset = 40Ch) [Reset = 0000000h]

USBEPICISC is shown in [Figure 24-93](#) and described in [Table 24-97](#).

Return to the [Summary Table](#).

USB External Power Control Interrupt Status and Clear

**Figure 24-93. USBEPCISC Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															PF
R-0h															R-0h

**Table 24-97. USBEPCISC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	PF	R	0h	Power Fault Interrupt Status and Clear This bit is cleared by writing a 1. Clearing this bit also clears the PF bit in the USBEPCISC register. Reset type: SYSRSn 0h (R/W) = The PF bits in the USBEPCRIS and USBEPCIM registers are set, providing an interrupt to the interrupt controller 1h (R/W) = No interrupt has occurred or the interrupt is masked.

### 24.6.2.92 USBDRRIS Register (Offset = 410h) [Reset = 0000000h]

USBDRRIS is shown in [Figure 24-94](#) and described in [Table 24-98](#).

Return to the [Summary Table](#).

USB Device RESUME Raw Interrupt Status

**Figure 24-94. USBDRRIS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							RESUME
R-0h							R-0h

**Table 24-98. USBDRRIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	RESUME	R	0h	RESUME Interrupt Status This bit is cleared by writing a 1 to the RESUME bit in the USBDRISC register. Reset type: SYSRSn 0h (R/W) = A RESUME status has been detected. 1h (R/W) = An interrupt has not occurred.

### 24.6.2.93 USBDRIM Register (Offset = 414h) [Reset = 0000000h]

USBDRIM is shown in [Figure 24-95](#) and described in [Table 24-99](#).

Return to the [Summary Table](#).

USB Device RESUME Interrupt Mask

**Figure 24-95. USBDRIM Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							RESUME
R-0h							R-0h

**Table 24-99. USBDRIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	RESUME	R	0h	Resume Interrupt Mask Reset type: SYSRSn 0h (R/W) = The raw interrupt signal from a detected RESUME is sent to the interrupt controller. This bit should only be set when a SUSPEND has been detected (the SUSPEND bit in the USBIS register is set). 1h (R/W) = A detected RESUME does not affect the interrupt status.

### 24.6.2.94 USBDRISC Register (Offset = 418h) [Reset = 0000000h]

USBDRISC is shown in [Figure 24-96](#) and described in [Table 24-100](#).

Return to the [Summary Table](#).

USB Device RESUME Interrupt Status and Clear

**Figure 24-96. USBDRISC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							RESUME
R-0h							W1C-0h

**Table 24-100. USBDRISC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	RESUME	W1C	0h	RESUME Interrupt Status and Clear. This bit is cleared by writing a 1. Clearing this bit also clears the RESUME bit in the USBDRCRIS register Reset type: SYSRSn 0h (R/W) = The RESUME bits in the USBDRRIS and USBDRCIM registers are set, providing an interrupt to the interrupt controller. 1h (R/W) = No interrupt has occurred or the interrupt is masked.

### 24.6.2.95 USBGPCS Register (Offset = 41Ch) [Reset = 0000000h]

USBGPCS is shown in [Figure 24-97](#) and described in [Table 24-101](#).

Return to the [Summary Table](#).

USB General-Purpose Control and Status

**Figure 24-97. USBGPCS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						DEVMODOTG	DEVMOD
R-0h						R/W-0h	R/W-0h

**Table 24-101. USBGPCS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-2	RESERVED	R	0h	Reserved
1	DEVMODOTG	R/W	0h	Enable Device Mode. This bit enables the DEVMOD bit to control the state of the internal ID signal in G OTG mode. Reset type: SYSRSn 0h (R/W) = The RESUME bits in the USBDRRIS and USBDCIM registers are set, providing an interrupt to the interrupt controller. 1h (R/W) = No interrupt has occurred or the interrupt is masked.
0	DEVMOD	R/W	0h	Device Mode This bit specifies the state of the internal ID signal in Host mode and in OTG mode when the DEVMODOTG bit is set. In Device mode this bit is ignored (assumed set). Reset type: SYSRSn 0h (R/W) = The RESUME bits in the USBDRRIS and USBDCIM registers are set, providing an interrupt to the interrupt controller. 1h (R/W) = No interrupt has occurred or the interrupt is masked.

### 24.6.2.96 USBVDC Register (Offset = 430h) [Reset = 0000000h]

USBVDC is shown in [Figure 24-98](#) and described in [Table 24-102](#).

Return to the [Summary Table](#).

USB VBUS Droop Control

**Figure 24-98. USBVDC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							VBDEN
R-0h							R/W-0h

**Table 24-102. USBVDC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	VBDEN	R/W	0h	Vbus Droop Enable Reset type: SYSRSn

### 24.6.2.97 USBVDCRIS Register (Offset = 434h) [Reset = 0000000h]

USBVDCRIS is shown in [Figure 24-99](#) and described in [Table 24-103](#).

Return to the [Summary Table](#).

USB VBUS Droop Control Raw Interrupt Status

**Figure 24-99. USBVDCRIS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															VD
R-0h															R-0h

**Table 24-103. USBVDCRIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	VD	R	0h	Vbus Droop Raw Interrupt Status Reset type: SYSRSn

### 24.6.2.98 USBVDCIM Register (Offset = 438h) [Reset = 0000000h]

USBVDCIM is shown in [Figure 24-100](#) and described in [Table 24-104](#).

Return to the [Summary Table](#).

USB VBUS Droop Control Interrupt Mask

**Figure 24-100. USBVDCIM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															VD
R-0h															R-0h

**Table 24-104. USBVDCIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	VD	R	0h	Vbus Droop Interrupt Mask Reset type: SYSRSn



### 24.6.2.99 USBVDCISC Register (Offset = 43Ch) [Reset = 0000000h]

USBVDCISC is shown in [Figure 24-101](#) and described in [Table 24-105](#).

Return to the [Summary Table](#).

USB VBUS Droop Control Interrupt Status and Clear

**Figure 24-101. USBVDCISC Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															VD
R-0h															W1C-0 h

**Table 24-105. USBVDCISC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	VD	W1C	0h	Vbus Droop Interrupt Status and Clear Reset type: SYSRSn

### 24.6.2.100 USBIDVRIS Register (Offset = 444h) [Reset = 0000000h]

USBIDVRIS is shown in [Figure 24-102](#) and described in [Table 24-106](#).

Return to the [Summary Table](#).

USB ID Valid Detect Raw Interrupt Status

**Figure 24-102. USBIDVRIS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ID
R-0h															W1C-0 h

**Table 24-106. USBIDVRIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	ID	W1C	0h	ID Valid Detect Raw Interrupt Status Reset type: SYSRSn

**24.6.2.101 USBIDVIM Register (Offset = 448h) [Reset = 0000000h]**

 USBIDVIM is shown in [Figure 24-103](#) and described in [Table 24-107](#).

 Return to the [Summary Table](#).

USB ID Valid Detect Interrupt Mask

**Figure 24-103. USBIDVIM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ID
R-0h															W1C-0 h

**Table 24-107. USBIDVIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	ID	W1C	0h	ID Valid Detect Interrupt mask Reset type: SYSRSn

### 24.6.2.102 USBIDVISC Register (Offset = 44Ch) [Reset = 0000000h]

USBIDVISC is shown in [Figure 24-104](#) and described in [Table 24-108](#).

Return to the [Summary Table](#).

USB ID Valid Detect Interrupt Status and Clear

**Figure 24-104. USBIDVISC Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ID
R-0h															W1C-0h

**Table 24-108. USBIDVISC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	ID	W1C	0h	ID Valid Detect Interrupt Status and Clear Reset type: SYSRSn

### 24.6.2.103 USBDMASEL Register (Offset = 450h) [Reset = 0000000h]

USBDMASEL is shown in [Figure 24-105](#) and described in [Table 24-109](#).

Return to the [Summary Table](#).

USB DMA Select

**Figure 24-105. USBDMASEL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED								DMACTX				DMACRX			
R-0h								R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DMABTX				DMABRX				DMAATX				DMAARX			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 24-109. USBDMASEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-20	DMACTX	R/W	0h	DMA C TX Select specifies the TX mapping of the third USB endpoint on DMA channel 5 Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Endpoint 1 TX 2h (R/W) = Endpoint 2 TX 3h (R/W) = Endpoint 3 TX
19-16	DMACRX	R/W	0h	DMA C RX Select specifies the RX and TX mapping of the third USB endpoint on DMA channel 4 Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Endpoint 1 RX 2h (R/W) = Endpoint 2 RX 3h (R/W) = Endpoint 3 RX
15-12	DMABTX	R/W	0h	DMA B TX Select specifies the TX mapping of the second USB endpoint on DMA channel 3 Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Endpoint 1 TX 2h (R/W) = Endpoint 2 TX 3h (R/W) = Endpoint 3 TX
11-8	DMABRX	R/W	0h	DMA B RX Select Specifies the RX mapping of the second USB endpoint on DMA channel 2 Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Endpoint 1 RX 2h (R/W) = Endpoint 2 RX 3h (R/W) = Endpoint 3 RX
7-4	DMAATX	R/W	0h	DMA A TX Select specifies the TX mapping of the first USB endpoint on DMA channel 1 Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Endpoint 1 TX 2h (R/W) = Endpoint 2 TX 3h (R/W) = Endpoint 3 TX

**Table 24-109. USBDMASEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	DMAARX	R/W	0h	DMA A RX Select specifies the RX mapping of the first USB endpoint on DMA channel 0 Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Endpoint 1 RX 2h (R/W) = Endpoint 2 RX 3h (R/W) = Endpoint 3 RX

### 24.6.2.104 USB\_GLB\_INT\_EN Register (Offset = 480h) [Reset = 0000000h]

USB\_GLB\_INT\_EN is shown in [Figure 24-106](#) and described in [Table 24-110](#).

Return to the [Summary Table](#).

USB Global Interrupt Enable Register

Note: This Register is applicable only when USB is mapped to CPU1

**Figure 24-106. USB\_GLB\_INT\_EN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							INTEN
R-0h							R/W-0h

**Table 24-110. USB\_GLB\_INT\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	INTEN	R/W	0h	1: Interrupt enabled, USB interrupt is passed on. 0: Interrupt disabled, USB interrupt is blocked. Reset type: SYSRSn

### 24.6.2.105 USB\_GLB\_INT\_FLG Register (Offset = 484h) [Reset = 0000000h]

USB\_GLB\_INT\_FLG is shown in [Figure 24-107](#) and described in [Table 24-111](#).

Return to the [Summary Table](#).

USB Global Interrupt Flag Register

Note: This Register is applicable only when USB is mapped to CPU1

**Figure 24-107. USB\_GLB\_INT\_FLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							INTFLG
R-0h							R/W-0h

**Table 24-111. USB\_GLB\_INT\_FLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	INTFLG	R/W	0h	1: Once USB interrupt has been fired, no other interrupt will be fired unless this flag is cleared by writing to USB_GLB_INT_FLG_CLR register. 0: No interrupt has been fired. Reset type: SYSRSn



**24.6.2.106 USB\_GLB\_INT\_FLG\_CLR Register (Offset = 488h) [Reset = 00000000h]**

 USB\_GLB\_INT\_FLG\_CLR is shown in [Figure 24-108](#) and described in [Table 24-112](#).

 Return to the [Summary Table](#).

USB Global Interrupt Flag Clear Register

Note: This Register is applicable only when USB is mapped to CPU1

**Figure 24-108. USB\_GLB\_INT\_FLG\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							INTFLG
R-0h							R-0/W1S-0h

**Table 24-112. USB\_GLB\_INT\_FLG\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	INTFLG	R-0/W1S	0h	Write of 1 to this field clears the corresponding bit in USB_GLB_INT_FLG register. Write of 0 has no effect. Reset type: SYSRSn

### 24.6.2.107 USBDMARIS Register (Offset = 500h) [Reset = 0000000h]

USBDMARIS is shown in [Figure 24-109](#) and described in [Table 24-113](#).

Return to the [Summary Table](#).

USB uDMA Raw Interrupt Status register.

Note: This Register is applicable only when USB is mapped to CM

**Figure 24-109. USBDMARIS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		USB_DMxAC_T X_DONE	USB_DMxAC_R X_DONE	USB_DMAB_T X_DONE	USB_DMAB_R X_DONE	USB_DMAA_T X_DONE	USB_DMAA_R x_DONE
R-0h		R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 24-113. USBDMARIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5	USB_DMxAC_TX_DONE	R	0h	1: USB uDMA transfer complete indication of USB_DMxAC_TX trigger 0: No USB uDMA transfer complete indication of USB_DMxAC_TXtrigger Reset type: PER.RESET
4	USB_DMxAC_RX_DONE	R	0h	1: USB uDMA transfer complete indication of USB_DMxAC_RX trigger 0: No USB uDMA transfer complete indication of USB_DMxAC_RXtrigger Reset type: PER.RESET
3	USB_DMAB_TX_DONE	R	0h	1: USB uDMA transfer complete indication of USB_DMAB_TX trigger 0: No USB uDMA transfer complete indication of USB_DMAB_TXtrigger Reset type: PER.RESET
2	USB_DMAB_RX_DONE	R	0h	1: USB uDMA transfer complete indication of USB_DMAB_RX trigger 0: No USB uDMA transfer complete indication of USB_DMAB_RXtrigger Reset type: PER.RESET
1	USB_DMAA_TX_DONE	R	0h	1: USB uDMA transfer complete indication of USB_DMAA_TX trigger 0: No USB uDMA transfer complete indication of USB_DMAA_TXtrigger Reset type: PER.RESET
0	USB_DMAA_Rx_DONE	R	0h	1: USB uDMA transfer complete indication of USB_DMAA_Rx trigger 0: No USB uDMA transfer complete indication of USB_DMAA_Rxtrigger Reset type: PER.RESET

### 24.6.2.108 USBDMAIM Register (Offset = 504h) [Reset = 000003Fh]

USBDMAIM is shown in [Figure 24-110](#) and described in [Table 24-114](#).

Return to the [Summary Table](#).

USB uDMA Interrupt Mask Register

Note: This Register is applicable only when USB is mapped to CM

**Figure 24-110. USBDMAIM Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		USB_DMAB_T X_DONE	USB_DMAB_R X_DONE	USB_DMAA_T X_DONE	USB_DMAA_R X_DONE	USB_DMAA_T X_DONE	USB_DMAA_R X_DONE
R-0h		R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 24-114. USBDMAIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5	USB_DMAB_TX_DONE	R/W	1h	0: USB_DMAB_TX_DONE does not trigger a USB interrupt. 1: USB_DMAB_TX_DONE triggers a USB interrupt. Note: The reset value of this bit is 1 to keep compatibility with Concerto USB software model. Reset type: PER.RESET
4	USB_DMAB_RX_DONE	R/W	1h	0: USB_DMAB_RX_DONE does not trigger a USB interrupt. 1: USB_DMAB_RX_DONE triggers a USB interrupt. Note: The reset value of this bit is 1 to keep compatibility with Concerto USB software model. Reset type: PER.RESET
3	USB_DMAA_TX_DONE	R/W	1h	0: USB_DMAA_TX_DONE does not trigger a USB interrupt. 1: USB_DMAA_TX_DONE triggers a USB interrupt. Note: The reset value of this bit is 1 to keep compatibility with Concerto USB software model. Reset type: PER.RESET
2	USB_DMAA_RX_DONE	R/W	1h	0: USB_DMAA_RX_DONE does not trigger a USB interrupt. 1: USB_DMAA_RX_DONE triggers a USB interrupt. Note: The reset value of this bit is 1 to keep compatibility with Concerto USB software model. Reset type: PER.RESET
1	USB_DMAA_TX_DONE	R/W	1h	0: USB_DMAA_TX_DONE does not trigger a USB interrupt. 1: USB_DMAA_TX_DONE triggers a USB interrupt. Note: The reset value of this bit is 1 to keep compatibility with Concerto USB software model. Reset type: PER.RESET

**Table 24-114. USBDMAIM Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	USB_DMAA_Rx_DONE	R/W	1h	0: USB_DMAA_Rx_DONE does not trigger a USB interrupt. 1: USB_DMAA_Rx_DONE triggers a USB interrupt. Note: The reset value of this bit is 1 to keep compatibility with Concerto USB software model. Reset type: PER.RESET

### 24.6.2.109 USBDMAISC Register (Offset = 508h) [Reset = 0000003Fh]

USBDMAISC is shown in [Figure 24-111](#) and described in [Table 24-115](#).

Return to the [Summary Table](#).

USB uDMA Interrupt Status and Clear Register

Note: This Register is applicable only when USB is mapped to CM

**Figure 24-111. USBDMAISC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		USB_DMAB_T X_DONE	USB_DMAB_R X_DONE	USB_DMAA_T X_DONE	USB_DMAA_R x_DONE		
R-0h		R/W1S-1h	R/W1S-1h	R/W1S-1h	R/W1S-1h	R/W1S-1h	R/W1S-1h

**Table 24-115. USBDMAISC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5	USB_DMAB_TX_DONE	R/W1S	1h	0: USB_DMAB_TX_DONE has not triggered a USB interrupt. 1: USB_DMAB_TX_DONE triggered a USB interrupt. Note: This bit is cleared by writing a 1. Clearing this bit also clears the DMADONE bit in the USBDMARIS register. Reset type: PER.RESET
4	USB_DMAB_RX_DONE	R/W1S	1h	0: USB_DMAB_RX_DONE has not triggered a USB interrupt. 1: USB_DMAB_RX_DONE triggered a USB interrupt. Note: This bit is cleared by writing a 1. Clearing this bit also clears the DMADONE bit in the USBDMARIS register. Reset type: PER.RESET
3	USB_DMAA_TX_DONE	R/W1S	1h	0: USB_DMAA_TX_DONE has not triggered a USB interrupt. 1: USB_DMAA_TX_DONE triggered a USB interrupt. Note: This bit is cleared by writing a 1. Clearing this bit also clears the DMADONE bit in the USBDMARIS register. Reset type: PER.RESET
2	USB_DMAA_RX_DONE	R/W1S	1h	0: USB_DMAA_RX_DONE has not triggered a USB interrupt. 1: USB_DMAA_RX_DONE triggered a USB interrupt. Note: This bit is cleared by writing a 1. Clearing this bit also clears the DMADONE bit in the USBDMARIS register. Reset type: PER.RESET
1	USB_DMAB_TX_DONE	R/W1S	1h	0: USB_DMAB_TX_DONE has not triggered a USB interrupt. 1: USB_DMAB_TX_DONE triggered a USB interrupt. Note: This bit is cleared by writing a 1. Clearing this bit also clears the DMADONE bit in the USBDMARIS register. Reset type: PER.RESET

**Table 24-115. USBDMAISC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	USB_DMAA_Rx_DONE	R/W1S	1h	0: USB_DMAA_Rx_DONE has not triggered a USB interrupt. 1: USB_DMAA_Rx_DONE triggered a USB interrupt. Note: This bit is cleared by writing a 1. Clearing this bit also clears the DMADONE bit in the USBDMARIS register. Reset type: PER.RESET

Chapter 25  
**Fast Serial Interface (FSI)**

---



This chapter contains a general description of the Fast Serial Interface (FSI) module. The FSI is a serial peripheral capable of reliable high-speed communication across isolation barriers.

<b>25.1 Introduction</b> .....	<b>3048</b>
<b>25.2 System-level Integration</b> .....	<b>3049</b>
<b>25.3 FSI Functional Description</b> .....	<b>3056</b>
<b>25.4 FSI Programming Guide</b> .....	<b>3084</b>
<b>25.5 Software</b> .....	<b>3087</b>
<b>25.6 FSI Registers</b> .....	<b>3097</b>

## 25.1 Introduction

The Fast Serial Interface (FSI) module is a serial communication peripheral capable of reliable high-speed communication across isolation devices. Galvanic isolation devices are used in situations where two different electronic circuits, which do not have common power and ground connections, must exchange information. Though isolation devices facilitate these signal communications, isolation devices can also introduce a large delay on the signal lines and add skew between the signals. The FSI is designed specifically to make sure reliable high-speed communication for system scenarios that involve communication across isolation barriers without adding components.

The FSI consists of independent transmitter (FSITX) and receiver (FSIRX) cores. The FSITX and FSIRX cores are configured and operated independently.

For additional information on the FSI module, refer to [Fast Serial Interface \(FSI\) Skew Compensation](#).

### 25.1.1 FSI Related Collateral

#### Foundational Materials

- [C2000 Academy - FSI](#)

#### Getting Started Materials

- [Fast Serial Interface \(FSI\) Skew Compensation Application Report](#)
- [Fast serial interface \(FSI\) adapter board evaluation module](#)
- [Using the Fast Serial Interface \(FSI\) With Multiple Devices in an Application Application Report](#)

#### Expert Materials

- [Design Guide: TIDM-02006 Distributed Multi-axis Servo Drive Over Fast Serial Interface \(FSI\) Reference Design](#)
- [The Essential Guide for Developing With C2000 Real-Time Microcontrollers Application Report](#)
  - Refer to the See sections 'Distributed Real-Time Control Across an Isolation Boundary' and 'Solving Event Synchronization Across Multiple Controllers in Decentralized Control Systems'. section

### 25.1.2 FSI Features

The FSI module includes the following features:

- Independent transmitter and receiver cores
- Source-synchronous transmission
- Double Data Rate (DDR)
- One or two data lines
- Programmable data length
- Skew adjustment block to compensate for board and system delay mismatches
- Frame error detection
- Programmable frame tagging for message filtering
- Hardware ping to detect line breaks during communication (ping watchdog)
- Two interrupts per FSI core
- Externally-triggered frame generation
- Hardware- or software-calculated CRC
- Embedded ECC computation module
- Register write protection
- FSI-SPI compatibility mode (limited features available)
- Tag match notifications




## 25.2 System-level Integration

This section describes the device-level integration of the FSI module. Some of the features can require additional configuration of modules that are not within the scope of this chapter, the details can be found elsewhere in this TRM.

### 25.2.1 CPU Interface

The following diagrams show the CPU interface of each FSI module.



A. The signals connected to the trigger muxes are described in [Section 25.2.6](#).

**Figure 25-1. FSI Transmitter (FSITX) CPU Interface**




Figure 25-2. FSI Receiver (FSIRX) CPU Interface with CLB

### 25.2.2 Signal Description

FSI is a point-to-point communication protocol. Hence, an FSI transmitter core communicates directly to a single FSI receiver core. Similarly, an FSI receiver core receives data from a single FSI transmitter core.

Each FSI core has three signals: one clock and two data signals. Data is always transmitted or received with the most-significant bit of each frame field being first. If multilane transmissions are not used, the TXD1 and RXD1 signals can be left unconnected and the GPIOs repurposed for other application needs. [Table 25-1](#) and [Table 25-2](#) describe the various signals that can be selected by the PADCONFIG register to be brought out to device pins.

#### CAUTION

The maximum RXCLK rate is SYSCLK/2 and must not exceed this limit.

**Table 25-1. FSI Receiver Core Signals**

Signal Name	Direction	Description	Inactive Level <sup>(1)</sup>
RXCLK	Input	This is the receive clock input signal for the FSI receive module. This must be connected to TXCLK of the transmitting FSI module.	Logic High
RXD0	Input	This is the primary data input line for reception. This must be connected to the TXD0 of the transmitting FSI module.	Logic High
RXD1	Input	This is an additional data input line for reception. This signal must be connected to the TXD1 of the transmitting FSI module to use multilane transmission.	Logic High

(1) Inactive level refers to the state of the pin while the module is not actively receiving data.

**Table 25-2. FSI Transmitter Core Signals**

Signal Name	Direction	Description	Inactive Level <sup>(1)</sup>
TXCLK	Output	This is the transmit clock and is driven by the FSI transmit module. During a transmission, four clock edges are transmitted before the start of frame phase (preamble) and four clock edges follow the last bit of the frame (postamble). Data is transmitted on both edges of the clock. In FSI-SPI compatibility mode, the preamble and the post frame clock edges are not transmitted. Data is transmitted only on one edge of the clock. Data transmits on rising edge and received on falling edge of the clock.	Logic High
TXD0	Output	This is the primary data output line for transmission and is driven by the FSI transmit module. When the FSI is configured for multilane transmission, TXD0 contains all the even numbered bits of the data and CRC bytes. Other frame fields such as frame type, start-of-frame, tag, and end-of-frame are transmitted in full.	Logic High
TXD1	Output	This is an additional data output line for transmission, if the FSI is configured for multilane transmission. This signal is driven by the FSI transmit module. During transmission, the data bits are split between TXD0 and TXD1. TXD1 contains all the odd numbered bits of the data and CRC bytes. This applies only to the data words and the CRC bytes. Other data frame related information like Frame Type, Start-of-Frame, Tag and End-of-frame, the state of this line are identical to TXD0.	Logic High

(1) Inactive level refers to the state of the pin while the module is not actively transmitting, or held in reset.

### 25.2.2.1 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 0x3. The internal pullups can be configured in the GPyPUD register. See the *General Purpose Input-Output (GPIO)* chapter for more details on the GPIO mux and settings.

### 25.2.3 FSI Interrupts

Each FSI module contains multiple interrupt sources that can be assigned to two different interrupt vectors: INT1 and INT2. Each interrupt source has an associated status flag, force, and clear bits in the EVT\_STS, EVT\_FRC, and the EVT\_CLR registers, respectively.

Each interrupt can be assigned to either interrupt vector, INT1 and INT2, to allow for two priority levels. Alternately, the interrupt source can be prevented from generating any interrupt, though the status flag can still be set and monitored by software. The transmitter events are assigned to either interrupt vector in the TX\_INT\_CTRL register. The receiver events are assigned an interrupt vector using RX\_INT1\_CTRL and RX\_INT2\_CTRL registers. If an interrupt is not required, make sure the bit is not set in the respective INT\_CTRL register.

#### 25.2.3.1 Transmitter Interrupts

The transmitter can generate the following interrupts:

- **Frame Done (FRAME\_DONE):** This event indicates that FSI has completed transmitting a frame.
- **Buffer Underrun (BUF\_UNDERRUN):** This event indicates that the transmit buffer has experienced underrun. Buffer underrun occurs when the transmitter tries to read data from a location which has not yet be written to by the CLA, CPU, or DMA.
- **Buffer Overrun (BUF\_OVERRUN):** The buffer overrun interrupt is generated when the buffer has experienced overrun. Buffer overrun can occur if a piece of data is overwritten before the data has been transmitted.
- **Ping Frame Triggered (PING\_TRIGGERED):** The ping frame triggered interrupt is generated when the ping frame has been triggered. This bit is set when the ping counter has timed out or an external ping trigger event has occurred.

### 25.2.3.2 Receiver Interrupts

The receiver core is capable of generating interrupts from many different events:

- **Ping Watchdog Timeout (PING\_WD\_TO):** This event indicates that the ping watchdog timer has timed out. The receiver has not received a valid frame within the time period specified in the RX\_PING\_WD\_REF register.
- **Frame Watchdog Timeout (FRAME\_WD\_TO):** This event indicates that the frame watchdog timer has timed out. The conditions of this timeout are set using the RX\_FRAME\_WD\_CTRL register. As soon as the start of frame phase is detected, the frame watchdog counter starts counting from 0. The end of frame phase must complete by the time the watchdog counter reaches the reference value. If this does not happen, the watchdog times out and this event is generated. If this event occurs, the receiver must undergo a soft reset and subsequent resynchronization to resume proper operation.
- **CRC Error (CRC\_ERR):** This error indicates that a CRC error has occurred. A CRC error is generated when the received CRC and the computed CRC do not match.
- **Frame Type Error (TYPE\_ERR):** This error indicates that an invalid frame type has been received. If this error occurs, the receiver must undergo a soft reset and subsequent resynchronization to resume proper operation.
- **End-of-Frame Error (EOF\_ERR):** This error indicates that an invalid end-of-frame bit pattern has been received. If this error occurs, the receiver must undergo a soft reset and subsequent resynchronization to resume proper operation.
- **Receive Buffer Overrun (BUF\_OVERRUN):** This event indicates that an overrun condition has occurred in the receive buffer.
- **Receive Buffer Underrun (BUF\_UNDERRUN):** This event indicates that an underrun condition has occurred in the receive buffer. This condition occurs when software reads an empty buffer.
- **Frame Done (FRAME\_DONE):** This event indicates that a valid frame has been received without error.
- **Error Frame Received (ERR\_FRAME):** This event indicates that an error frame has been received.
- **Ping Frame Received (PING\_FRAME):** This event indicates that a ping frame has been received.
- **Frame Overrun (FRAME\_OVERRUN):** This event indicates that a new frame has been received while the FRAME\_DONE flag was still set.
- **Data Frame Received (DATA\_FRAME):** This event indicates that a data frame has been received.

### 25.2.3.3 Configuring Interrupts

To configure interrupts on the FSI, the application must select the interrupt vector for each desired event using the TX\_INT\_CTRL register for the transmitter, and RX\_INT1\_CTRL and RX\_INT2\_CTRL registers for the receiver. There is no module-level interrupt enable bit to configure.

---

#### Note

If an event is registered for both interrupt vectors, both interrupts fire. There are no hardware checks for overlapping interrupt vector assignments.

---

#### 25.2.3.4 Handling Interrupts

Inside the interrupt service routine (ISR), the user must clear the event flag using the EVT\_CLR register and then acknowledge the CPU interrupt.

If the one event occurs multiple times before the corresponding bit is cleared by software, no new interrupt is generated.

If multiple events occur simultaneously, or very close in time, it is possible to handle multiple conditions within a single interrupt. Each flag is independently set by hardware and must be cleared by application software. If multiple different events occur, the ISR can handle each in whatever order is deemed necessary by the application. It is not advisable to clear the full interrupt status register in every ISR. This can cause the application to miss events that can be detrimental to the application. A sample sequence for handling interrupts on the receiver follows; the transmitter routine is similar.

- On receiving an interrupt, copy the current state of the receive event and error status flag register (RX\_EVT\_STS) into a local snapshot variable.
- Read all of the bits from the snapshot to determine the events that require action.
- Perform the necessary actions for each of the events seen in the snapshot.
- Write to the receive event and error clear register (RX\_EVT\_CLR) with the snapshot to clear only those interrupts that were set at the beginning of the ISR.
- Repeat this sequence for every generated ISR.

There is a chance that another event occurred during the just-handled ISR since only the snapshot of events was handled and then cleared; an event flag can still be set at the end of the ISR. As soon as the ISR completes, a new interrupt is generated and this flag is still set and can be handled accordingly.

Software accesses tied to multiple events and handled within the same ISR can cause race conditions that cause the software to not function as desired. For example, it is recommended to use different interrupt lines if the user wants to enable events for both ping and data frames. If both events are handled within the same interrupt line, the software can only respond to one of the events if both events occur close in time.

#### 25.2.4 CLA Task Triggering

In addition to generating interrupt vectors to the PIE, both interrupts lines for each module TX\_INT1, TX\_INT2, RX\_INT1, and RX\_INT2 can be assigned to trigger CLA tasks. Refer to the Configuration options table for the list of all sources capable of CLA task triggering. The configuration and use of CLA tasks are described in the CLA Tasks and Interrupt Vectors section in the *Control Law Accelerator (CLA)* chapter. The CLA has access to the entire FSI register map. This allows the CLA to manage the FSI independently from the CPU, freeing it up for other tasks.

#### 25.2.5 DMA Interface

Both the transmitter and receiver are capable of using the DMA for automatic data transfers. The DMA trigger is independent from the interrupt signals. DMA events are only triggered on the completion of a data frame.

The transmitter DMA trigger is enabled by setting TX\_DMA\_CTRL.DMA\_EVT\_EN to 1. The transmitter must also set TX\_OPER\_CTRL\_LO.START\_MODE to 0x2 to allow either a write to the TX\_FRAME\_CTRL.START bit or to the TX\_FRAME\_TAG\_UDATA register to start the transmission.

The receiver DMA trigger is enabled by setting RX\_DMA\_CTRL.DMA\_EVT\_EN to 1.

Refer to [Section 25.3.2](#) and [Section 25.3.3](#) for more DMA information specific to each FSI Module.

### 25.2.6 External Frame Trigger Mux

The FSI has two muxes connected to the transmitter module. These muxes are used to select triggers to start ping frames, and generic frames. These muxes are independently configured for each type of frame. The application can select one trigger source per frame type. Use of these triggers are optional.

The external ping frame trigger is configured by setting TX\_PING\_CTRL.EXT\_TRIG\_SEL to the index of the desired trigger. TX\_PING\_CTRL.EXT\_TRIG\_EN must also be set to allow the trigger to generate a ping frame.

The generic frame trigger is configured by setting TX\_OPER\_CTRL\_HI.EXT\_TRIG\_SEL to the index of the desired trigger. TX\_OPER\_CTRL\_LO.START\_MODE must be set to 0x1 for a frame to be transmitted by an external trigger.

---

#### Note

Triggers generated by the CLB and EPWM XBAR are asynchronous and must be at least 3 SYSCLKs wide.

---

**Table 25-3. External Trigger Sources and Their Index**

EXT_TRIG_SEL	External Trigger Source
0	EPWMXBAR1
1	EPWMXBAR2
2	EPWMXBAR3
3	EPWMXBAR4
4	EPWMXBAR5
5	EPWMXBAR6
6	EPWMXBAR7
7	EPWMXBAR8
8	EPWM1_SOCA
9	EPWM1_SOCA
10	EPWM2_SOCA
11	EPWM2_SOCA
12	EPWM3_SOCA
13	EPWM3_SOCA
14	EPWM4_SOCA
15	EPWM4_SOCA
16	EPWM5_SOCA
17	EPWM5_SOCA
18	EPWM6_SOCA
19	EPWM6_SOCA
20	EPWM7_SOCA
21	EPWM7_SOCA
22	EPWM8_SOCA
23	EPWM8_SOCA
24	EPWM9_SOCA
25	EPWM9_SOCA
26	EPWM10_SOCA
27	EPWM10_SOCA
28	EPWM11_SOCA
29	EPWM11_SOCA
30	EPWM12_SOCA
31	EPWM12_SOCA

**Table 25-3. External Trigger Sources and Their Index (continued)**

EXT_TRIG_SEL	External Trigger Source
32-39	Reserved
40	CLB1_OUT30
41	CLB1_OUT31
42	CLB2_OUT30
43	CLB2_OUT31
44-51	Reserved
52	ADCSOCA
53	ADCSOCB
54	CPU1_TINT0
55	CPU1_TINT1
56	CPU1_TINT2
57-59	Reserved
60	CLATASKRUN1
61	CLATASKRUN2
62	CLATASKRUN3
63	CLATASKRUN4
64	CLATASKRUN5
65	CLATASKRUN6
66	CLATASKRUN7
67	CLATASKRUN8
68-75	Reserved
76	DMA_CH1INT
77	DMA_CH2INT
78	DMA_CH3INT
79	DMA_CH4INT
80	DMA_CH5INT
81	DMA_CH6INT
82-87	Reserved
88	FSIRXA_TRIG0
89	FSIRXA_TRIG1
90	FSIRXA_TRIG2
91	FSIRXA_TRIG3

## 25.3 FSI Functional Description

### 25.3.1 Introduction to Operation

The Fast Serial Interface Transmitter and Receiver modules (FSI\_TX/FSI\_RX) are two completely independent modules on the device. Each module has an independent set of control registers, clocking, and interrupts. The following sections describe the frame format and the various initialization and configuration procedures for both the transmitter and receiver.



### 25.3.2 FSI Transmitter Module

The FSI transmitter module handles the framing of data, CRC generation, and signal generation of TXCLK, TXD0, and TXD1, as well as interrupt generation. The operation of the transmitter core is controlled and configured through programmable control registers. The transmitter control registers allow the CPU (or the CLA) to program, control, and monitor the operation of the FSI receiver. The transmit data buffer is accessible by the CPU, CLA, and the DMA.

The transmitter has the following features:

- Automated ping frame generation
- Externally triggered ping frames
- Externally triggered data frames
- Software-configurable frame lengths
- 16-word data buffer
- Data buffer underrun and overrun detection
- Hardware-generated CRC on data bits
- Software ECC calculation on select data
- DMA support
- CLA task triggering

Figure 25-3 shows the high-level block diagram of the FSI transmitter. Figure 25-4 shows the block diagram of the transmitter core submodule.

The following sections describe the various aspects of the FSI transmitter in detail.





Figure 25-3. FSI Transmitter Block Diagram



**Figure 25-4. FSI Transmitter Core Block Diagram**

### 25.3.2.1 Initialization

On the first initialization or after a module reset due to an underrun condition, the transmitter module executes the following initialization sequence to start or resume transmit operations.

1. Initialize the transmitter clock by setting TX\_CLK\_CTRL.CLK\_RST to 1 and subsequently clearing the bit.
2. Set the clock to the transmitter core to PLLRAWCLK by setting TX\_OPER\_CTRL\_LO.SEL\_PLLCLK to 1.
3. Set the clock prescaler value to the desired rate by writing to TX\_CLK\_CTRL.PRESCALE\_VAL.
4. Enable the transmitter clock divider by setting TX\_CLK\_CTRL.CLK\_EN to 1.
5. Assert the transmitter module soft reset by writing 0xA501 to TX\_MAIN\_CTRL.
6. Wait four TXCLK cycles.
7. Release the transmitter core from reset by writing 0xA500 to TX\_MAIN\_CTRL.

After initialization and configuration, the transmitter module synchronizes with the receiver module before transmitting. The synchronization sequence is described in [Section 25.4.1](#).

#### **CAUTION**

Do not change TX\_CLK\_CTRL.PRESCALE\_VAL while the clock is enabled (TX\_CLK\_CTRL.CLK\_EN = 1). Doing so can cause undefined behavior.

### 25.3.2.2 FSI\_TX Clocking

The transmitter core registers and control logic run off of the device system clock (SYSCLK).

The FSI Transmit Clock (TXCLK) is derived from PLLRAWCLK. PLLRAWCLK is divided down by configuring the clock prescaler value (TX\_CLK\_CTRL.PRESCALE\_VAL) then setting the clock divider enable bit (TX\_CLK\_CTRL.CLK\_EN). The clock prescaler value can be set to divide PLLRAWCLK by 1 (TX\_CLK\_CTRL.PRESCALE\_VAL = 0x0 or 0x1) through 255 (TX\_CLK\_CTRL.PRESCALE\_VAL = 0xFF). Though TXCLK and SYSCLK are both derived from PLLRAWCLK, TXCLK is asynchronous with respect to SYSCLK.

#### CAUTION

TXCLK must never be configured to be faster than SYSCLK/2.

### 25.3.2.3 Transmitting Frames

On the transmitter, the ping frame is the only frame that can be set up and transmitted without any further software or DMA intervention. Ping frames can be transmitted by any (or all) of the three sources: automatic ping timer, software, or external triggers.

Each available frame type can be sent multiple ways. Generically, the following steps must be executed before the frame is sent. These steps can be executed in any order before the start condition is set.

1. Configure the frame type
2. Set the frame tag
3. If the frame to be sent is a data frame:
  - Set the user data
  - Write to the data buffer
  - Set the word length if the frame is a software defined frame length
4. Set the start condition

---

#### Note

Transmit Frame Start Restriction:

A new frame transmission can be initiated by one of the methods selected in the TX\_OPER\_CTRL\_LO.START\_MODE bits. If there is already a PING frame transmission taking place, due to a hardware initiated PING timer, the new frame transmission begins as soon as the on-going PING transmission is completed.

Once a START of frame has been initiated, the next START of frame is recognized when the first frame has started transmitting the End-of-Frame (EOF) field. If a new START trigger arrives before the current transmission has reached the EOF field, the trigger is lost without a notification.

---

#### Note

There is no hardware check implemented to check whether the type field written by software is valid or not. If an invalid type is used and a frame transmission is initiated, the behavior is:

- The transmitted frame structure is exactly like an NWORD data frame. The size of the data frame is determined by the value in the TX\_FRAME\_CTRL.N\_WORDS register.
- The frame type field of the transmitted data frame is transmitted as programmed. If this is received by an FSI receiver, a Type error is generated.

This mechanism can be used for force a Type error in a received frame for testing purposes.

---

The following sections describe the specific configuration for each frame type and start condition.

### 25.3.2.3.1 Software Triggered Frames

The most basic way to transmit a data frame is through software. Each step must be handled by the application. To send a data frame using software, the following steps must be executed. Steps 1-6 can be executed in any order before setting TX\_FRAME\_CTRL.START. Some fields do not need to be reconfigured for every transmission. The frame tag, user data, and frame type are sticky and are retransmitted in the subsequent frame unless modified by software.

1. Write the data to be transmitted to the next location of the transmit data buffer.
2. Set TX\_FRAME\_CTRL.FRAME\_TYPE to the appropriate value for the type of frame to be transmitted.
3. Set TX\_FRAME\_CTRL.N\_WORDS to 1 less than the number of words to be transmitted if TX\_FRAME\_CTRL.FRAME\_TYPE is set to 0011, the frame type of the software-defined length data frame. That is, if 16 words are transmitted, N = 16, set TX\_FRAME\_CTRL.N\_WORDS to 15.
4. When the frame is assembled before transmitting, the FSITX hardware calculates the CRC to be transmitted. If TX\_OPER\_CTRL\_LO.SW\_CRC is 1, the application can calculate a custom CRC value and then set TX\_USER\_CRC to the result.
5. Set TX\_FRAME\_TAG\_UDATA.FRAME\_TAG to the desired tag.
6. Set TX\_FRAME\_TAG\_UDATA.USER\_DATA to the desired user data.
7. Set TX\_FRAME\_CTRL.START to 1 to initiate the transmission of the data frame.

Once the frame transmission has started, the TX\_FRAME\_CTRL.START is cleared by hardware. To monitor if the frame has completed, the software can poll TX\_EVT\_STS.FRAME\_DONE.

### 25.3.2.3.2 Externally Triggered Frames

The transmitter can transmit frames when triggered by an external source. See [Section 25.2.6](#) for more information on the available external triggers.

To transmit frames using an external trigger, the application must follow the same procedure as described in [Section 25.3.2.3.1](#). The only difference is that in Step 7, the start condition is automatically set when the external trigger condition is met rather than by software.

Note that by externally triggering frames, the frame information to be sent is pulled from the same registers described in the previous section. Because of this, it is possible to send any type of frame from an external trigger including ping, error, and data frames. Also, there is no hardware mechanism by which the FSI can determine if multiple triggers occur. The FSITX takes the data as is, and the application software makes sure that this data has been updated as necessary.

Using TX\_EVT\_STS fields either by polling or by interrupts, the application can populate or update the frame information to be sent in the next frame

### 25.3.2.3.3 Ping Frame Generation

Assuming the FSI transmitter has already been properly initialized, the following sequences can be used to configure and send ping frames.

#### 25.3.2.3.3.1 Automatic Ping Frames

To generate periodic ping frames, the following steps must be followed:

1. Initialize the ping counter by writing 1 to TX\_PING\_CTRL.CNT\_RST.
2. Set the desired ping tag to TX\_PING\_TAG.TAG.
3. Set the ping timer reference value to TX\_PING\_TO\_REF.TO\_REF.
4. Enable the ping timer by writing 1 to TX\_PING\_CTRL.TIMER\_EN.

The ping timer is a free-running counter that counts up from 0. The current value of the ping timer counter is found in TX\_PING\_TO\_CNT. When the current value of TX\_PING\_TO\_CNT matches the reference value TX\_PING\_TO\_REF.TO\_REF, the TX\_EVT\_STS.PING\_TRIGGERED is set. TX\_PING\_TO\_CNT resets to 0 and resumes counting until the next match has occurred or the ping timer is halted by software (TX\_PING\_CTRL.TIMER\_EN is set to 0).

### 25.3.2.3.3.2 Software Triggered Ping Frame

Software can also manually generate a ping frame. The process for sending a ping frame with software is very similar to sending the other types of frames. The following steps must be followed:

1. Set TX\_FRAME\_CTRL.FRAME\_TYPE to 0000'b to denote that the frame being sent is a Ping Frame.
2. Set TX\_FRAME\_TAG\_UDATA.FRAME\_TAG to the desired value.
3. Write 1 to TX\_FRAME\_CTRL.START. This starts the transmission.

Once the frame transmission has started, the TX\_FRAME\_CTRL.START is cleared by hardware. To monitor if the frame has completed, the software can poll TX\_EVT\_STS.FRAME\_DONE.

### 25.3.2.3.3.3 Externally Triggered Ping Frame

The last source for generating ping frames is an external trigger. One of up to 32 different triggers can be selected. See [Section 25.2.6](#) for the list of input sources.

#### **CAUTION**

Ping frames can be triggered by both an external trigger source and the internal ping timer. If TX\_PING\_CTRL.EXT\_TRIG\_EN is set to 1, the external trigger source takes precedence and the ping timer is ignored.

### 25.3.2.3.4 Transmitting Frames with DMA

The FSI transmitter can send data that is continuously applied with the DMA. A DMA trigger is generated every time a data frame transmission is completed. This is concurrent with the FRAME\_DONE signal that sets the TX\_EVT\_STS.FRAME\_DONE flag.

To transmit continuous data with the DMA, some configurations need to be made on the transmitter:

First, set TX\_DMA\_CTRL.DMA\_EVT\_EN to 1. This allows the DMA trigger to propagate to the DMA module. Next, TX\_OPER\_CTRL\_LO.START\_MODE must be set to 0x2. The transmitter is now able to start a transmission using a software write to TX\_FRAME\_CTRL.START or TX\_FRAME\_TAG\_UDATA..

The DMA must also be configured properly for the FSI to send the data. One way of using the DMA to continuously feed the transmit buffer is:

- Set up two DMA channels to be triggered by the same FSI transmitter and DMA trigger.
- Configure one channel to fill the transmit buffer.
- Configure the other channel to set the frame tag and user data fields
- Since the FSI transmit buffer is a 16-word circular buffer, make sure the DMA channel servicing the data buffer wraps the after 16 words are copied.

#### **Note**

Because the frame tag and user data must be written in to initiate the transmission of the frame, use two consecutive DMA channels. This makes sure that the DMA channels are always executed in sequence. The DMA channel servicing the data buffer must be the lower numbered channel and the tag/user data channel must be the next. For example, configure DMA channel 3 to service the data buffer, and configure DMA channel 4 to service the tag and user data.

### 25.3.2.4 Transmit Buffer Management

The FSI transmitter has a 16-word buffer that the FSI transmitter pulls data to transmit. This buffer is implemented as a circular buffer, not a FIFO, so some care must be taken to properly interpret buffer overrun and underrun, as well as the TX\_BUF\_PTR\_STS register. These flags and pointers work under the assumption that the software or DMA is using the buffer as a circular buffer. This mode of operation is the only way that the overrun, underrun, and pointer status are meaningful. If data is being sourced by the DMA and there is some other periodic trigger mechanism trying to initiate transfers, underrun becomes a critical error. If an underrun happens, a buffer went out of sync. This not only affects the current transfer, but can also affect all future transfers due to the ring buffer. Under such conditions, the underrun needs a soft reset to cleanly recover. Alternately, the software can manually stop the transmitting, reset the buffer pointers, clear the remaining error conditions, and then restart transmission. The software method involves a few steps, while the soft reset is a single action and makes sure of a full reset of the control registers.

Due to the flexibility of the transmit buffer, software can implement a simple ping-pong buffer or randomly load and send from any location of the buffer. If the buffer is used in this manner, error flags and status fields can be ignored without adversely affecting the transmitter capability. Additionally, the CURR\_WORD\_CNT is also invalid if used in this way. The application can set the buffer pointer manually by writing the 4-bit index to TX\_BUF\_PTR\_LOAD. This forces the transmitter to start picking the data from the indicated location in the buffer.

### 25.3.2.5 CRC Submodule

The FSI transmitter can supply the CRC to the frame being transmitted through the embedded hardware CRC submodule or by supplying a user-defined value. This is controlled by setting TX\_OPER\_CTRL\_LO.SW\_CRC appropriately.

If hardware CRC generation is selected (TX\_OPER\_CTRL\_LO.SW\_CRC = 0, the default), the CRC is computed by hardware on the data and user data fields using the CRC polynomial  $0x7 (x^8 + x^2 + x + 1)$ . The transmitter module automatically computes the CRC on the data fields without user intervention when the frame is transmitted. For more information on how the CRC is generated by the CRC submodule, refer to [Section 25.3.7](#).

If software CRC generation is selected (TX\_OPER\_CTRL\_LO.SW\_CRC = 1), the CRC must be computed by software and placed in the TX\_USER\_CRC register. The next frame to be transmitted uses the value placed in the TX\_USER\_CRC register in place of the CRC value generated by the hardware.

As the TX\_USER\_CRC register is software-programmable, the application can use this field as an extra data field for application-specific purposes. If TX\_USER\_CRC is used in this manner, the CRC detection on the receiver is not valid and must be ignored.

### 25.3.2.6 Conditions in Which the Transmitter Must Undergo a Soft Reset

Unlike the receiver, there are no detectable errors that require a soft reset. A buffer overrun or underrun interrupt can or cannot require a soft reset to resume proper operation. This determination is up to the application software. Refer to [Section 25.3.2.4](#) for more information on the transmit buffer.

### 25.3.2.7 Reset

The entire transmitter module and all transmitter registers are reset by SYSRSn. The transmitter core is reset by SYSRSn or by writing a 1 to TX\_MAIN\_CTRL.CORE\_RST.

A module reset causes the registers to be reset to the default state.

### 25.3.3 FSI Receiver Module

The receiver module interfaces to the FSI clock (RXCLK), and data lines (RXD0 and RXD1) after the data lines pass through an optional programmable delay line. The receiver core handles the data framing, CRC computation, and frame-related error checking. The receiver bit clock and state machine are run by the RXCLK input, which is asynchronous to the device system clock.

The receiver control registers allow the CPU (or the CLA) to program, control, and monitor the operation of the FSI receiver. The receive data buffer is accessible by the CPU, CLA, and the DMA.

The receiver core has the following features:

- 16-word data buffer
- Multiple supported frame types
- Ping frame watchdog
- Frame watchdog
- CRC calculation and comparison in hardware
- ECC detection
- Programmable delay line control on incoming signals
- DMA support
- CLA task triggering
- FSI-SPI compatibility mode

Figure 25-5 provides a high-level overview of the internal modules present in the FSI receiver. Figure 25-6 shows a view of the FSI receiver core submodule. Not all data paths and internal connections are shown.

The following sections describe the various aspects of the FSI receiver module.





Figure 25-5. FSI Receiver Block Diagram



**Figure 25-6. FSI Receiver Core Block Diagram**

### 25.3.3.1 Initialization

On the first initialization or after a module reset following any frame error, the receiver module asserts and releases the receiver core reset bit (RX\_MAIN\_CTRL.CORE\_RST) prior to any other initialization. Once the receiver module is initialized, the following steps are executed:

1. If required, assign interrupt sources to the necessary interrupt line.
2. If required, configure the ping watchdog to periodically check for an active link to the transmitter. See [Section 25.3.3.4](#) for configuration details.
3. If required, configure the frame watchdog to make sure that each frame is received within a predetermined window. See [Section 25.3.3.5](#) for configuration details.
4. Initialize the receive buffer pointer by writing to the RX\_BUF\_PTR\_LOAD register. Received data is placed into the buffer starting with the address loaded in this register.
5. Make sure all errors and flags have been cleared from the RX\_EVT\_STS register.

At this point the receiver is ready to receive any incoming frames. Software can now either poll on the RX\_EVT\_STS register for various conditions. For example, when the RX\_EVT\_STS.FRAME\_DONE and no other flags are set, the receiver has successfully received a frame without error.

Next, the application configures the various features such as the ping and frame watchdogs, DMA, external triggering, and so on. These features are described in subsequent sections. The receiver module is now ready to synchronize with the transmitter then begin reception. The synchronization sequence is described in [Section 25.4.1](#).



### 25.3.3.2 FSI\_RX Clocking

The receiver module registers and control logic are clocked by the device system clock (SYSCLK). The receiver state machine is clocked by the receiver input clock pin (RXCLK).

#### CAUTION

RXCLK must never be faster than SYSCLK.

### 25.3.3.3 Receiving Frames

Once the receiver has been properly configured and synchronized, incoming messages are handled as described below. Note that there is no equivalent to a chip-select signal to gate incoming data. Every valid clock edge latches data into the receiver.

The header information of the received frame is placed in the respective register fields.

- `RX_FRAME_INFO.FRAME_TYPE` contains the received frame type.
- `RX_FRAME_TAG_UDATA.FRAME_TAG` contains the received frame tag.
- `RX_FRAME_TAG_UDATA.USER_DATA` contains the received user data.

If any error conditions occur during reception such as a CRC mismatch, frame error, frame timeout, buffer overrun, or ping watchdog timeout, the corresponding flag is set in the `RX_EVT_STS` register.

#### Note

If at any point during operation a frame error occurs, the receiver module must be reset and re-synchronized with the transmitter before the next frame can be successfully received. The following errors are classified as frame errors:

- Type error
- CRC error
- End of frame error

#### 25.3.3.3.1 Receiving Frames with DMA

The FSI receiver can continuously receive data and move the data from the receiver buffer with the DMA. A DMA trigger is generated every time a data frame has been received. This is concurrent with the `FRAME_DONE` signal that sets the `RX_EVT_STS.FRAME_DONE` flag. To receive continuous data with the DMA, some configurations need to be made on the receiver.

First, set `RX_DMA_CTRL.DMA_EVT_EN` to 1. This allows the DMA trigger to propagate to the DMA module. The receiver is now able to trigger a DMA event upon the reception of a data frame.

The DMA must also be configured properly for the FSI to receive the data. One way for using the receiver to continuously feed the DMA is:

- Set up two DMA channels to be triggered by the FSI Receiver DMA Trigger.
- Configure one DMA channel to copy data from the receive buffer to a larger data buffer.
- Configure the next DMA channel to copy the received frame tag and user data to another data buffer.
- Since the FSI receive buffer is a 16-word circular buffer, make sure the DMA channel servicing the data buffer wraps after 16 words are copied.

Unlike the transmitter, there is no requirement to have the DMA channel that is handling the data buffer execute before the DMA channel handling the received tag and user data.

#### 25.3.3.4 Ping Frame Watchdog

The ping frame watchdog is a hardware-enabled automatic error detection of the connection status to the transmitter. This watchdog monitors the time elapsed between ping frames. If the transmitter has been set up to

periodically send out a ping frame, the receiver can be set up to monitor whether this frame has been received within a specified amount of time. If the time between ping frames has exceeded the programmed number of clock cycles, an event is triggered that can generate an interrupt or be monitored by software.

This watchdog has a dedicated counter that is reset and restarted upon the successful reception of a ping frame. The watchdog counter is incremented at the rate of SYSCLK. Optionally, the watchdog can be configured to be reset upon the successful reception of any frame. This option allows the receiver to monitor for any successful frame to indicate that the connection is still alive and the transmitter is still functioning as expected.

To configure the ping frame watchdog for operation:

1. Reset the ping watchdog counter by setting `RX_PING_WD_CTRL.PING_WD_RST` to 1 and then subsequently clearing the bit to 0.
2. Set `RX_OPER_CTRL.PING_WD_RST_MODE` to the desired watchdog reset event, set to 0 for ping frames only or set to 1 for any frame.
3. Set `RX_PING_WD_REF` to the maximum time between frames. Add 10 additional SYSCLK cycles to account for clock synchronization.
4. Enable the ping watchdog by setting `RX_PING_WD_CTRL.PING_EN` to 1.

The ping watchdog is now enabled and can now monitor for ping frames.

If the `RX_PING_WD_CNT` value reaches the value programmed in `RX_PING_WD_REF`, the `RX_EVT_STS.PING_WD_TO` flag is set. If configured, an interrupt can be generated on this event.

#### 25.3.3.5 Frame Watchdog

The frame watchdog is an additional feature the receiver can use to monitor for any error conditions. This dedicated watchdog monitors the duration for a single frame to be received. The watchdog starts incrementing at the time the receiver detects a proper start of frame condition. If the end of frame condition is not detected within the expected number of SYSCLK cycles, the frame watchdog is triggered that can generate an interrupt or be monitored by software.

This watchdog is automatically started and stopped at the start-of-frame and end-of-frame conditions, respectively. The frame watchdog is connected to SYSCLK.

To configure the frame watchdog for operation:

1. Reset the frame watchdog counter by setting `RX_FRAME_WD_CTRL.FRAME_WD_CNT_RST` to 1 and then subsequently clearing the bit to 0.
2. Set `RX_FRAME_WD_REF.FRAME_WD_REF` to the maximum number of SYSCLK cycles expected to be in the longest frame that can be received. Add an additional 10 SYSCLK cycles to account for clock synchronization.
3. Enable the frame watchdog by setting `RX_FRAME_WD_CTRL.FRAME_WD_CNT_EN` to 1.

The frame watchdog is now enabled and can detect a failed frame.

If the `RX_FRAME_WD_CNT` reaches the value programmed in `RX_FRAME_WD_REF`, the `RX_EVT_STS.FRAME_WD_TO` flag is set. If enabled, an interrupt can be generated on this event.

If the frame watchdog interrupt ever occurs, the receiver core is in an invalid state to receive a new transmission. The only way to recover from a frame watchdog time out is to undergo a soft reset, and subsequently resynchronizing with the transmitter.

### 25.3.3.6 Delay Line Control

The receiver module has a programmable delay line on each of the external signal inputs: RXCLK, RXD0, and RXD1. The delay elements introduce delays on the respective lines. This is to facilitate adjustment for signal delays introduced by system level components such as signal buffers, ferrite beads, isolators, and so on, or board delays such as uneven trace lengths, long cable length, and so on. The length of the delay is controlled by setting the RX\_DLY\_LINE\_CTRL register values for each line. By default, no delay is introduced by the delay line elements. The delay values must only be adjusted while the FSIRX is held in soft reset, making sure that there are no active transmissions during this process. Figure 25-7 shows a representation of the delay line circuitry for the input signals. The implementation for RXCLK, RXD0, and RXD1 are replicas of this diagram. All circuits behave similarly.




Figure 25-7. Delay Line Control Circuit

For more information on skew compensation, refer to [Fast Serial Interface \(FSI\) Skew Compensation](#).

The FSITX module also has a delay line control circuitry that is placed before the FSITX signals (TXCLK, TXD0, and TXD1) are sent to the TDM signal selection mux (controlled by the SEL\_TDM\_PATH signal). The TX\_DLY\_LINE\_CTRL register determines the length of the delay for each output line.

### 25.3.3.7 Buffer Management

The FSI receiver has a 16-word buffer that the data is copied to when the data has been received. This buffer is implemented as a circular buffer, not a FIFO, so some care must be taken to properly interpret buffer overrun and underrun as well as the RX\_BUF\_PTR\_STS register. These flags and pointers work under the assumption that the software or DMA is using the buffer as a circular buffer. If the receiver state machine enters into an erroneous state, there is no way for software to cleanly handle this because there is no specified receive clock. For the receiver to detect a clean resynchronization, the state machine needs to be operational and not in the error state. The only way to recover from the error state is to reset the entire receiver module. For overrun and underrun, the receiver can no longer verify that values in the buffer are valid. As such, the best way to recover is to reset the FSI and resynchronize with the transmitter.

Due to the flexibility of the receive buffer, it is possible for software to implement a simple ping-pong buffer, or to randomly receive and read from any location of the buffer. If the buffer is used in this manner, these flags and status fields can be ignored without adversely affecting the receiver capability. Additionally, the CURR\_WORD\_CNT is also invalid if used in this way. The application can set the buffer pointer manually by writing the 4-bit index to RX\_BUF\_PTR\_LOAD. This forces the receiver to start storing the received data starting at the indicated location in the buffer.

### 25.3.3.8 CRC Submodule

The receive module automatically calculates the CRC on the incoming data. The received CRC value is placed into `RX_CRC_INFO.RX_CRC`. The CRC value calculated by hardware on the received data is placed into `RX_CRC_INFO.CALC_CRC`. These values are compared by hardware and `RX_EVT_STS.CRC_ERROR` is set if there is a mismatch. The receiver can generate an interrupt based on `RX_EVT_STS.CRC_ERROR` if enabled.

Since the CRC is only used in data frames, the values found in `RX_CRC_INFO.RX_CRC` and `RX_CRC_INFO.CALC_CRC` are undefined during ping and error frames.

For more information on how the CRC is calculated, refer to [Section 25.3.7](#).

If the transmitting module is sending a software-defined CRC value (`FSITX.TX_OPER_CTRL_LO.SW_CRC = 1`), the receiver module triggers a CRC error event if the received value does not match the hardware-calculated value. As this is an application-level decision, the FSIRX can safely disregard the CRC error event. Application software needs to calculate and verify the incoming CRC using the same custom algorithm used on the transmitter and act appropriately.

The CRC field can also be used as an application-specific value, not a CRC. The application can use the `RX_CRC_INFO.RX_CRC` as required. All CRC errors and flags can be ignored in this situation.

### 25.3.3.9 Using the Zero Bits of the Receiver Tag Registers

The receiver tag registers (receiver frame tag and user data (`RX_FRAME_TAG_UDATA`) register and receiver ping tag (`RX_PING_TAG`) register) have the least-significant bit set to 0. The actual received tag is in the bit positions 4:1. The reason for this is to facilitate user software to create a table of functions that can be called depending on the tag value. A function pointer needs a 32-bit storage space and, hence, each successive pointer is offset by 2. If the first pointer is at address  $x$ , then the second pointer is at address  $x + 2$ , the third at address  $x + 4$ , and so on. By keeping the LSB to 0, the five bits of the tag register (bits 4:0) can now be directly used as an index into a table of function pointers.

### 25.3.3.10 Conditions in Which the Receiver Must Undergo a Soft Reset

The receiver receives data on every clock edge. While there are specific patterns that determine the start of a frame, and denote the end of a frame, these patterns are able to occur at any point during normal operation inside of the frame. If there ever is a point at which the receiver fails to detect a successful frame, the module must be reset to make sure that subsequent frames are received properly.

When any of the following errors occur in a received frame, the receiver can be required to be reset and resynchronized with the transmitter:

- Frame type error
- End of frame error
- Ping frame watchdog timeout
- Frame watchdog timeout
- Receiver in an invalid state due to noisy clock

The receiver core status (`RX_VIS_1.RX_CORE_STS`) can be monitored to determine if the receiver core has entered into an error state requiring a soft reset to resume communication. Incorrect frame type and end of frame errors always cause this bit to become set. A soft reset is required in these cases. A frame watchdog timeout always requires a reset due to the fact that the receiver state machine is still expecting more information when the watchdog timed out. `RX_CORE_STS` can be used to determine if a noise event was the cause of the failed frame. The ping frame watchdog also does not cause `RX_CORE_STS` to be set. Similar to the frame watchdog, a corrupt receiver may not be the reason for the ping frame to have timed out. The transmitter could have gone offline and never sent a ping frame. Alternately, during idle time, a noise event could have occurred, thereby putting the receiver into a corrupt state. As the receiver is able to detect this during the ping frame watchdog timeout interrupt handler, this type of event is not lost and the application can act appropriately.

As the receiver is clocked by RXCLK, not SYSCLK, a noisy clock or data line can cause some internal design constraints to be violated, putting the receiver core logic into undefined states. Make sure that the clock and data lines satisfy the Electrical Characteristics and timing requirements of the FSI module found in the device data sheet. Failure to do so can cause the receiver state machine to go into an unrecoverable error state. The receiver can only be recovered by undergoing a soft reset. To determine the state of the receiver core after an unexpected frame error, the application must check the receiver core status bit.

In addition to the above errors, buffer overrun or underrun can warrant a soft reset to resynchronize with the local application software. Refer to [Section 25.3.3.8](#) for more information on the receive buffers. The requirement of resetting the receiver due to overrun or underrun is up to the application.

After the receiver has been placed into soft reset, the application must notify the other device's transmitter to begin a new synchronization phase. The simplest way to achieve this is through a ping or error frame sent with a designated tag. If the application is not using the FSITX on the device with the detected error, some other method must be established. The other device must stop transmitting and begin a new synchronization phase.

#### 25.3.3.11 FSI\_RX Reset

The receiver module and the registers are reset by SYSRSn. The receiver core is reset by SYSRSn or by writing a 1 to RX\_MAIN\_CTRL.CORE\_RST.

A module reset causes the registers to be reset to the default state. After a module reset, the receiver module must be re-initialized and the data link re-established.

#### 25.3.4 Frame Format

The FSI module transmits and receives information in frames. Each frame contains multiple phases where different information can be found. The number of phases as well as the total length of the frame varies depending on the frame type being transmitted. Frames can be as short as 16-bits long for a ping or error frame or 288-bits long for a 16-word data frame.

In normal transmission mode, there are four preamble clock edges before the start of the frame and four post-frame clock edges (postamble). Data is transmitted on both edges of the clock (double data rate). The basic frame structure is shown in [Table 25-4](#). Each phase of the frame (such as start-of-frame, frame type, and so on) is transmitted with the most-significant bit first. [Table 25-4](#) describes the basic frame structure used by the FSI and adapted according to which frame type is transmitted.

**Table 25-4. Basic Frame Structure**

Idle State	Preamble	Start of Frame	Frame Type	User Data	Data Words	CRC Byte	Frame Tag	End of Frame	Postamble	Idle State
	1111	1001	4 bits	8 bits	1-16 words	8 bits	4 bits	0110	1111	

The FSI also supports a FSI-SPI compatibility mode. The SPI compatible frame structure is similar to a standard FSI frame, but there are differences. Refer to [Section 25.3.13](#) for more information on how to configure and use the FSI-SPI compatibility mode.

---

#### Note

One word of the FSI refers to 16 bits.

The terms “frame” and “packet” can be used interchangeably to describe the signaling format of the FSI.

---

### 25.3.4.1 FSI Frame Phases

The different phases of the frame structure are described in detail.

- **Idle State:** During the idle state, the clock and data lines are driven high, the inactive state.
- **Preamble:** The preamble phase contains four clock edges (or two complete clock pulses) with the data signals held in the high state. These clock edges serve to flush the receiver logic and prepare the receiver logic for receiving a new frame. This phase is not present in SPI compatibility mode.
- **Start of Frame:** The start of frame phase contains two clock pulses with four bits, 1001, transmitted on the data lines.
- **Frame Type:** The frame type phase contains two clock pulses with the 4-bit frame type code being transmitted on the data lines. The different frame types are described in detail in [Section 25.3.4.2](#). The transmitter must set the TX\_FRAME\_CTRL.FRAME\_TYPE field before transmitting a frame. The received frame type is stored in the RX\_FRAME\_INFO.FRAME\_TYPE.
- **User Data:** The user data phase contains a fully user-configurable data field. There are no restrictions on how this field is used. This phase is only available in data frames. The user data to be transmitted is set by writing to TX\_FRAME\_TAG\_UDATA.USER\_DATA. The received user data is stored in RX\_FRAME\_TAG\_UDATA.USER\_DATA.
- **Data:** The data phase contains the data that is being transmitted. The data is pulled from the transmit buffer of the transmitter and is placed in the receive buffer of the receiver. Word 0 is transmitted first. This phase is only present in data frames. Depending on the type of frame transmitted, this can contain anywhere between 1 and 16 words depending on the frame type selected. More information on data frames is found in [Section 25.3.4.2.3](#).
- **CRC Byte:** The CRC byte contains the CRC of the transmitted data. The value present in this phase can be sourced from either hardware or software based on the TX\_OPER\_CTRL\_LO.SW\_CRC bit. Refer to the module-specific section of the CRC Submodule for more information on the CRC is generated or used, for the transmitter and receiver modules respectively. The CRC byte is only present in data frames.
- **Frame Tag:** The frame tag contains the 4-bit user-defined frame tag. There are no restrictions on how this field is used in an application. The transmitter supplies this tag into the TX\_FRAME\_TAG\_UDATA.FRAME\_TAG bits for data frames. Ping frames use the tag defined in TX\_PING\_TAG.TAG. The receiver can access the received frame tag in RX\_FRAME\_TAG\_UDATA.FRAME\_TAG.
- **End of Frame:** The end of frame contains four clock edges with four bits, 0110, transmitted on the data lines.
- **Postamble:** The postamble contains four additional clock edges with the data lines held in the high state. After the postamble, the clock and data lines are driven high (inactive state). This phase is not present in FSI-SPI compatibility mode.

### 25.3.4.2 Frame Types

The FSI hardware can generate and handle many predefined frame types. The different frame types can be used by the application to signal different types of events or convey different information to the receiver. The different frame types influence which phases and data fields to include in the transmitted frames.

[Table 25-5](#) provides a short overview of the different frame types used by the FSI. Each frame type is described in more detail in the following subsections.

**Table 25-5. Frame Types and the 4-bit Codes**

Frame Type	4-bit Frame Code	Description
PING	0000	Used typically for checking line integrity. A ping frame can be sent either by software or automatically by hardware.
ERROR	1111	Used typically during error conditions or any condition where one side wants to signal the other side for attention. However, the user software can use an error frame for any purpose.
DATA_1_WORD	0100	1 word data packet (16 bits of data)
DATA_2_WORD	0101	2 word data packet (32 bits of data)
DATA_4_WORD	0110	4 word data packet (64 bits of data)
DATA_6_WORD	0111	6 word data packet (96 bits of data)
DATA_N_WORD	0011	N(1-16) word data packet where software has programmed the number of the data words in a designated register. Both transmitter and receiver modules must have the same value programmed.
Reserved	0001, 0010, and 1000-1110	Reserved

#### 25.3.4.2.1 Ping Frames

Ping frames are one of the most basic frames that can be generated by the FSI. [Table 25-6](#) shows the structure of the ping frames.

**Table 25-6. Ping Frame**

Idle State	Preamble	SOF	Frame Type	Frame Tag	EOF	Postamble	Idle State
	1111	1001	0000	xxxx	0110	1111	

The ping frame type is always 0000. The frame tag is defined by the application. Separate frame tags exist for timer and software initiated ping frames. No data or CRC is transmitted in a ping frame.

The main purpose of the ping frame is to periodically send a notification to the receiver to make sure an active connection between the transmitter and receiver. The transmitter and receiver cores implement different features to allow the ping frame to operate as a line break detect feature.

On the transmitter, the ping frame is the only frame that can be set up and transmitted without any further software or DMA intervention. Ping frames can be transmitted by any (or all) of the three sources: automatic ping timer, software, or external triggers. See [Section 25.3.2.3.3](#) for information on how the transmitter configures and sends the ping frames.

The receiver has a ping watchdog that can detect if a ping frame has not been received in a predetermined window. This allows the receiver to know if the connection between the receiver and the transmitter has been broken. See [Section 25.3.3.4](#) for information on how the receiver handles ping frames.

### 25.3.4.2.2 Error Frames

Error frames are similar to ping frames in that there are no data fields transmitted. Despite the naming of this frame as an “error frame,” the usage of it is up to the application, as no restrictions are placed on how and when this type of frame is transmitted. [Table 25-7](#) shows the structure of an error frame.

**Table 25-7. Error Frame**

Idle State	Preamble	SOF	Frame Type	Frame Tag	EOF	Postamble	Idle State
	1111	1001	1111	xxxx	0110	1111	

The structure of the error frame is the same as a ping frame. No data or CRC values are transmitted. The frame type is 1111 for all error frames, and the frame tag is defined by software in the TX\_FRAME\_TAG\_UDATA register.

The receiver can detect if an error frame has been received based on the frame type field. Because of this, the receiver can read the incoming frame tag from the RX\_FRAME\_TAG\_UDATA register and act on up to 16 different conditions.

### 25.3.4.2.3 Data Frames

Data frames are the most complex frames. As the name indicates, these frames are used to transfer data. [Table 25-8](#) shows the general structure of data frames.

**Table 25-8. Data Frame**

Idle State	Preamble	SOF	Frame Type	User Data	Data Words	CRC Byte	Frame Tag	EOF	Postamble	Idle State
	1111	1001	0xxx	xxxx xxxx	1-16 words	xxxx xxxx	xxxx	0110	1111	

The frame type field reflects the 4-bit code of the frame type. A list of frame types can be seen in [Table 25-5](#). The number of the data words transmitted is determined by the frame type chosen.

There are four fixed-length data frames supported by the frame type: 1 word, 2 words, 4 words, and 6 words.

Additionally, there is a user-defined data length frame type where the number of data words is fixed by software. Anywhere from 1 to 16 words can be transmitted in this frame type. This length must be configured in the N\_WORDS field of the transmitter’s TX\_FRAME\_CTRL register and receiver’s RX\_OPER\_CTRL register.

### 25.3.4.3 Multi-Lane Transmission

The FSI is capable of transmitting and receiving data on two parallel data lines. When enabled, data bits are split between the data lines while the start of frame, frame type, frame tag, and end of frame fields are identical and complete on each line. The user data, data, and CRC fields are split between the data lines. Starting with the most-significant bit, the odd-numbered bits appear on D0 and even-numbered bits appear on D1.

In the following example, assume the following:

8-bit user data: u7u6u5u4u3u2u1u0

16-bit data: d15d14d13d12...d1d0

8-bit CRC: c7c6c5c4c3c2c1c0

**Table 25-9. Multi-Lane Frame Format**

Idle State	Preamble	SOF	Frame Type	User Data	Data Words	CRC Byte	Frame Tag	EOF	Postamble	Idle State
TXD0	1111	1001	0011	u7u5u3u1	d15d13...d1	c7c5c3c1	xxxx	0110	1111	
TXD1	1111	1001	0011	u6u4u2u0	d14d12...d0	c6c4c2c0	xxxx	0110	1111	




### 25.3.5 Flush Sequence

Every time there is a soft reset of the receiver, the receiver requires a flush sequence from the transmitter before the receiver can receive and decode frames. The receiver core has an asynchronous reset mechanism that allows the receive module to be reset even in the absence of the receive clocks. However, due to the design, this reset is released synchronous to the receive clock (RXCLK). Thus, the receiver requires five full clock pulses to be able to come out of reset. Sending the flush pattern makes sure that these clock edges are received and any subsequent frames sent to the receiver are correctly interpreted.

The flush sequence consists of a single toggle on both of the data lines as well as five consecutive pulses on the clock line.

If the FSI receiver is receiving data from a standard SPI, a data word of 0xFFFF from the SPI has the same effect as a flush sequence.


Figure 25-8 shows a sample plot of the flush sequence.



**Figure 25-8. Flush Sequence Signals**

### 25.3.6 Internal Loopback

The transmitter and receiver cores can be connected together internally to allow for development and debug. This is achieved by setting `RX_MAIN_CTRL.INT_LOOPBACK` to 1. Internal loopback routes the signals from the corresponding transmitter to the appropriate receiver pin. No configuration needs to be done in the transmitter. [Figure 25-9](#) shows the signal connections with internal loopback.



**Figure 25-9. FSI with Internal Loopback**

**Table 25-10. Loopback Connections**

TX Module	RX Module
FSIA TX	FSIA RX

### 25.3.7 CRC Generation

The FSI uses CRC-8 with the polynomial `0x07` for the internal hardware CRC generation. This polynomial is also represented as  $x^8+x^2+x+1$ .

For example, for a 2-word data packet the following calculation occurs:

Data-1 = `0x4433`

Data-0 = `0x2211`

User Data = `0xAA`

The CRC is computed with the bytes being taken in the following order (first to last):

`0xAA` – Byte 0, User Data

`0x11` – Byte 1, Data-0, Least-significant byte

`0x22` – Byte 2, Data-0, Most-significant byte

`0x33` – Byte 3, Data-1, Least-significant byte

`0x44` – Byte 4, Data-1, Most-significant byte

### 25.3.8 ECC Module

The FSI module comes with a 16-bit or 32-bit ECC computation module in both the transmitter and receiver. Use of this module is optional.

Note that the ECC is independent and unrelated to the hardware CRC computation module present in both the transmitter and receiver cores.

The following example shows a scenario in which the application requires ECC be calculated and transmitted on a 2-word data frame.

In the FSITX module:

1. Configure the ECC module for 32-bit data by setting TX\_OPER\_CTRL\_HI.ECC\_SEL to 1.
2. Write the data to the TX\_ECC\_DATA register as well as the transmit buffer.
3. Read TX\_ECC\_VAL Register. This register contains the 8-bit ECC value calculated on the data.
4. Copy the 8-bit data from TX\_ECC\_VAL to TX\_FRAME\_TAG\_UDATA.USER\_DATA.
5. Set the Start Condition to begin the transmission.

The reverse process is followed on the FSIRX module. Once the data frame is received, user software can do the following:

1. Copy the data from the receive buffer to the RX\_ECC\_DATA register.
2. Copy the received user data that contains the transmitted ECC value from RX\_FRAME\_TAG\_UDATA.USER\_DATA to the RX\_ECC\_VAL register.
3. Read the RX\_ECC\_LOG register. This contains the result of the ECC computation using the RX\_ECC\_DATA and RX\_ECC\_VAL registers.
  - a. If no ECC errors were detected, RX\_ECC\_LOG is 0. The correct data is available in RX\_ECC\_SEC\_DATA.
  - b. If a single bit error was detected, RX\_ECC\_LOG.SBE is 1. The autocorrected data is available in RX\_ECC\_SEC\_DATA.
  - c. If multiple bit errors occurred, RX\_ECC\_LOG.MBE is 1. The data in RX\_ECC\_SEC\_DATA is invalid and must not be used.

Using a 2-word data frame plus using the user data for the ECC is one possible implementation for ECC detection. Another option is to use a larger data frame and allocate one of the data words to be the ECC value.

### 25.3.9 Tag Matching

The FSI receiver core has the capability of generating an interrupt when the received data or ping frame's tag matches the reference tag in RX\_FRAME\_TAG\_CMP or RX\_PING\_TAG\_CMP, respectively.

Each tag compare register allows the user to not only select a reference tag (TAG\_REF) but also set up a mask (TAG\_MASK) to ignore specified bits in the reference tag. For tag matching to be enabled, the CMP\_EN bit must be set. When the tag compare is enabled and a successful match occurs, the PING\_TAG\_MATCH, the DATA\_TAG\_MATCH or the ERROR\_TAG\_MATCH in RX\_EVT\_ERR\_STATUS is set. The corresponding match register status can be cleared by writing to RX\_EVT\_ERR\_CLEAR. Also, if required to set the match register status in software, the user must do so by writing to the RX\_EVT\_ERR\_SET register.

The tag matching scheme is not a filtering scheme. Tag matching is only a notification scheme to alert the user when a specific tag is detected in a data or ping frame. Both RX\_INTR\_EVT\_CTRL\_1 and RX\_INTR\_EVT\_CTRL\_2 interrupts can be set up to generate an interrupt when a tag match event occurs.

Another feature used when tag matching is enabled is the broadcast feature. The broadcast feature can be enabled by setting the BRDCST\_EN in RX\_FRAME\_TAG\_CMP or RX\_PING\_TAG\_CMP. When broadcast mode is enabled, the third bit of the tag is treated as a broadcast bit. If the received tag has a third bit set, then the tag is treated as a match regardless of the other tag bit comparisons. Note that a match caused by TAG\_REF and TAG\_MASK is also considered a match.

Note that the tag matching scheme is not a filtering scheme. For example, if tag matching is enabled and a frame is received with a non-matching tag, the frame is still saved in the buffer and the corresponding event status bits (FRAME\_DONE, DATA\_FRAME\_RCVD) is set.

Tag matching is required in multi-peripheral TDM configurations as described in [Section 25.3.11](#); however, tag matching can also be used in single-peripheral configurations as needed.

### 25.3.10 User Data Filtering (UDATA Matching)

The FSI receiver core has the capability of filtering data frames and only receive packets when received data UDATA (user data) matches the reference UDATA in RX\_UDATA\_FILTER.

The UDATA filter compare register allows you to not only select a reference UDATA (UDATA\_REF) but also set up a mask (UDATA\_MASK) to ignore specified bits in the reference user data. For user data filtering to be enabled, the RX\_MAIN\_CTRL.DATA\_FILTER\_EN bit must be set. When the user data filtering is enabled, only a successful match allows the packet to be received in the FSIRX circular buffer and all non-matching packets are ignored.

The user data matching scheme is a filtering scheme.

User data filtering is used in multi-peripheral configurations as described in [Section 25.3.11](#); however, user data filtering can be used in single-peripheral configurations as needed.

### 25.3.11 TDM Configurations

The FSI module in this device supports multi-node TDM configurations, whereas a single main device can control multiple remote node devices. To use the FSI module in the multi-node TDM configuration described, the remote node device must utilize tag matching and user data filtering.

This multi-node TDM configuration is supported in the FSI module through time-division multiplexing. When TDM is enabled, each remote node device must also have tag matching enabled. [Figure 25-10](#) shows a scheme where a single main device is communicating with multiple remote node devices. All FSI receive modules in the remote node devices are directly connected to the main device transmit module. The transmit modules of the remote node devices are chained serially such that each transmit module is connected to the next remote node device and the last remote node device output connects to the main device receive module. Each remote node device decides, based on the received frame's tag, whether to transmit the data or to enter bypass mode where the previous remote node device transmit module directly connects to the next remote node device. This is done by using the FSI transmit module TDM\_IN.




Figure 25-10. FSI Multi-Node TDM Configuration

When an FSI transmitter module is used in TDM mode, TXCLK\_TDM\_IN, TXD0\_TDM\_IN and TXD1\_TDM\_IN pins are used if the transmitter is required to enter bypass mode. Figure 25-11 shows how the FSI module operates when in multi-node TDM mode.





Figure 25-11. FSI Transmitter Multi-Node TDM Multiplexing

The SEL\_TDM\_PATH signal is sourced from the CLB module. The CLB module also generates the transmit trigger for the FSI transmitter. The CLB module must be configured to decide when to generate the FSI transmit trigger based on the status of the data, ping, and frame tag match generated by the FSI receiver module. The FSITX module must be configured to transmit on an external trigger and the corresponding CLB trigger input must be selected. In a broadcast scenario (FSI tag match notifies all remote node devices that a match has occurred), the CLB module inside each remote node device generates a trigger and SEL\_TDM\_PATH signal. The main key here is that the trigger and the SEL\_TDM\_PATH signal must be generated at a different time interval in a non-overlapping manner. Figure 25-12 shows an example of FSI transmit triggers and the multi-node TDM SEL\_TDM\_PATH signals generated by the RX\_TRIGx signal or the CLB module of the remote node devices in a broadcast scenario.



**Figure 25-12. Generated Signals for FSI Multi-Node TDM Configuration**

### 25.3.12 FSI Trigger Generation

The RX\_TRIGx external trigger can be used to initiate FSITX transmission. RX\_TRIG0 must be used if TDM mode (multi-node configuration) is required. RX\_TRIG0 must be used as the trigger source for start of transmission while the programmable stretch width RX\_TRIG0 signal is used as the SEL\_TDM\_PATH signal (which decides whether the local FSITX is active or put in bypass mode).




Figure 25-13. RX\_TRIGx FSI Trigger

The signal source for the RX\_TRIGx signal is selected through the RX\_TRIG\_CTRL\_x.TRIG\_SEL bits, as listed in Table 25-11.

Table 25-11. RX\_TRIGx Trigger Select Signals

RX_TRIG_CTRLx.TRIG_SEL	Selected Signal
0	Ping Packet Received
1	Data Packet Received
2	Error Packet Received
3	Ping Frame Tag Match Occurred
4	Data Frame Tag Match Occurred
5	Error Frame Tag Match Occurred
6	Frame Done
7	Reserved
8 to 15	Reserved

The RX\_TRIGx signals can optionally be delayed (this can be used in TDM scenarios) through the RX\_TRIG\_CTRL\_x.TRIG\_DLY.

### 25.3.13 FSI-SPI Compatibility Mode

The FSI supports a SPI compatibility mode. While the FSI can communicate with a standard SPI module, the FSI supports a limited configuration. The features of this compatibility mode are:

- Data transmits on rising edge and receive on falling edge of the clock.
- Only 16-bit word size is supported.
- TXD1 is driven like an active-low, chip-select signal. The signal is low for the duration for the full frame transmission.
- No receiver chip-select input is required. RXD1 is not used. Data is shifted into the receiver on every active clock edge.
- No preamble or postamble clocks are transmitted. All signals return to the IDLE state after the frame phase is finished.
- It is not possible to transmit in the SPI peripheral configuration because the FSI TXCLK cannot take an external clock source.

Table 25-12 lists the frame structure of the FSI-SPI compatibility mode. Each frame phase is present in this mode. If the FSI is transmitting to a standard SPI module, the SPI must decode the frame structure. Similarly, if the FSI is configured as a SPI peripheral, the standard SPI must encode the transmission to be sent.

**Table 25-12. FSI-SPI Compatibility Frame Structure**

Idle State	Start of Frame	Frame Type	User Data	Data Words	CRC byte <sup>(1)</sup>	Frame Tag	End of Frame	Idle State
	1001	4 bits	8 bits	1-16 words	8 bits	4 bits	0110	

(1) The CRC byte is present only in data frames.

Because of the requirement that the standard SPI module encodes the various frame data, this limits the type of modules that can be connected to the FSI in SPI mode. The paired SPI module must have enough functionality to encode and decode the frames.

If the FSI is transmitted to a standard 16-bit SPI, the data is arranged in the following manner. The example provided in Table 25-13 assumes a DATA\_2\_WORD frame has been sent.

**Table 25-13. Contents of Data Received by a Standard SPI**

SPI Data	Data Contents
SPI word 0	1001, 0100, 8-bit User Data
SPI word 1	Data word 1
SPI word 2	Data word 2
SPI word 3	8-bit CRC, 4-bit Frame Tag, 0110



### 25.3.13.1 Available SPI Modes

There are a few wiring schemes available for the FSI to use when communicating with an SPI module.

#### 25.3.13.1.1 FSITX as SPI Controller, Transmit Only

The FSITX can operate as an independent SPI controller module. In this condition, TXCLK is connected to SPICLK, TXD0 is connected to SPIPICO, and TXD1 is connected to  $\overline{\text{SPIPTE}}$ , the chip select.




Figure 25-14. FSITX as SPI Controller, Transmit Only

When the FSI is an SPI transmitter, the application has the ability to check for frame errors, line breaks, CRC errors, and ECC checks on data. These are all encoded by hardware in every FSI frame. The SPI receiver requires some software to act upon this information.

Table 25-14. FSI as Controller Transmitter, SPI as Peripheral Receiver

Capability	Availability	Comment
Framing checks on the data frames	Yes	Can be implemented in software on the SPI receiver.
Ability to detect line breaks	Yes	Can be implemented in software on the SPI receiver but requires additional software overhead such as a timer or watchdog.
CRC check	Yes	Can be implemented in software on the SPI receiver. For devices that have VCRC, this is more efficient.
ECC on data	Yes	Can be implemented in software on the SPI receiver
Detection of abruptly terminated frames	No	
Double edge data rate	No	
Recovery from glitches on signal lines between frames	No	
Skew adjustment on signal lines	No	

#### 25.3.13.1.1.1 Initialization


To configure the FSITX module to be an SPI controller for transmit only, proceed through the standard FSITX initialization procedure. Before releasing the FSITX from reset, set TX\_OPER\_CTRL\_LO.SPI\_MODE to 1. This enables the SPI clocking scheme and signaling structure.

#### 25.3.13.1.1.2 Operation

The operation of the FSITX module in FSI-SPI Compatibility mode is the same as if the module is in standard FSI mode. The application can utilize the frame timer, ping frames, external frame triggers, and so on. Refer to [Section 25.3.2](#) for more information on each of these features.

### 25.3.13.1.2 FSIRX as SPI Peripheral, Receive Only

The FSIRX can operate as an independent SPI peripheral module. In this usage, RXCLK is connected to SPICLK and RXD0 is connected to SPIPICO. RXD1 is unused. There is no requirement for a chip select signal to be used when connected to the FSIRX. This is because the FSIRX responds to any incoming clock edge. If there is any noise or unwanted clock transitions, a flush sequence is required to resynchronize the FSIRX module with the controller.



**Figure 25-15. FSIRX as SPI Peripheral, Receive Only**

When the FSI is an SPI receiver communicating with an SPI transmitter, the application has the ability to detect frame errors, line breaks, CRC errors, ECC checks on data, as well as abruptly terminated frames. Note that the FSI can handle all of this in hardware, but the SPI transmitter must encode the information into the data to be transmitted.

**Table 25-15. SPI as Controller Transmitter, FSI as Peripheral Receiver**

Capability	Availability	Comment
Framing checks on the data frames	Yes	Standard on FSI
Ability to detect line breaks	Yes	Can be implemented in software on the SPI transmitter but requires the use of a timer or watchdog in the transmitting SPI device.
CRC check	Yes	Can be implemented in software on the SPI transmitter.
ECC on data	Yes	Can be implemented in software on the SPI transmitter.
Detection of abruptly terminated frames	Yes	This is accomplished with the FSI setting up the frame watchdog counter.
Double edge data rate	No	
Recovery from glitches on signal lines between frames	Yes	Whenever glitches occur on either the clock or data lines in between transmissions, the initial flush pattern of a frame discards the effects of these glitches and causes the receiver to resynchronize when the real "start-of-frame" pattern is seen. So, the ability to reject glitches in between frames is very high.
Skew adjustment on signal lines	Yes	The FSI receiver has the ability to add delays to the incoming signal lines.

#### 25.3.13.1.2.1 Initialization

To configure the FSIRX module to be an SPI peripheral for receiving only, proceed through the standard FSIRX initialization procedure. Before releasing the FSIRX from reset, set `RX_OPER_CTRL.SPI_MODE` to 1. This enables the SPI clocking scheme and signaling structure.

#### 25.3.13.1.2.2 Operation

The operation of the FSIRX module in FSI-SPI compatibility mode is the same as if the module is in standard FSI mode. The application can utilize the Frame and Ping Watchdogs, CRC and ECC checks, and so on. Refer to [Section 25.3.3](#) for more information on each of these features.

### 25.3.13.1.3 FSITX and FSIRX Emulating a Full Duplex SPI Controller

In this configuration, the FSITX is the controller clock. The FSITX module drives TXCLK (SPICLK), TXD0 (SPIPICO), and TXD1 (SPISTE/chip select) to the SPI peripheral. The SPIOCI signal is connected back to the RXD0 signal. RXCLK can be applied either using the internal SPI pairing feature or externally wired, depending on the application requirements. Since the FSITX and RX modules are independent, the FSIRX can also be thought of as an additional SPI peripheral. Some software logic is required for the FSI to emulate an SPI controller fully.




Figure 25-16. FSITX and FSIRX as SPI Controller, Full Duplex

#### 25.3.13.1.3.1 Initialization

To configure both FSITX and RX modules for full duplex SPI controller operation, follow the initialization instructions for each module described in the preceding sections. Both FSITX and RX modules must set the respective SPI\_MODE bits. This enables the SPI clocking scheme and signaling structures.

If internal clock loopback is desired, the FSIRX module must also set RX\_MAIN\_CTRL.SPI\_PAIRING to 1. This internally connects TXCLK to RXCLK. If using internal clock loopback, the GPIO used for RXCLK can be reallocated to other application requirements.

If the application requires an external clock loopback, make sure that TXCLK is connected to RXCLK. This is required if the SPI peripheral is across an isolation barrier and there is latency between TXCLK being launched and SPIOCI data being received on RXD0.

#### 25.3.13.1.3.2 Operation

In this mode of operation, some higher level software must be written to emulate a full SPI controller module. There is no path for the transmit module to determine what the receive module received. Both the TX and RX modules are still able to utilize the various other features available, such as the ping frame timer, ping frame and frame watchdogs, CRC and ECC error checkers, and so on. The procedure for configuring these features is described elsewhere in this document.

## 25.4 FSI Programming Guide


This section describes various operational sequences and features for the FSI.

### 25.4.1 Establishing the Communication Link

Once the transmitter and receiver modules have been configured, some synchronization must occur before the modules exchange data. Since the receiver accepts data on any clock transition, the receiver core logic must be flushed to properly interpret the start of a new, valid frame. This is especially true when the FSI modules reside on separate devices and are possibly isolated.

The following example provides a suggested approach for establishing a clean communication link on two separate devices that power up in an arbitrary order. Note that this is only a sample synchronization. Depending on application requirements, a different approach can be followed. The single, most important aspect of synchronization is to make sure that the receiver is properly flushed and ready to receive a complete frame without error. How to achieve this is up to the application.

Figure 25-17 shows the connection of the devices in this example. While there is no true concept of a main device or a remote device node in the FSI protocol, the example uses this nomenclature as a simple way to describe the data flow.



**Figure 25-17. Point to Point Connection**

Device 1 is the main node; it is the driver of the initialization sequence. Device 2 is the remote node; it responds to the main device commands. In this example, as well as in a real world use-case, neither the main device nor the remote device knows precisely when the other is ready to receive communication.

Sample sequences for both the main device and remote device are provided in the following subsections.

#### 25.4.1.1 Establishing the Communication Link from the Main Device

The following sequence is an example of how the main device node establishes the communication link with the remote device without external signals outside of the standard communication link.

1. Assert the core reset to both the FSITX and FSIRX modules, and then deassert the resets.
2. Configure the transmitter and receiver for desired operation.
3. Set up the receiver interrupts to detect an incoming transmission.
4. Begin the ping loop:
  - Send the flush sequence.
  - Send a ping frame with the frame tag 0000.
  - Wait for some time. (determined by application)
  - If the FSIRX has received a valid ping frame, continue; else, iterate the loop again.
  - If the received ping frame tag was 0001, continue; else, iterate the loop again.
5. Send a ping frame with the frame tag 0001.

At this point, both the main transmit and receive channels have successfully received a frame from the remote counterparts. The link has been established and standard application communication can begin.

#### 25.4.1.2 Establishing the Communication Link from the Remote Device

The following sequence is an example of how the remote device node establishes the communication link with the main device without external signals outside of the standard communication link.

1. Apply the core reset to both the FSITX and FSIRX modules, and then release the reset.
2. Configure the transmitter and receiver for desired operation.
3. Set up the receiver interrupts to detect an incoming transmission.
4. Wait for a receiver interrupt.
5. If the FSIRX has received a valid ping frame, continue; else, return to step 4.
6. If the received frame tag was 0000, continue; else, discard the transmission and return to step 4.
7. Send the flush sequence.
8. Send a ping frame with the frame tag 0001.
9. Wait for a receiver interrupt.
10. If the FSIRX has received a valid ping frame, continue; else, return to step 4.
11. If the received ping frame tag was 0001, continue; else, if the received frame tag was 0000, return to step 9.  
This can happen if a second ping frame was already in transit before receiving the remote device response in step 8.

At this point, both the transmit and receive modules have successfully received ping frames from the main counterparts. The link has been established and regular communication can now proceed. The application can configure periodic ping frames from the transmitter, initialize the receiver ping and frame watchdogs, and begin the communication required by the application.

### 25.4.2 Register Protection

Both the FSITX and FSIRX modules contain control registers that have embedded write protection. This is accomplished through EALLOW, register keys, and a main register lock. These protections make sure that no spurious writes or unintentional modifications to these registers are accepted. For the list of registers with write protections available and the register and bit descriptions, refer to the *FSI Registers* section..

#### EALLOW Protection

EALLOW is a device-level register protection, refer to the *EALLOW Protection* section of the *System Control and Interrupts* chapter for more information on EALLOW. For those registers with EALLOW protection, the EALLOW bit is set before modifying the register. The application then clears the EALLOW bit to re-enable the write protection when access to EALLOW-protected registers are complete.

#### Register Key Protection

In addition to EALLOW, some bits in the FSI registers are protected by a key. To write to these bits, the key must be written at the same time. For example, to put the transmitter core into reset, TX\_MAIN\_CTRL.CORE\_RST must be set. To do this, write 0xA501 to TX\_MAIN\_CTRL, where 0xA500 is the KEY value, and 0x0001 is the CORE\_RST value. Refer to the *Registers* section for more information on which registers have write keys added.

#### Control Register Lock Protection

There also exists a main lock to prevent any modifications to the control registers. There is an independent lock for each FSI module. For the list of registers that are protected by this control register lock, refer to the *Registers* section. The control register lock prevents any writes to the control registers until the lock is released. To set the control register lock, write 0xA501 to RX\_LOCK\_CTRL and TX\_LOCK\_CTRL for the receiver and transmitter, respectively.

The control register lock cannot be disabled by the application until a SYSRSn has been asserted. This can occur at the device level, or by writing to the appropriate peripheral soft reset register (DEV\_CFG\_REGS.SOFTPRESx) for the FSI module. Refer to [Section 25.3.2.7](#) for more information on SYSRSn.

### 25.4.3 Emulation Mode

There is no specific emulation mode or configuration supported. The FSI cores are always in free running mode. CPU halts do not have any effect on the operation of the FSI. Reads of registers and data buffers by the debugger do not affect any flags or status of the data buffers.

If you want to stop the operation of either FSI module when the debugger halts, the following steps are required:

1. Set the debugger to real-time emulation mode.
2. Mark the FSI interrupt group as a time-critical interrupt. That is, enable the corresponding bit in the DBGIER register.
3. The ISR can check the DSTAT register and to determine if the ISR was called when the debugger was halted.
4. FSI operations can be disabled and the ISR can branch to a debug-specific halt location.

## 25.5 Software

### 25.5.1 FSI Registers to Driverlib Functions

**Table 25-16. FSI Registers to Driverlib Functions**

File	Driverlib Function
<b>TX_MAIN_CTRL</b>	
fsi.c	FSI_resetTxModule
fsi.c	FSI_clearTxModuleReset
fsi.h	FSI_sendTxFlush
fsi.h	FSI_stopTxFlush
<b>TX_CLK_CTRL</b>	
fsi.c	FSI_resetTxModule
fsi.c	FSI_clearTxModuleReset
fsi.h	FSI_enableTxClock
fsi.h	FSI_disableTxClock
fsi.h	FSI_configPrescalar
<b>TX_OPER_CTRL_LO</b>	
fsi.h	FSI_selectTxPLLClock
fsi.h	FSI_setTxDataWidth
fsi.h	FSI_enableTxSPIMode
fsi.h	FSI_disableTxSPIMode
fsi.h	FSI_setTxStartMode
fsi.h	FSI_setTxPingTimeoutMode
fsi.h	FSI_enableTxTDMMode
fsi.h	FSI_disableTxTDMMode
fsi.h	FSI_enableRxTDMMode
fsi.h	FSI_disableRxTDMMode
fsi.h	FSI_enableTxUserCRC
fsi.h	FSI_disableTxUserCRC
<b>TX_OPER_CTRL_HI</b>	
fsi.h	FSI_setTxExtFrameTrigger
fsi.h	FSI_enableTxCRCForceError
fsi.h	FSI_disableTxCRCForceError
fsi.h	FSI_setTxECCComputeWidth
<b>TX_FRAME_CTRL</b>	
fsi.h	FSI_setTxFrameType
fsi.h	FSI_setTxSoftwareFrameSize
fsi.h	FSI_startTxTransmit
<b>TX_FRAME_TAG_UDATA</b>	
fsi.h	FSI_setTxFrameTag
fsi.h	FSI_setTxUserDefinedData
<b>TX_BUF_PTR_LOAD</b>	
fsi.h	FSI_setTxBufferPtr
<b>TX_BUF_PTR_STS</b>	
fsi.h	FSI_getTxBufferPtr
fsi.h	FSI_getTxWordCount
<b>TX_PING_CTRL</b>	

**Table 25-16. FSI Registers to Driverlib Functions (continued)**

File	Driverlib Function
fsi.c	FSI_resetTxModule
fsi.c	FSI_clearTxModuleReset
fsi.h	FSI_enableTxPingTimer
fsi.h	FSI_disableTxPingTimer
fsi.h	FSI_enableTxExtPingTrigger
fsi.h	FSI_disableTxExtPingTrigger
<b>TX_PING_TAG</b>	
fsi.h	FSI_enableTxPingTimer
fsi.h	FSI_setTxPingTag
<b>TX_PING_TO_REF</b>	
fsi.h	FSI_enableTxPingTimer
<b>TX_PING_TO_CNT</b>	
fsi.h	FSI_getTxCurrentPingTimeoutCounter
<b>TX_INT_CTRL</b>	
fsi.h	FSI_enableTxInterrupt
fsi.h	FSI_disableTxInterrupt
<b>TX_DMA_CTRL</b>	
fsi.h	FSI_enableTxDMAEvent
fsi.h	FSI_disableTxDMAEvent
<b>TX_LOCK_CTRL</b>	
fsi.h	FSI_lockTxCtrl
<b>TX_EVT_STS</b>	
fsi.h	FSI_getTxEventStatus
<b>TX_EVT_CLR</b>	
fsi.h	FSI_clearTxEvents
<b>TX_EVT_FRC</b>	
fsi.h	FSI_forceTxEvents
<b>TX_USER_CRC</b>	
fsi.h	FSI_enableTxUserCRC
<b>TX_ECC_DATA</b>	
fsi.h	FSI_setTxECCdata
<b>TX_ECC_VAL</b>	
fsi.h	FSI_getTxECCValue
<b>TX_DLYLINE_CTRL</b>	
-	
<b>TX_BUF_BASE(i)</b>	
fsi.c	FSI_writeTxBuffer
fsi.h	FSI_getTxBufferAddress
<b>RX_MAIN_CTRL</b>	
fsi.c	FSI_resetRxModule
fsi.c	FSI_clearRxModuleReset
fsi.h	FSI_enableRxInternalLoopback
fsi.h	FSI_disableRxInternalLoopback
fsi.h	FSI_enableRxSPIPairing
fsi.h	FSI_disableRxSPIPairing



**Table 25-16. FSI Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>RX_OPER_CTRL</b>	
fsi.h	FSI_setRxDataWidth
fsi.h	FSI_enableRxSPIMode
fsi.h	FSI_disableRxSPIMode
fsi.h	FSI_setRxSoftwareFrameSize
fsi.h	FSI_setRxECCComputeWidth
fsi.h	FSI_setRxPingTimeoutMode
<b>RX_FRAME_INFO</b>	
fsi.h	FSI_getRxFrameType
<b>RX_FRAME_TAG_UDATA</b>	
fsi.h	FSI_getRxFrameTag
fsi.h	FSI_getRxUserDefinedData
<b>RX_DMA_CTRL</b>	
fsi.h	FSI_enableRxDMAEvent
fsi.h	FSI_disableRxDMAEvent
<b>RX_EVT_STS</b>	
fsi.h	FSI_getRxEventStatus
<b>RX_CRC_INFO</b>	
fsi.h	FSI_getRxReceivedCRC
fsi.h	FSI_getRxComputedCRC
<b>RX_EVT_CLR</b>	
fsi.h	FSI_clearRxEvents
<b>RX_EVT_FRC</b>	
fsi.h	FSI_forceRxEvents
<b>RX_BUF_PTR_LOAD</b>	
fsi.h	FSI_setRxBufferPtr
<b>RX_BUF_PTR_STS</b>	
fsi.h	FSI_getRxBufferPtr
fsi.h	FSI_getRxWordCount
<b>RX_FRAME_WD_CTRL</b>	
fsi.c	FSI_resetRxModule
fsi.c	FSI_clearRxModuleReset
fsi.h	FSI_enableRxFrameWatchdog
fsi.h	FSI_disableRxFrameWatchdog
<b>RX_FRAME_WD_REF</b>	
fsi.h	FSI_enableRxFrameWatchdog
<b>RX_FRAME_WD_CNT</b>	
fsi.h	FSI_getRxFrameWatchdogCounter
<b>RX_PING_WD_CTRL</b>	
fsi.c	FSI_resetRxModule
fsi.c	FSI_clearRxModuleReset
fsi.h	FSI_enableRxPingWatchdog
fsi.h	FSI_disableRxPingWatchdog
<b>RX_PING_TAG</b>	
fsi.h	FSI_getRxPingTag

**Table 25-16. FSI Registers to Driverlib Functions (continued)**

File	Driverlib Function
fsi.h	FSI_setRxPingTagRef
fsi.h	FSI_getRxPingTagRef
fsi.h	FSI_setRxPingTagMask
fsi.h	FSI_getRxPingTagMask
fsi.h	FSI_enableRxPingTagCompare
fsi.h	FSI_disableRxPingTagCompare
fsi.h	FSI_enableRxPingBroadcast
fsi.h	FSI_disableRxPingBroadcast
<b>RX_PING_WD_REF</b>	
fsi.h	FSI_enableRxPingWatchdog
<b>RX_PING_WD_CNT</b>	
fsi.h	FSI_getRxPingWatchdogCounter
<b>RX_INT1_CTRL</b>	
fsi.h	FSI_enableRxInterrupt
fsi.h	FSI_disableRxInterrupt
<b>RX_INT2_CTRL</b>	
fsi.h	FSI_enableRxInterrupt
fsi.h	FSI_disableRxInterrupt
<b>RX_LOCK_CTRL</b>	
fsi.h	FSI_lockRxCtrl
<b>RX_ECC_DATA</b>	
fsi.h	FSI_setRxECCData
<b>RX_ECC_VAL</b>	
fsi.h	FSI_setRxReceivedECCValue
<b>RX_ECC_SEC_DATA</b>	
fsi.h	FSI_getRxECCCorrectedData
<b>RX_ECC_LOG</b>	
fsi.h	FSI_getRxECCLog
<b>RX_FRAME_TAG_CMP</b>	
fsi.h	FSI_setRxFrameTagRef
fsi.h	FSI_getRxFrameTagRef
fsi.h	FSI_setRxFrameTagMask
fsi.h	FSI_getRxFrameTagMask
fsi.h	FSI_enableRxFrameTagCompare
fsi.h	FSI_disableRxFrameTagCompare
fsi.h	FSI_enableRxFrameBroadcast
fsi.h	FSI_disableRxFrameBroadcast
<b>RX_PING_TAG_CMP</b>	
fsi.h	FSI_setRxPingTagRef
fsi.h	FSI_getRxPingTagRef
fsi.h	FSI_setRxPingTagMask
fsi.h	FSI_getRxPingTagMask
fsi.h	FSI_enableRxPingTagCompare
fsi.h	FSI_disableRxPingTagCompare
fsi.h	FSI_enableRxPingBroadcast

**Table 25-16. FSI Registers to Driverlib Functions (continued)**

File	Driverlib Function
fsi.h	FSI_disableRxPingBroadcast
<b>RX_TRIG_CTRL_0</b>	
-	
<b>RX_TRIG_WIDTH_0</b>	
-	
<b>RX_DLYLINE_CTRL</b>	
fsi.c	FSI_configRxDelayLine
<b>RX_TRIG_CTRL_1</b>	
-	
<b>RX_TRIG_CTRL_2</b>	
-	
<b>RX_TRIG_CTRL_3</b>	
-	
<b>RX_VIS_1</b>	
-	
<b>RX_UDATA_FILTER</b>	
-	
<b>RX_BUF_BASE(i)</b>	
fsi.c	FSI_readRxBuffer
fsi.h	FSI_getRxBufferAddress

### 25.5.2 FSI Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/fsi

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples/).

#### 25.5.2.1 FSI Loopback:CPU Control

FILE: fsi\_ex1\_loopback\_cpucontrol.c

Example sets up infinite data frame transfers where trigger happens through *CPU*. Automatic(Hw triggered) Ping frame transmission is also setup along with data.

User can edit some of configuration parameters as per usecase. These are as below. Default values can be referred in code where these globals are defined

- *nWords* - Number of words per transfer may be from 1 -16
- *nLanes* - Choice to select single or double lane for frame transfers
- *fsiClock* - FSI Clock used for transfers
- *txUserData* - User data to be sent with Data frame
- *txDataFrameTag* - Frame tag used for Data transfers
- *txPingFrameTag* - Frame tag used for Ping transfers
- *txPingTimeRefCntr* - Tx Ping timer reference counter
- *rxWdTimeoutRefCntr* - Rx Watchdog timeout reference counter

For any errors during transfers i.e. *error* events such as Frame Overrun, Underrun, Watchdog timeout and CRC/EOF/TYPE errors, execution will stop immediately and status variables can be looked into for more details. Execution will also stop for any mismatch between received data and sent ones and also if transfers takes unusually long time(detected through software counters - txTimeOutCntr and rxTimeOutCntr)

#### External Connections

For FSI internal loopback (`EXTERNAL_FSI_ENABLE == 0`), no external connections needed

For FSI external loopback (`EXTERNAL_FSI_ENABLE == 1`), external connections are required. The FSI TX pins should be connected to the FSI RX pins of the same device. See below for external connections to include and GPIOs used:

External Connections Required between FSI TX and RX of the same device:

- FSIRX\_CLK to FSITX\_CLK
- FSIRX\_RX0 to FSITX\_TX0
- FSIRX\_RX1 to FSITX\_TX1

ControlCard FSI Header GPIOs:

- GPIO\_27 -> FSITX\_CLK
- GPIO\_26 -> FSITX\_TX0
- GPIO\_25 -> FSITX\_TX1
- GPIO\_13 -> FSIRX\_CLK
- GPIO\_12 -> FSIRX\_RX0
- GPIO\_11 -> FSIRX\_RX1

*Watch Variables*

- *dataFrameCnt* Number of Data frame transferred
- *error* Non zero for transmit/receive data mismatch

#### 25.5.2.2 FSI DMA frame transfers:DMA Control

FILE: `fsi_ex3_loopback_dmacontrol.c`

Example sets up infinite data frame transfers where DMA trigger happens once through CPU and then DMA takes control to transfer data iteratively. This example demonstrates the FSI feature about triggering DMA events which in turn can copy data and trigger next transfer.

Two DMA channels are setup for FSI Tx operation and two for Rx. Four areas in GSx memories are also setup as source and sink for data and tag values of frame under transmission.

Automatic(Hw triggered) Ping frame transmission is also setup along with data.

If there are any comparison failures during transfers or any error event occurs, execution will stop.

User Configurations: If "Software Frame Size" is modified in FSI TX or FSI RX Sysconfig, change: DMA CH0 "Destination Wrap Size" DMA CH0 "Burst Size" DMA CH2 "Source Wrap Size" DMA CH2 "Burst Size" FSI TX/RX "Software Frame Size"

: This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the `.syscfg` file the board you're using. At any time you can select another device to migrate this example. *External Connections*

For FSI internal loopback (default setting), no external connections needed

For FSI external loopback (disable "Loopback Mode" in FSI RX Sysconfig), external connections are required. Refer to SysConfig for external connections (GPIO pin numbers) specific to each device.

*Watch Variables*

- *countDMAtransfers* Number of Data frame transferred
- *error* Non zero for transmit/receive data mismatch

#### 25.5.2.3 FSI data transfer by external trigger

FILE: `fsi_ex4_loopback_epwmtrigger.c`

FSI frame transfer can be triggered by external sources. It can connect up to 32 trigger sources but as of now, only 16 ePWMx-SOCy(x-1:8, y-A:B) are supported. FSI supports external trigger for both PING and DATA frame

transfers and in this example we demonstrate how to setup infinite DATA transfers using selectable ePWM-SOC as a trigger source. The TB counter for ePWM operation is in up/down count mode for this example.

Automatic(Hw triggered) Ping frame transmission is also setup along with data.

If there are any comparison failures during transfers or any of error event occurs, execution will stop.

#### *External Connections*

For FSI internal loopback (EXTERNAL\_FSI\_ENABLE == 0), no external connections needed

For FSI external loopback (EXTERNAL\_FSI\_ENABLE == 1), external connections are required. The FSI TX pins should be connected to the respective FSI RX pins of the same device. See below for external connections to include and GPIOs used:

External Connections Required between FSI TX and RX of the same device:

- FSIRX\_CLK to FSITX\_CLK
- FSIRX\_RX0 to FSITX\_TX0
- FSIRX\_RX1 to FSITX\_TX1

ControlCard FSI Header GPIOs:

- GPIO\_27 -> FSITX\_CLK
- GPIO\_26 -> FSITX\_TX0
- GPIO\_25 -> FSITX\_TX1
- GPIO\_13 -> FSIRX\_CLK
- GPIO\_12 -> FSIRX\_RX0
- GPIO\_11 -> FSIRX\_RX1

#### *Watch Variables*

- *dataFrameCnt* Number of Data frame transfered
- *error* Non zero for transmit/receive data mismatch

#### **25.5.2.4 FSI data transfers upon CPU Timer event**

FILE: fsi\_ex5\_periodic\_frame.c

Example sets up infinite data frame transfers where trigger comes from ISR handling the periodic CPU Timer event. Automatic(Hw triggered) Ping frame transmission is also setup along with data.

CPU Timer0 is chosen for setting up periodic timer events. User can choose any other Timer-1/Timer-2 as well.

Automatic(Hw triggered) Ping frame transmission is also setup along with data.

If there are any comparison failures during transfers or any of error event occurs, execution will stop.

#### *External Connections*

For FSI internal loopback (EXTERNAL\_FSI\_ENABLE == 0), no external connections needed

For FSI external loopback (EXTERNAL\_FSI\_ENABLE == 1), external connections are required. The FSI TX pins should be connected to the respective FSI RX pins of the same device. See below for external connections to include and GPIOs used:

External Connections Required between FSI TX and RX of the same device:

- FSIRX\_CLK to FSITX\_CLK
- FSIRX\_RX0 to FSITX\_TX0
- FSIRX\_RX1 to FSITX\_TX1

ControlCard FSI Header GPIOs:

- GPIO\_27 -> FSITX\_CLK
- GPIO\_26 -> FSITX\_TX0
- GPIO\_25 -> FSITX\_TX1
- GPIO\_13 -> FSIRX\_CLK

- GPIO\_12 -> FSIRX\_RX0
- GPIO\_11 -> FSIRX\_RX1

#### Watch Variables

- *dataFrameCnt* Number of Data frame transferred
- *error* Non zero for transmit/receive data mismatch

#### 25.5.2.5 FSI and SPI communication(*fsi\_ex6\_spi\_main\_tx*)

FILE: *fsi\_ex6\_spi\_main\_tx.c*

FSI supports SPI compatibility mode to talk to the devices not having FSI but SPI module. Example sets up infinite data frame transfers where FSI acts like main Tx and SPI as remote Rx. API to decode FSI frame received at SPI end is implemented and checks are made to ensure received details(frame tag/type, userdata, data) match with transferred frame.

If there are any comparison failures during transfers or any of error event occurs, execution will stop.

#### External Connections

For FSI <-> SPI communication, make below connections in GPIO settings

- GPIO\_7 -> GPIO\_18 :: To connect FSITXA\_CLK with SPICLKA
- GPIO\_6 -> GPIO\_16 :: To connect FSITXA\_D0 with SPIPCOA
- GPIO\_5 -> GPIO\_19 :: To connect FSITXA\_D1 with SPIPTA

#### Watch Variables

- *dataFrameCnt* Number of Data frame transferred
- *error* Non zero for transmit/receive data mismatch

#### 25.5.2.6 FSI and SPI communication(*fsi\_ex7\_spi\_remote\_rx*)

FILE: *fsi\_ex7\_spi\_remote\_rx.c*

FSI supports SPI compatibility mode to talk to the devices not having FSI but SPI module. Example sets up infinite data frame transfers where FSI acts like remote Rx and SPI as main Rx. API to build the FSI frame at SPI end before transfer is implemented in SW and checks are made to ensure received details(frame tag/type, userdata, data) on FSI Rx match with transferred data.

If there are any comparison failures during transfers or any of error event occurs, execution will stop.

#### External Connections

For FSI(Rx) <-> SPI(Tx) communication, make connections in GPIO settings

There is no requirement for a chip select signal to be used when connected to the FSIRX. This is because the FSIRX will respond to any incoming clock edge.

- GPIO\_13 -> GPIO\_18 :: To connect FSIRXCLKA with SPICLKA
- GPIO\_12 -> GPIO\_16 :: To connect FSIRXD0A with SPIPCOA

#### Watch Variables

- *dataFrameCnt* Number of Data frame transferred
- *error* Non zero for transmit/receive data mismatch

#### 25.5.2.7 FSI P2Point Connection:Rx Side

FILE: *fsi\_ex8\_ext\_p2pconnection\_rx.c*

Example sets up FSI receiving device in a point to point connection to the FSI transmitting device. Example code to set up FSI transmit device is implemented in a separate file.

In a real scenario two separate devices may power up in arbitrary order and there is a need to establish a clean communication link which ensures that receiver side is flushed to properly interpret the start of a new valid frame.

There is no true concept of a main or a remote node in the FSI protocol, but to simplify the data flow and connection we can consider transmitting device as main and receiving side as remote. Transmitting side will be driver of initialization sequence.

Handshake mechanism which must take place before actual data transmission can be usecase specific; points described below can be taken as an example on how to implement the handshake from receiving side -

- Setup the receiver interrupts to detect PING type frame reception
- Begin the first PING loop
  - Wait for receiver interrupt
  - If the FSI Rx has received a PING frame with *FSI\_FRAME\_TAG0*, come out of loop. Otherwise iterate the loop again.
- Begin the second PING loop
  - Send the Flush sequence
  - Send the PING frame with tag `\bFSI_FRAME_TAG1`
  - Wait for receiver interrupt
  - If the FSI Rx has received a PING frame with *FSI\_FRAME\_TAG1*, come out of loop. Otherwise iterate the loop again.

Now, the receiver side has received the acknowledged PING frame(tag1), so it is ready for normal operation further.

After above synchronization steps, FSI Rx can be configured as per usecase i.e. *nWords*, lane width, enabling events etc and start the infinite transfers. More details on establishing the communication link can be found in device TRM.

User can edit some of configuration parameters as per usecase, similar to other examples.

*nWords* - Number of words per transfer may be from 1 -16 *nLanes* - Choice to select single or double lane for frame transfers *fsiClock* - FSI Clock used for transfers *txUserData* - User data to be sent with Data frame *txDataFrameTag* - Frame tag used for Data transfers *txPingFrameTag* - Frame tag used for Ping transfers *txPingTimeRefCntr* - Tx Ping timer reference counter *rxWdTimeoutRefCntr* - Rx Watchdog timeout reference counter

#### External Connections

For FSI external P2P connection, external connections are required to be made between two devices. Device 1's FSI TX and RX pins need to be connected to device 2's FSI RX and TX pins respectively. See below for external connections to make and GPIOs used:

External connections required between independent RX and TX devices:

- FSIRX\_CLK to FSITX\_CLK
- FSIRX\_RX0 to FSITX\_TX0
- FSIRX\_RX1 to FSITX\_TX1

ControlCard FSI Header GPIOs:

- GPIO\_27 -> FSITX\_CLK
- GPIO\_26 -> FSITX\_TX0
- GPIO\_25 -> FSITX\_TX1
- GPIO\_13 -> FSIRX\_CLK
- GPIO\_12 -> FSIRX\_RX0
- GPIO\_11 -> FSIRX\_RX1

#### Watch Variables

- *dataFrameCntr* Number of Data frame received
- *error* Non zero for transmit/receive data mismatch

#### 25.5.2.8 FSI P2Point Connection:Tx Side

FILE: `fsi_ex8_ext_p2pconnection_tx.c`

Example sets up FSI transmitting device in a point to point connection to the FSI receiving device. Example code to set up FSI receiving device is implemented in a separate file.

In a real scenario two separate devices may power up in arbitrary order and there is a need to establish a clean communication link which ensures that receiver side is flushed to properly interpret the start of a new valid frame.

There is no true concept of a main or a remote node in the FSI protocol, but to simplify the data flow and connection we can consider transmitting device as main and receiving side as remote. Transmitting side will be driver of initialization sequence.

Handshake mechanism which must take place before actual data transmission can be usecase specific; points described below can be taken as an example on how to implement the handshake from transmitting side -

- Setup the receiver interrupts to detect PING type frame reception
- Begin the PING loop
  - Send the Flush sequence
  - Send a PING frame with the frame tag *FSI\_FRAME\_TAG0*
  - Wait for some time(determined by application)
  - If the FSI Rx has received a PING frame with *FSI\_FRAME\_TAG1*, come out of loop. Otherwise iterate the loop again

Send a PING frame with the frame tag *FSI\_FRAME\_TAG1*

After above synchronization steps, FSI Tx can be configured as per usecase i.e. *nWords*, lane width, enabling events etc and start the infinite transfers. More details on establishing the communication link can be found in device TRM.

User can edit some of configuration parameters as per usecase, similar to other examples.

*nWords* - Number of words per transfer may be from 1 -16 *nLanes* - Choice to select single or double lane for frame transfers *fsiClock* - FSI Clock used for transfers *txUserData* - User data to be sent with Data frame *txDataFrameTag* - Frame tag used for Data transfers *txPingFrameTag* - Frame tag used for Ping transfers *txPingTimeRefCntr* - Tx Ping timer reference counter *rxWdTimeoutRefCntr* - Rx Watchdog timeout reference counter

#### *External Connections*

For FSI external P2P connection, external connections are required to be made between two devices. Device 1's FSI TX and RX pins need to be connected to device 2's FSI RX and TX pins respectively. See below for external connections to make and GPIOs used:

External connections required between independent RX and TX devices:

- FSIRX\_CLK to FSITX\_CLK
- FSIRX\_RX0 to FSITX\_TX0
- FSIRX\_RX1 to FSITX\_TX1

ControlCard FSI Header GPIOs:

- GPIO\_27 -> FSITX\_CLK
- GPIO\_26 -> FSITX\_TX0
- GPIO\_25 -> FSITX\_TX1
- GPIO\_13 -> FSIRX\_CLK
- GPIO\_12 -> FSIRX\_RX0
- GPIO\_11 -> FSIRX\_RX1

#### *Watch Variables*

- *dataFrameCntr* Number of Data frame transmitted
- *error* Non zero for transmit/receive data mismatch



## 25.6 FSI Registers

This section describes the FSI Registers.

### 25.6.1 FSI Base Address Table

**Table 25-17. FSI Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
FsiTxaRegs	<a href="#">FSI_TX_REGS</a>	FSITXA_BASE	0x0000_6600	YES	YES	YES	YES
FsiRxaRegs	<a href="#">FSI_RX_REGS</a>	FSIRXA_BASE	0x0000_6680	YES	YES	YES	YES

## 25.6.2 FSI\_TX\_REGS Registers

Table 25-18 lists the memory-mapped registers for the FSI\_TX\_REGS registers. All register offset addresses not listed in Table 25-18 should be considered as reserved locations and the register contents should not be modified.

**Table 25-18. FSI\_TX\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	TX_MAIN_CTRL	Transmit main control register	EALLOW	<a href="#">Go</a>
2h	TX_CLK_CTRL	Transmit clock control register	EALLOW and LOCK	<a href="#">Go</a>
4h	TX_OPER_CTRL_LO	Transmit operation control register low	EALLOW and LOCK	<a href="#">Go</a>
5h	TX_OPER_CTRL_HI	Transmit operation control register high	EALLOW and LOCK	<a href="#">Go</a>
6h	TX_FRAME_CTRL	Transmit frame control register		<a href="#">Go</a>
7h	TX_FRAME_TAG_UDATA	Transmit frame tag and user data register		<a href="#">Go</a>
8h	TX_BUF_PTR_LOAD	Transmit buffer pointer control load register	EALLOW	<a href="#">Go</a>
9h	TX_BUF_PTR_STS	Transmit buffer pointer control status register		<a href="#">Go</a>
Ah	TX_PING_CTRL	Transmit ping control register	EALLOW and LOCK	<a href="#">Go</a>
Bh	TX_PING_TAG	Transmit ping tag register		<a href="#">Go</a>
Ch	TX_PING_TO_REF	Transmit ping timeout counter reference	EALLOW and LOCK	<a href="#">Go</a>
Eh	TX_PING_TO_CNT	Transmit ping timeout current count		<a href="#">Go</a>
10h	TX_INT_CTRL	Transmit interrupt event control register	EALLOW and LOCK	<a href="#">Go</a>
11h	TX_DMA_CTRL	Transmit DMA event control register	EALLOW and LOCK	<a href="#">Go</a>
12h	TX_LOCK_CTRL	Transmit lock control register	EALLOW and LOCK	<a href="#">Go</a>
14h	TX_EVT_STS	Transmit event and error status flag register		<a href="#">Go</a>
16h	TX_EVT_CLR	Transmit event and error clear register	EALLOW	<a href="#">Go</a>
17h	TX_EVT_FRC	Transmit event and error flag force register	EALLOW	<a href="#">Go</a>
18h	TX_USER_CRC	Transmit user-defined CRC register		<a href="#">Go</a>
20h	TX_ECC_DATA	Transmit ECC data register		<a href="#">Go</a>
22h	TX_ECC_VAL	Transmit ECC value register		<a href="#">Go</a>
24h	TX_DLYLINE_CTRL	Transmit delay Line control register	EALLOW and LOCK	<a href="#">Go</a>
40h + formula	TX_BUF_BASE_y	Base address for transmit buffer		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 25-19 shows the codes that are used for access types in this section.

**Table 25-19. FSI\_TX\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		

**Table 25-19. FSI\_TX\_REGS Access Type Codes (continued)**

Access Type	Code	Description
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 25.6.2.1 TX\_MAIN\_CTRL Register (Offset = 0h) [Reset = 0000h]

TX\_MAIN\_CTRL is shown in [Figure 25-18](#) and described in [Table 25-20](#).

Return to the [Summary Table](#).

Transmit main control register

**Figure 25-18. TX\_MAIN\_CTRL Register**

15	14	13	12	11	10	9	8
KEY							
W-0h							
7	6	5	4	3	2	1	0
RESERVED						FLUSH	CORE_RST
R-0h						R/W-0h	R/W-0h

**Table 25-20. TX\_MAIN\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	KEY	W	0h	Write Key In order to write to any bit in this register, 0xA5 must be written to this field at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every change to this register. Reset type: SYSRSn
7-2	RESERVED	R	0h	Reserved
1	FLUSH	R/W	0h	Flush Operation Start bit This bit will cause the transmitter to initiate a flush pattern of a single toggle on the TXD0 and TXD1 followed by five full cycles of TXCLK. This bit should be written only when the CORE_RST bit is 0 and the clock to the Transmitter core is turned on. 0h (R/W) = Clear this bit. 1h (R/W) = Setting this bit will initiate flush sequence. To properly execute a flush sequence, Set FLUSH to 1, wait for five TXCLK cycles then clear FLUSH to 0. Note: The KEY field must contain 0xA5 for any write to this bit to take effect. The software must keep this bit set to 1 for at least five TXCLK cycles before setting it back to 0. Reset type: SYSRSn
0	CORE_RST	R/W	0h	Transmitter Main Core Reset bit This bit controls the transmitter main core reset. In order to send any frame, this bit must be cleared. 0h (R/W) = Transmitter core is not in reset and can transmit frames. 1h (R/W) = Transmitter core is held in reset. Note: The KEY field must contain 0xA5 for any write to this bit to take effect. Reset type: SYSRSn

### 25.6.2.2 TX\_CLK\_CTRL Register (Offset = 2h) [Reset = 0000h]

TX\_CLK\_CTRL is shown in [Figure 25-19](#) and described in [Table 25-21](#).

Return to the [Summary Table](#).

Transmit clock control register

**Figure 25-19. TX\_CLK\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED						PRESCALE_VAL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
PRESCALE_VAL						CLK_EN	CLK_RST
R/W-0h						R/W-0h	R/W-0h

**Table 25-21. TX\_CLK\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-2	PRESCALE_VAL	R/W	0h	Clock Divider Prescale Value The input clock is divided by this 8-bit value and fed into the transmitter core. This divided clock is the rate at which TXCLK will operate. 0h (R/W) = Reserved 1h (R/W) = Input clock /1 2h (R/W) = Input clock /2 3h (R/W) = Input clock /3 4h (R/W) = Input clock /4 ... FFh (R/W) = Input clock /255 TXCLKIN = Input clock / PRESCALE_VAL In FSI mode: TXCLK = TXCLKIN / 2 In SPI mode: TXCLK = TXCLKIN Reset type: SYSRSn
1	CLK_EN	R/W	0h	Clock Divider Enable bit This bit will enable and disable the input clock divider and start the clock to the transmitter core. 0h (R/W) = The input clock divider is not enabled and the clock is not connected to the transmitter core. 1h (R/W) = The input clock to the transmitter core is being divided by the PRESCALE_VAL and enabled. Reset type: SYSRSn
0	CLK_RST	R/W	0h	Clock Divider Reset bit This bit will reset the clock counter in the clock divider. 0h (R/W) = The clock divider is set based on the value in PRESCALE_VAL. The input clock will be divided by PRESCALE_VAL if CLK_EN is set. 1h (R/W) = The clock divider will be reset to 0 and will stay reset until software writes a 0 to this bit. Reset type: SYSRSn

### 25.6.2.3 TX\_OPER\_CTRL\_LO Register (Offset = 4h) [Reset = 0000h]

TX\_OPER\_CTRL\_LO is shown in [Figure 25-20](#) and described in [Table 25-22](#).

Return to the [Summary Table](#).

Transmit operation control register low

**Figure 25-20. TX\_OPER\_CTRL\_LO Register**

15	14	13	12	11	10	9	8
RESERVED					SEL_TDM_IN	TDM_ENABLE	SEL_PLLCLK
R-0h					R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
PING_TO_MODE	SW_CRC	START_MODE			SPI_MODE	DATA_WIDTH	
R/W-0h	R/W-0h	R/W-0h			R/W-0h	R/W-0h	

**Table 25-22. TX\_OPER\_CTRL\_LO Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10	SEL_TDM_IN	R/W	0h	Input TDM port Select bit This bit selects the input port for the transmitter core between the TDM input pins or the RX module. When this bit is '0', the inputs selected for TDM are from the TDM input pins. When this bit is '1', then inputs selected for TDM are from the RX module. Reset type: SYSRSn
9	TDM_ENABLE	R/W	0h	Transmit TDM Mode Enable bit. This bit enables the TDM Mode for multi-remote TDM operation. 0h (R/W) Transmit TDM Mode is not enabled. 1h (R/W) Transmit TDM Mode is enabled. Reset type: SYSRSn
8	SEL_PLLCLK	R/W	0h	Input Clock Select bit This bit selects the input clock source for the transmitter core. 0h (R/W) = SYSCLK is the source of the transmitter clock into the clock prescaler. 1h (R/W) = PLLRAWCLK is the source of the transmitter core clock into the clock prescaler. Reset type: SYSRSn
7	PING_TO_MODE	R/W	0h	Ping Counter Reset Mode Select bit This bit selects when the ping counter will reset. 0h (R/W) = The ping counter will reset and restart only on hardware initiated ping frames, when ping counter has timed out. 1h (R/W) = The ping counter will reset and restart on any software initiated frame as well as a ping counter timeout Reset type: SYSRSn
6	SW_CRC	R/W	0h	CRC Source Select bit This bit selects the source of the CRC value that is transmitted. 0h (R/W) = The transmitted CRC value is computed by hardware. 1h (R/W) = The transmitted CRC value is sourced from the value programmed in the TX_USER_CRC register. Reset type: SYSRSn

**Table 25-22. TX\_OPER\_CTRL\_LO Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-3	START_MODE	R/W	0h	<p>Transmission Start Mode Select bit</p> <p>These bits select the method by which a new frame transmission is started.</p> <p>0h (R/W) = Only a software write to TX_FRAME_CTRL.START initiate a new transmission.</p> <p>1h (R/W) = The configured external trigger will initiate a new transmission.</p> <p>2h (R/W) = Either writing to TX_FRAME_CTRL.START or the TX_FRAME_TAG_UDATA register will initiate a new transmission. All other combinations of bits are illegal and reserved for future use.</p> <p>Reset type: SYSRSn</p>
2	SPI_MODE	R/W	0h	<p>SPI Mode Select bit</p> <p>This bit enables and disables SPI compatibility mode.</p> <p>0h (R/W) = FSI is in normal mode of operation.</p> <p>1h (R/W) = FSI is operating in SPI compatibility mode.</p> <p>Reset type: SYSRSn</p>
1-0	DATA_WIDTH	R/W	0h	<p>Transmit Data Width Select bits</p> <p>These bits define the number of data lines used by the transmitter.</p> <p>0h (R/W) = Data will be transmitted on one data line (TXD0)</p> <p>1h (R/W) = Data will be transmitted on two data lines (TXD0 and TXD1). The format of the data is described in the preceding chapter.</p> <p>2h, 3h (R/W) = Reserved</p> <p>Reset type: SYSRSn</p>

### 25.6.2.4 TX\_OPER\_CTRL\_HI Register (Offset = 5h) [Reset = 0000h]

TX\_OPER\_CTRL\_HI is shown in [Figure 25-21](#) and described in [Table 25-23](#).

Return to the [Summary Table](#).

Transmit operation control register high

**Figure 25-21. TX\_OPER\_CTRL\_HI Register**

15	14	13	12	11	10	9	8
RESERVED			EXT_TRIG_SEL				
R-0h			R/W-0h				
7	6	5	4	3	2	1	0
EXT_TRIG_SE L	ECC_SEL	FORCE_ERR	RESERVED				
R/W-0h	R/W-0h	R/W-0h	R-0h				

**Table 25-23. TX\_OPER\_CTRL\_HI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13-7	EXT_TRIG_SEL	R/W	0h	External Trigger Select bit These bits define which of the 128 external inputs will be used as the source for the external input trigger. 00h (R/W) = Trigger 1 is the source. 01h (R/W) = Trigger 2 is the source. 02h (R/W) = Trigger 3 is the source. ... 7Fh (R/W) = Trigger 128 is the source. Reset type: SYSRSn
6	ECC_SEL	R/W	0h	ECC Data Width Select bit This bit selects between 16-bit and 32-bit ECC computation. 0h (R/W) = 32-bit ECC is used. 1h (R/W) = 16-bit ECC is used. Reset type: SYSRSn
5	FORCE_ERR	R/W	0h	Error Frame Force bit This bit will force the the CRC value of the transmitted data frame to 0 whenever there is a buffer overrun or underrun condition. This can be used to force a corrupted CRC as the data is not guaranteed to be reliable. The receiver will treat the data as invalid and can handle this as needed. Note: DO NOT use FORCE_ERR if using the SW CRC mode (FSI Transmit). 0h (R/W) = The CRC will not be forced to 0. 1h (R/W) = The CRC will be forced to 0 in a buffer overrun or underrun condition. Reset type: SYSRSn
4-0	RESERVED	R	0h	Reserved



### 25.6.2.5 TX\_FRAME\_CTRL Register (Offset = 6h) [Reset = 0000h]

TX\_FRAME\_CTRL is shown in [Figure 25-22](#) and described in [Table 25-24](#).

Return to the [Summary Table](#).

Transmit frame control register

**Figure 25-22. TX\_FRAME\_CTRL Register**

15	14	13	12	11	10	9	8
START		RESERVED					
R/W-0h		R-0h					
7	6	5	4	3	2	1	0
N_WORDS				FRAME_TYPE			
R/W-0h				R/W-0h			

**Table 25-24. TX\_FRAME\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	START	R/W	0h	Start Transmission bit This bit will cause the FSI to start transmitting the next frame. 0h (R/W) = Writing a 0 to this bit will have no effect. 1h (R/W) = Start the next transmission. This bit will be cleared by hardware. Reset type: SYSRSn
14-8	RESERVED	R	0h	Reserved
7-4	N_WORDS	R/W	0h	Number of Words to be Transmitted This field defines the number of words which will be transmitted in a DATA_N_WORD frame. This is a user-defined field that must match the corresponding field in the receiver. Set this bitfield to be one less than the number of words to be transmitted. 0h (R/W) = 1 data word frame (16-bit data). 1h (R/W) = 2 data word frame (32-bit data). .. Fh (R/W) = 16 data word frame (256-bit data). Reset type: SYSRSn
3-0	FRAME_TYPE	R/W	0h	Transmit Frame Type This field determines the type of frame that will be transmitted next. 0000b (R/W) = Ping Frame. This frame can be sent either by software or automatically by hardware. 0100b (R/W) = DATA_1_WORD Frame. One word data frame (16-bit data). 0101b (R/W) = DATA_2_WORD Frame. Two word data frame (32-bit data). 0110b (R/W) = DATA_4_WORD Frame. Four word data frame (64-bit data). 0111b (R/W) = DATA_6_WORD Frame. Six word data frame (96-bit data). 0011b (R/W) = DATA_N_WORD Frame. The N_WORDS field will determine the number of words (1 to 16) to be sent. Both the transmitter and receiver must have the same value programmed. 1111b (R/W) = Error Frame. This frame can be used during error conditions or any condition where the transmitter wants to notify the receiver of a high priority status. However, the user software is at liberty to use this for any purpose. 0001b, 0010b, and 1000b through 1110b are Reserved and should not be used. Reset type: SYSRSn

### 25.6.2.6 TX\_FRAME\_TAG\_UDATA Register (Offset = 7h) [Reset = 0000h]

TX\_FRAME\_TAG\_UDATA is shown in [Figure 25-23](#) and described in [Table 25-25](#).

Return to the [Summary Table](#).

Transmit frame tag and user data register

**Figure 25-23. TX\_FRAME\_TAG\_UDATA Register**

15	14	13	12	11	10	9	8
USER_DATA							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED				FRAME_TAG			
R-0h				R/W-0h			

**Table 25-25. TX\_FRAME\_TAG\_UDATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	USER_DATA	R/W	0h	User Data bits This is a user-defined value that will be loaded into the the user data phase of the frame. This 8-bit value can be used by the receiver for any application need. This value will not impact any hardware behavior. Reset type: SYSRSn
7-4	RESERVED	R	0h	Reserved
3-0	FRAME_TAG	R/W	0h	This will be used only for software initiated transmissions. Frame tag bits This is a user-defined value that will be loaded into the frame tag phase of the next transmission. The receiver may use the frame tag for any application need. This value will not impact any hardware behavior For external triggers do not use this register. Use the TX_PING_TAG register instead. Reset type: SYSRSn

### 25.6.2.7 TX\_BUF\_PTR\_LOAD Register (Offset = 8h) [Reset = 0000h]

TX\_BUF\_PTR\_LOAD is shown in [Figure 25-24](#) and described in [Table 25-26](#).

Return to the [Summary Table](#).

Transmit buffer pointer control load register

**Figure 25-24. TX\_BUF\_PTR\_LOAD Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				BUF_PTR_LOAD			
R-0h				R/W-0h			

**Table 25-26. TX\_BUF\_PTR\_LOAD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	BUF_PTR_LOAD	R/W	0h	<p>Buffer Pointer Load bits</p> <p>These bits are used to force the transmit buffer pointer to a desired index within the transmit buffer. The next transmission will begin picking data from this index and increment appropriately. This value will be reflected in TX_BUF_PTR_STS only after a minimum 3 SYSCLK cycles + 3 TXCLK cycles.</p> <p>This value should not be written while there is an active transmission as it may corrupt the ongoing frame or other undefined behavior.</p> <p>Reset type: SYSRSn</p>

### 25.6.2.8 TX\_BUF\_PTR\_STS Register (Offset = 9h) [Reset = 0000h]

TX\_BUF\_PTR\_STS is shown in [Figure 25-25](#) and described in [Table 25-27](#).

Return to the [Summary Table](#).

Transmit buffer pointer control status register

**Figure 25-25. TX\_BUF\_PTR\_STS Register**

15	14	13	12	11	10	9	8
RESERVED				CURR_WORD_CNT			
R-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED				CURR_BUF_PTR			
R-0h				R-0h			

**Table 25-27. TX\_BUF\_PTR\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-8	CURR_WORD_CNT	R	0h	Words Remaining in the transmit buffer This value indicates the number of words present in the data buffer which have not yet been transmitted. This value is only valid when there is no active transmission. Note: This value will not be valid if there is a buffer overrun or underrun condition. Reset type: SYSRSn
7-4	RESERVED	R	0h	Reserved
3-0	CURR_BUF_PTR	R	0h	Current Buffer Pointer Index This bitfield will show the current index of the buffer pointer. This value is only valid when there is no active transmission. Reset type: SYSRSn

### 25.6.2.9 TX\_PING\_CTRL Register (Offset = Ah) [Reset = 0000h]

TX\_PING\_CTRL is shown in [Figure 25-26](#) and described in [Table 25-28](#).

Return to the [Summary Table](#).

Transmit ping control register

**Figure 25-26. TX\_PING\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED						EXT_TRIG_SEL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
EXT_TRIG_SEL				EXT_TRIG_EN	TIMER_EN	CNT_RST	
R/W-0h				R/W-0h	R/W-0h	R/W-0h	

**Table 25-28. TX\_PING\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-3	EXT_TRIG_SEL	R/W	0h	External Trigger Select bits This bitfield will select one of the 128 external trigger inputs to as the source to generate a ping frame. A ping frame will only be generated if the EXT_TRIG_EN bit is set. 0h (R/W) = Trigger 1 will be used to generate a ping frame. 1h (R/W) = Trigger 2 will be used to generate a ping frame. .. 7Fh (R/W) = Trigger 128 will be used to generate a ping frame. Reset type: SYSRSn
2	EXT_TRIG_EN	R/W	0h	External Trigger Enable bit This bit will allow the external trigger logic to generate a ping frame. 0h (R/W) = External triggers will not be used to generate ping frames. 1h (R/W) = The selected external trigger (selected by EXT_TRIG_SEL bits) will be able to generate a ping frame. The ping timer will be ignored if this bit is set. Reset type: SYSRSn
1	TIMER_EN	R/W	0h	Ping Timer Enable bit This bit will enable the ping timer for generating periodic ping frames. 0h (R/W) = The ping timer is disabled and will not generate ping frames. 1h (R/W) = The ping timer is enabled and can be used to generate ping frames. Once the timer count reaches the value set by the TX_PING_TO_REF register, it will initiate a ping frame transmission. Note: If the ping timer is used, EXT_TRIG_EN should not be set as it will override this function. Reset type: SYSRSn
0	CNT_RST	R/W	0h	Ping Counter Reset bit Writing a 1 to this bit will reset the ping counter to 0. The counter will stay in reset as long as this bit is set to 1. This bit needs to be cleared to 0 to use the counter. 0h (R/W) = Clear the CNT_RST. 1h (R/W) = The ping counter will be reset to 0. Reset type: SYSRSn

### 25.6.2.10 TX\_PING\_TAG Register (Offset = Bh) [Reset = 0000h]

TX\_PING\_TAG is shown in [Figure 25-27](#) and described in [Table 25-29](#).

Return to the [Summary Table](#).

Transmit ping tag register

**Figure 25-27. TX\_PING\_TAG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				TAG			
R-0h				R/W-0h			

**Table 25-29. TX\_PING\_TAG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	TAG	R/W	0h	Ping Frame Tag This field contains a 4-bit tag which will be sent in any ping frame that is initiated by an external trigger or the ping timer. This field is user-defined and can be set based on the application requirement. If a ping frame is generated manually, the transmitted tag will be from TX_FRAME_TAG_UDATA.FRAME_TAG, not this value. Reset type: SYSRSn

### 25.6.2.11 TX\_PING\_TO\_REF Register (Offset = Ch) [Reset = 0000000h]

TX\_PING\_TO\_REF is shown in [Figure 25-28](#) and described in [Table 25-30](#).

Return to the [Summary Table](#).

Transmit ping timeout counter reference

**Figure 25-28. TX\_PING\_TO\_REF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TO_REF																															
R/W-0h																															

**Table 25-30. TX\_PING\_TO\_REF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TO_REF	R/W	0h	Ping Timer Reference Value. This is the 32-bit reference value for the ping timer. The timer will increment the counter starting from 0. When the reference value is reached, it will generate a timeout event, triggering a ping frame transmission. The counter will then reset to 0 and continue counting. Reset type: SYSRSn

### 25.6.2.12 TX\_PING\_TO\_CNT Register (Offset = Eh) [Reset = 0000000h]

TX\_PING\_TO\_CNT is shown in [Figure 25-29](#) and described in [Table 25-31](#).

Return to the [Summary Table](#).

Transmit ping timeout current count

**Figure 25-29. TX\_PING\_TO\_CNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TO_CNT																															
R-0h																															

**Table 25-31. TX\_PING\_TO\_CNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TO_CNT	R	0h	Ping Timer Counter Value This register contains the current value of the ping timer counter. After reset, this counter will increment until it reaches the reference value (TX_PING_TO_REF), at which point it generates a ping frame transmission. After this point, the counter will reset to 0 and continue counting. This is a free-running counter Reset type: SYSRSn



### 25.6.2.13 TX\_INT\_CTRL Register (Offset = 10h) [Reset = 0000h]

TX\_INT\_CTRL is shown in [Figure 25-30](#) and described in [Table 25-32](#).

Return to the [Summary Table](#).

Transmit interrupt event control register

**Figure 25-30. TX\_INT\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED				INT2_EN_PING_TO	INT2_EN_BUF_OVERRUN	INT2_EN_BUF_UNDERRUN	INT2_EN_FRAME_DONE
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED				INT1_EN_PING_TO	INT1_EN_BUF_OVERRUN	INT1_EN_BUF_UNDERRUN	INT1_EN_FRAME_DONE
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 25-32. TX\_INT\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	INT2_EN_PING_TO	R/W	0h	Enable PING Timer Interrupt to INT2 This bit allows the event to generate an interrupt on the INT2 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT2. 1h (R/W) = The ping timer event will trigger an interrupt on TX_INT2. Reset type: SYSRSn
10	INT2_EN_BUF_OVERRUN	R/W	0h	Enable Buffer Overrun Interrupt to INT2 This bit allows the event to generate an interrupt on the INT2 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT2. 1h (R/W) = A Buffer Overrun condition will trigger an interrupt on TX_INT2. Reset type: SYSRSn
9	INT2_EN_BUF_UNDERRUN	R/W	0h	Enable Buffer Underrun Interrupt to INT2 This bit allows the event to generate an interrupt on the INT2 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT2. 1h (R/W) = A Buffer Underrun condition will trigger an interrupt on TX_INT2. Reset type: SYSRSn
8	INT2_EN_FRAME_DONE	R/W	0h	Enable Frame Done interrupt to INT2 This bit allows the event to generate an interrupt on the INT2 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT2. 1h (R/W) = A Frame Done event will trigger an interrupt on TX_INT2. Reset type: SYSRSn
7-4	RESERVED	R	0h	Reserved
3	INT1_EN_PING_TO	R/W	0h	Enable Ping Timer Interrupt to INT1 This bit allows the event to generate an interrupt on the INT1 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT1. 1h (R/W) = The ping timer event will trigger an interrupt on TX_INT1. Reset type: SYSRSn
2	INT1_EN_BUF_OVERRUN	R/W	0h	Enable Buffer Overrun Interrupt to INT1 This bit allows the event to generate an interrupt on the INT1 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT1. 1h (R/W) = A Buffer Overrun condition will trigger an interrupt on TX_INT1. Reset type: SYSRSn

**Table 25-32. TX\_INT\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	INT1_EN_BUF_UNDERRUN	R/W	0h	Enable Buffer Underrun Interrupt to INT1 This bit allows the event to generate an interrupt on the INT1 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT1. 1h (R/W) = A Buffer Underrun condition will trigger an interrupt on TX_INT1. Reset type: SYSRSn
0	INT1_EN_FRAME_DONE	R/W	0h	Enable Frame Done interrupt to INT1 This bit allows the event to generate an interrupt on the INT1 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT1. 1h (R/W) = A Frame Done event will trigger an interrupt on TX_INT1. Reset type: SYSRSn

**25.6.2.14 TX\_DMA\_CTRL Register (Offset = 11h) [Reset = 0000h]**

TX\_DMA\_CTRL is shown in [Figure 25-31](#) and described in [Table 25-33](#).

Return to the [Summary Table](#).

Transmit DMA event control register

**Figure 25-31. TX\_DMA\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							DMA_EVT_EN
R-0h							R/W-0h

**Table 25-33. TX\_DMA\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	DMA_EVT_EN	R/W	0h	DMA Event Enable bit This bit will enable the DMA event to be generated upon the completion of a transmit frame. 0h (R/W) = A DMA event will not be generated. 1h (R/W) = A DMA event will be generated upon the completion of a transmitted frame. Note: The DMA event will only be generated for data frames. Reset type: SYSRSn

### 25.6.2.15 TX\_LOCK\_CTRL Register (Offset = 12h) [Reset = 0000h]

TX\_LOCK\_CTRL is shown in [Figure 25-32](#) and described in [Table 25-34](#).

Return to the [Summary Table](#).

Transmit lock control register

**Figure 25-32. TX\_LOCK\_CTRL Register**

15	14	13	12	11	10	9	8
KEY							
W-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0h							R/W-0h

**Table 25-34. TX\_LOCK\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	KEY	W	0h	Write Key In order to write to this register, 0xA5 must be written to this field at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every change to this register. Reset type: SYSRSn
7-1	RESERVED	R	0h	Reserved
0	LOCK	R/W	0h	Control Register Lock Enable bit This bit locks the contents of all the transmit control registers that support a lock protection. Once locked, further writes will not take effect until a SYSRS has reset this register. Once set, further writes to this bit will be ignored. 0h (R/W) = Transmit control registers can be modified and are not locked. 1h (R/W) = Transmit control registers are locked and cannot be modified until this bit is cleared by SYSRS. Any further writes to this bit are ignored. Note: The KEY field must contain 0xA5 for any write to this bit to take effect. Reset type: SYSRSn

### 25.6.2.16 TX\_EVT\_STS Register (Offset = 14h) [Reset = 0000h]

TX\_EVT\_STS is shown in [Figure 25-33](#) and described in [Table 25-35](#).

Return to the [Summary Table](#).

Transmit event and error status flag register

**Figure 25-33. TX\_EVT\_STS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				PING_TRIGGE RED	BUF_OVERRU N	BUF_UNDERR UN	FRAME_DONE
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 25-35. TX\_EVT\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	PING_TRIGGERED	R	0h	<p>Ping Frame Triggered Flag Bit</p> <p>This bit indicates that a ping frame has been triggered. This bit is set by hardware when either the ping timer or an external trigger event have occurred. Software can also force this bit to get set by writing to the TX_EVT_FRC register.</p> <p>0h (R) = A ping frame has not been triggered.</p> <p>1h (R) = A ping frame has been triggered by either the ping timer or external trigger.</p> <p>To clear this bit, write to the corresponding bit in the TX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
2	BUF_OVERRUN	R	0h	<p>Buffer Overrun Flag Bit</p> <p>This bit indicates that buffer overrun has occurred. Software can also force this bit to get set by writing to the TX_EVT_FRC register.</p> <p>0h (R) = Buffer Overrun has not occurred.</p> <p>1h (R) = Buffer Overrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the TX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
1	BUF_UNDERRUN	R	0h	<p>Buffer Underrun Flag Bit</p> <p>This bit indicates that buffer underrun has occurred. Software can also force this bit to get set by writing to the TX_EVT_FRC register.</p> <p>0h (R) = Buffer Underrun has not occurred.</p> <p>1h (R) = Buffer Underrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the TX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
0	FRAME_DONE	R	0h	<p>Frame Done Flag Bit</p> <p>This bit indicates a Frame Done condition. This bit is set by hardware when a frame transmission has been completed. Software can also force this bit to get set by writing to the TX_EVT_FRC register.</p> <p>0h (R) = Frame Done condition has not occurred.</p> <p>1h (R) = Frame Done condition has occurred.</p> <p>To clear this bit, write to the corresponding bit in the TX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>

### 25.6.2.17 TX\_EVT\_CLR Register (Offset = 16h) [Reset = 0000h]

TX\_EVT\_CLR is shown in [Figure 25-34](#) and described in [Table 25-36](#).

Return to the [Summary Table](#).

Transmit event and error clear register

**Figure 25-34. TX\_EVT\_CLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				PING_TRIGGE RED	BUF_OVERRU N	BUF_UNDERR UN	FRAME_DONE
R-0h				W-0h	W-0h	W-0h	W-0h

**Table 25-36. TX\_EVT\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	PING_TRIGGERED	W	0h	<p>Ping Frame Triggered Flag Clear bit</p> <p>This bit clears the corresponding bit in the TX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the TX_EVT_STS register to 0.</p> <p>Note: This bit may not always be cleared when writing to the corresponding TX_EVT_CLR bit. If PING_TIMEOUT_MODE is configured to be 0, a hardware ping timeout may occur when another frame is actively being transmitted. In this case, if this bit still shows as 1 after the clear bit is written then the ping frame has been triggered but not serviced. This bit does not indicate that the ping frame has been completely sent, only that it has been triggered by the timeout event.</p> <p>Reset type: SYSRSn</p>
2	BUF_OVERRUN	W	0h	<p>Buffer Overrun Flag Clear bit</p> <p>This bit clears the corresponding bit in the TX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the TX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
1	BUF_UNDERRUN	W	0h	<p>Buffer Underrun Flag Clear bit</p> <p>This bit clears the corresponding bit in the TX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the TX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
0	FRAME_DONE	W	0h	<p>Frame Done Flag Clear bit</p> <p>This bit clears the corresponding bit in the TX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the TX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>

### 25.6.2.18 TX\_EVT\_FRC Register (Offset = 17h) [Reset = 0000h]

TX\_EVT\_FRC is shown in [Figure 25-35](#) and described in [Table 25-37](#).

Return to the [Summary Table](#).

Transmit event and error flag force register

**Figure 25-35. TX\_EVT\_FRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				PING_TRIGGE RED	BUF_OVERRU N	BUF_UNDERR UN	FRAME_DONE
R-0h				W-0h	W-0h	W-0h	W-0h

**Table 25-37. TX\_EVT\_FRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	PING_TRIGGERED	W	0h	Ping Frame Triggered Flag Force bit This bit will cause the corresponding bit in the TX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding flag bit in the TX_EVT_STS Register. Reset type: SYSRStn
2	BUF_OVERRUN	W	0h	Buffer Overrun Flag Force bit This bit will cause the corresponding bit in the TX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (R/W) = Writing a 0 to this bit will have no effect. 1h (R/W) = Force the corresponding flag bit in the TX_EVT_STS Register. Reset type: SYSRStn
1	BUF_UNDERRUN	W	0h	Buffer Underrun Flag Force bit This bit will cause the corresponding bit in the TX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding flag bit in the TX_EVT_STS Register. Reset type: SYSRStn
0	FRAME_DONE	W	0h	Frame Done Flag Force bit This bit will cause the corresponding bit in the TX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding flag bit in the TX_EVT_STS Register. Reset type: SYSRStn

### 25.6.2.19 TX\_USER\_CRC Register (Offset = 18h) [Reset = 0000h]

TX\_USER\_CRC is shown in [Figure 25-36](#) and described in [Table 25-38](#).

Return to the [Summary Table](#).

Transmit user-defined CRC register

**Figure 25-36. TX\_USER\_CRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
USER_CRC							
R/W-0h							

**Table 25-38. TX\_USER\_CRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	USER_CRC	R/W	0h	User-defined CRC This register contains the 8-bit CRC value to be transmitted in the next frame if the transmission is set for user-defined CRC option (TX_OPER_CTRL_LO.SW_CRC = 1). This register is ignored if the hardware CRC generation is enabled. Reset type: SYSRSn



### 25.6.2.20 TX\_ECC\_DATA Register (Offset = 20h) [Reset = 0000000h]

TX\_ECC\_DATA is shown in [Figure 25-37](#) and described in [Table 25-39](#).

Return to the [Summary Table](#).

Transmit ECC data register

**Figure 25-37. TX\_ECC\_DATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA_HIGH																DATA_LOW															
R/W-0h																R/W-0h															

**Table 25-39. TX\_ECC\_DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	DATA_HIGH	R/W	0h	Upper 16 bits of ECC Data Writing to this bitfield will cause the ECC logic to compute the ECC(SEC-DED) the entire 32-bit register and update TX_ECC_VAL register with the results. Software should write to these 16 bits of the register in a 32-bit write when needing to compute ECC for 32-bits for the full TX_ECC_DATA register. Reset type: SYSRSn
15-0	DATA_LOW	R/W	0h	Lower 16 bits of ECC Data Writing to this bitfield will cause the ECC logic to compute the ECC(SEC-DED) for these 16 bits and update the TX_ECC_VAL register with the results. Software should write to these register bits as a 16-bit write when needing to compute ECC for 16-bits. Reset type: SYSRSn

### 25.6.2.21 TX\_ECC\_VAL Register (Offset = 22h) [Reset = 000Ch]

TX\_ECC\_VAL is shown in [Figure 25-38](#) and described in [Table 25-40](#).

Return to the [Summary Table](#).

Transmit ECC value register

**Figure 25-38. TX\_ECC\_VAL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		ECC_VAL					
R-0h		R-Ch					

**Table 25-40. TX\_ECC\_VAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6-0	ECC_VAL	R	Ch	Computed ECC Value This field contains the ECC value computed using SEC-DED either for 16-bit or 32-bit data in the TX_ECC_DATA register. Reset type: SYSRSn

### 25.6.2.22 TX\_DLYLINE\_CTRL Register (Offset = 24h) [Reset = 0000h]

TX\_DLYLINE\_CTRL is shown in [Figure 25-39](#) and described in [Table 25-41](#).

Return to the [Summary Table](#).

Transmit delay Line control register

**Figure 25-39. TX\_DLYLINE\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED		TXD1_DLY				TXD0_DLY	
R-0h		R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
TXD0_DLY			TXCLK_DLY				
R/W-0h			R/W-0h				

**Table 25-41. TX\_DLYLINE\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14-10	TXD1_DLY	R/W	0h	<p>Delay Line Tap Select for TXD1</p> <p>This bitfield selects the number of delay elements inserted into the TXD1 path from the pin boundary to the receiver core.</p> <p>0h (R/W) Zero delay elements are included in the TXD1 path. TXD1 is taken directly from the pin.</p> <p>1h (R/W) One delay element is included in the TXD1 path.</p> <p>2h (R/W) Two delay elements are included in the TXD1 path.</p> <p>...</p> <p>1Fh (R/W) 31 delay elements are included in the TXD1 path, the maximum.</p> <p>Reset type: SYSRSn</p>
9-5	TXD0_DLY	R/W	0h	<p>Delay Line Tap Select for TXD0</p> <p>This bitfield selects the number of delay elements inserted into the TXD0 path from the pin boundary to the receiver core.</p> <p>0h (R/W) Zero delay elements are included in the TXD0 path. TXD0 is taken directly from the pin.</p> <p>1h (R/W) One delay element is included in the TXD0 path.</p> <p>2h (R/W) Two delay elements are included in the TXD0 path.</p> <p>...</p> <p>1Fh (R/W) 31 delay elements are included in the TXD0 path, the maximum.</p> <p>Reset type: SYSRSn</p>
4-0	TXCLK_DLY	R/W	0h	<p>Delay Line Tap Select for TXCLK</p> <p>This bitfield selects the number of delay elements inserted into the TXCLK path from the pin boundary to the receiver core.</p> <p>0h (R/W) Zero delay elements are included in the TXCLK path. TXCLK is taken directly from the pin.</p> <p>1h (R/W) One delay element is included in the TXCLK path.</p> <p>2h (R/W) Two delay elements are included in the TXCLK path.</p> <p>...</p> <p>1Fh (R/W) 31 delay elements are included in the TXCLK path, the maximum.</p> <p>Reset type: SYSRSn</p>

### 25.6.2.23 TX\_BUF\_BASE\_y Register (Offset = 40h + formula) [Reset = 0000h]

TX\_BUF\_BASE\_y is shown in [Figure 25-40](#) and described in [Table 25-42](#).

Return to the [Summary Table](#).

Base address for transmit buffer

Offset = 40h + (y \* 1h); where y = 0h to Fh

**Figure 25-40. TX\_BUF\_BASE\_y Register**

15	14	13	12	11	10	9	8
BASE_ADDRESS							
R/W-0h							
7	6	5	4	3	2	1	0
BASE_ADDRESS							
R/W-0h							

**Table 25-42. TX\_BUF\_BASE\_y Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	BASE_ADDRESS	R/W	0h	Transmit Data Buffer Base Address This is the base address of the 16-word data buffer used by the transmitter. Reset type: SYSRSn

### 25.6.3 FSI\_RX\_REGS Registers

Table 25-43 lists the memory-mapped registers for the FSI\_RX\_REGS registers. All register offset addresses not listed in Table 25-43 should be considered as reserved locations and the register contents should not be modified.

**Table 25-43. FSI\_RX\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	RX_MAIN_CTRL	Receive main control register	EALLOW	<a href="#">Go</a>
4h	RX_OPER_CTRL	Receive operation control register	EALLOW and LOCK	<a href="#">Go</a>
6h	RX_FRAME_INFO	Receive frame control register		<a href="#">Go</a>
7h	RX_FRAME_TAG_UDATA	Receive frame tag and user data register		<a href="#">Go</a>
8h	RX_DMA_CTRL	Receive DMA event control register	EALLOW and LOCK	<a href="#">Go</a>
Ah	RX_EVT_STS	Receive event and error status flag register		<a href="#">Go</a>
Bh	RX_CRC_INFO	Receive CRC info of received and computed CRC		<a href="#">Go</a>
Ch	RX_EVT_CLR	Receive event and error clear register	EALLOW	<a href="#">Go</a>
Dh	RX_EVT_FRC	Receive event and error flag force register	EALLOW	<a href="#">Go</a>
Eh	RX_BUF_PTR_LOAD	Receive buffer pointer load register	EALLOW	<a href="#">Go</a>
Fh	RX_BUF_PTR_STS	Receive buffer pointer status register		<a href="#">Go</a>
10h	RX_FRAME_WD_CTRL	Receive frame watchdog control register	EALLOW and LOCK	<a href="#">Go</a>
12h	RX_FRAME_WD_REF	Receive frame watchdog counter reference	EALLOW and LOCK	<a href="#">Go</a>
14h	RX_FRAME_WD_CNT	Receive frame watchdog current count		<a href="#">Go</a>
16h	RX_PING_WD_CTRL	Receive ping watchdog control register	EALLOW and LOCK	<a href="#">Go</a>
17h	RX_PING_TAG	Receive ping tag register		<a href="#">Go</a>
18h	RX_PING_WD_REF	Receive ping watchdog counter reference	EALLOW and LOCK	<a href="#">Go</a>
1Ah	RX_PING_WD_CNT	Receive pingwatchdog current count		<a href="#">Go</a>
1Ch	RX_INT1_CTRL	Receive interrupt control register for RX_INT1	EALLOW and LOCK	<a href="#">Go</a>
1Dh	RX_INT2_CTRL	Receive interrupt control register for RX_INT2	EALLOW and LOCK	<a href="#">Go</a>
1Eh	RX_LOCK_CTRL	Receive lock control register	EALLOW and LOCK	<a href="#">Go</a>
20h	RX_ECC_DATA	Receive ECC data register		<a href="#">Go</a>
22h	RX_ECC_VAL	Receive ECC value register		<a href="#">Go</a>
24h	RX_ECC_SEC_DATA	Receive ECC corrected data register		<a href="#">Go</a>
26h	RX_ECC_LOG	Receive ECC log and status register		<a href="#">Go</a>
28h	RX_FRAME_TAG_CMP	Receive frame tag compare register	EALLOW and LOCK	<a href="#">Go</a>
29h	RX_PING_TAG_CMP	Receive ping tag compare register	EALLOW and LOCK	<a href="#">Go</a>
2Ch	RX_TRIG_CTRL_0	Receive Trigger Control register 0	EALLOW and LOCK	<a href="#">Go</a>
2Eh	RX_TRIG_WIDTH_0	Receive Trigger Width register 0	EALLOW and LOCK	<a href="#">Go</a>
30h	RX_DLYLINE_CTRL	Receive delay line control register	EALLOW and LOCK	<a href="#">Go</a>

**Table 25-43. FSI\_RX\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
32h	RX_TRIG_CTRL_1	Receive Trigger Control register 1	EALLOW and LOCK	<a href="#">Go</a>
34h	RX_TRIG_CTRL_2	Receive Trigger Control register 2	EALLOW and LOCK	<a href="#">Go</a>
36h	RX_TRIG_CTRL_3	Receive Trigger Control register 3	EALLOW and LOCK	<a href="#">Go</a>
38h	RX_VIS_1	Receive debug visibility register 1		<a href="#">Go</a>
3Ah	RX_UDATA_FILTER	Receive User Data Filter Control register	EALLOW and LOCK	<a href="#">Go</a>
40h + formula	RX_BUF_BASE_y	Base address for receive data buffer		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 25-44](#) shows the codes that are used for access types in this section.

**Table 25-44. FSI\_RX\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 25.6.3.1 RX\_MAIN\_CTRL Register (Offset = 0h) [Reset = 0000h]

RX\_MAIN\_CTRL is shown in [Figure 25-41](#) and described in [Table 25-45](#).

Return to the [Summary Table](#).

Receive main control register

**Figure 25-41. RX\_MAIN\_CTRL Register**

15	14	13	12	11	10	9	8
KEY							
W-0h							
7	6	5	4	3	2	1	0
RESERVED			DATA_FILTER_ EN	INPUT_ISOLAT E	SPI_PAIRING	INT_LOOPBAC K	CORE_RST
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 25-45. RX\_MAIN\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	KEY	W	0h	Write Key. In order to write to this register, 0xA5 must be written to this field at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every change to this register. Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4	DATA_FILTER_EN	R/W	0h	Data Filter Enable Bit. 0h (R/W) = Data filtering is disabled. 1h (R/W) = Data filtering is enabled. Reset type: SYSRSn
3	INPUT_ISOLATE	R/W	0h	When set to 1, the FSI RX inputs (RXCLK, RXD0 and RXD1) will be isolated from what is driven from the device pins and will be held at inactive level of '1'. This isolation facilitates the user to switch the RX inputs to a different set of device pins and hence any potential glitch that could occur during the process of switching will not affect the RX module itself. Reset type: SYSRSn
2	SPI_PAIRING	R/W	0h	Clock Pairing for SPI-like Behavior Enable bit This bit enables the internal clock pairing with the FSI TX module. This feature internally connects the TXCLK to RXCLK allowing the FSI TX module, acting as a SPI controller, to clock data into the receiver and out of the transmitter like a standard SPI module. This configuration is valid when the Module is in SPI mode only (RX_OPER_CTRL.SPI_MODE = 1) 0h (R/W) = SPI clock pairing is not enabled. 1h (R/W) = SPI clock pairing is enabled. The RXCLK will be internally connected to the TXCLK of the corresponding FSI module. Note: The KEY field must contain 0xA5 for any write to this bit to take effect. Reset type: SYSRSn

**Table 25-45. RX\_MAIN\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	INT_LOOPBACK	R/W	0h	<p>Internal Loopback Enable bit</p> <p>This bit enables the internal loopback functionality of the FSI receiver. By enabling this bit, a mux will select the signals coming directly from the corresponding FSI transmitter module rather than from the pins.</p> <p>0h (R/W) = Internal loopback is disabled. The FSI RX module will receive signals coming from the pins.</p> <p>1h (R/W) = Internal loopback is enabled. The FSI RX module will receive signals from the directly from FSI TX module rather than the pins.</p> <p>Note: The KEY field must contain 0xA5 for any write to this bit to take effect.</p> <p>Reset type: SYSRSn</p>
0	CORE_RST	R/W	0h	<p>Receiver Main Core Reset bit</p> <p>This bit controls the receiver main core reset. In order to receive any frame, this bit must be cleared.</p> <p>Note: For reset to take effect, the FSI RX module must be held in reset for at least 4 SYSCLK cycles.</p> <p>0h (R/W) = Receiver core is not in reset and can receive frames.</p> <p>1h (R/W) = Receiver core is held in reset.</p> <p>Note: The KEY field must contain 0xA5 for any write to this bit to take effect.</p> <p>Reset type: SYSRSn</p>



### 25.6.3.2 RX\_OPER\_CTRL Register (Offset = 4h) [Reset = 0000h]

RX\_OPER\_CTRL is shown in [Figure 25-42](#) and described in [Table 25-46](#).

Return to the [Summary Table](#).

Receive operation control register

**Figure 25-42. RX\_OPER\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED							PING_WD_RST_MODE
R-0h							R/W-0h
7	6	5	4	3	2	1	0
ECC_SEL	N_WORDS				SPI_MODE	DATA_WIDTH	
R/W-0h	R/W-0h				R/W-0h	R/W-0h	

**Table 25-46. RX\_OPER\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	PING_WD_RST_MODE	R/W	0h	<p>Ping Watchdog Timeout Mode Select bit</p> <p>This bit selects the mode by which the ping watchdog counter is reset. The watchdog counter can be reset and restarted only by ping frames or by any received frame.</p> <p>0h (R/W) = The ping watchdog counter will reset and restart only by ping frames.</p> <p>1h (R/W) = The ping watchdog counter will reset and restart by any received frame.</p> <p>Reset type: SYSRSn</p>
7	ECC_SEL	R/W	0h	<p>ECC Data Width Select bit</p> <p>This bit selects between whether the ECC computation is done on 16-bit or 32-bit words.</p> <p>0h (R/W) = 32-bit ECC is used.</p> <p>1h (R/W) = 16-bit ECC is used.</p> <p>Reset type: SYSRSn</p>
6-3	N_WORDS	R/W	0h	<p>Number of Words to Receive</p> <p>This field defines the number of words which will be received in a DATA_N_WORD frame. This is a user-defined field that must match the corresponding field in the transmitter. Set this bitfield to be one less than the number of words to be received. This value is only applicable when the frame type received is DATA_N_WORD.</p> <p>0h (R/W) = 1 data word frame (16-bit data).</p> <p>1h (R/W) = 2 data word frame (32-bit data).</p> <p>..</p> <p>Fh (R/W) = 16 data word frame (256-bit data).</p> <p>Reset type: SYSRSn</p>
2	SPI_MODE	R/W	0h	<p>SPI Mode Enable bit</p> <p>This bit enables and disables the SPI compatibility mode of the FSI RX. The received data must be formatted as an FSI frame in order for the data to properly be received. SPI compatibility mode will allow FSI RX to receive data that is sent using SPI signal format. Refer to the applicable section in the FSI TRM chapter for more information.</p> <p>0h (R/W) = FSI is in normal mode of operation.</p> <p>1h (R/W) = FSI is operating in SPI compatibility mode.</p> <p>Reset type: SYSRSn</p>

**Table 25-46. RX\_OPER\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	DATA_WIDTH	R/W	0h	Receive Data Width Select bit These bits decide the number of data lines used for receiving data. 0h (R/W) = Data will be received on one data line, RXD0. 1h (R/W) = Data will be received on two data lines, RXD0 and RXD1. 2h, 3h (R/W) = Reserved Reset type: SYSRSn

### 25.6.3.3 RX\_FRAME\_INFO Register (Offset = 6h) [Reset = 0000h]

RX\_FRAME\_INFO is shown in [Figure 25-43](#) and described in [Table 25-47](#).

Return to the [Summary Table](#).

Receive frame control register

**Figure 25-43. RX\_FRAME\_INFO Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				FRAME_TYPE			
R-0h				R-0h			

**Table 25-47. RX\_FRAME\_INFO Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	FRAME_TYPE	R	0h	Received Frame Type This field indicates the type of non-ping frame that was successfully received last. Note: Ping frame reception does not update this field, we want to retain the last successful non-ping frame FRAME_TYPE and PING_FRAME_RCVD flag already conveys PING info to the user. 0100b (R/W) = A DATA_1_WORD frame was received (16-bit data). 0101b (R/W) = A DATA_2_WORD frame was received (32-bit data). 0110b (R/W) = A DATA_4_WORD frame was received (64-bit data). 0111b (R/W) = A DATA_6_WORD frame was received (96-bit data). 0011b (R/W) = A DATA_N_WORD frame was received. The N_WORD field will determine the number of words (1 to 16) to be sent. The number of words received must equal the value programmed in RX_OPER_CTRL.N_WORDS. 1111b (R/W) = An error frame was received. This frame can be used during error conditions or any condition where the transmitter wants to signal the receiver for attention. However, the user software is at liberty to use this for any purpose. 0001b, 0010b, and 1000b through 1110b are Reserved and should not be used. Reset type: SYSRSn

### 25.6.3.4 RX\_FRAME\_TAG\_UDATA Register (Offset = 7h) [Reset = 0000h]

RX\_FRAME\_TAG\_UDATA is shown in [Figure 25-44](#) and described in [Table 25-48](#).

Return to the [Summary Table](#).

Receive frame tag and user data register

**Figure 25-44. RX\_FRAME\_TAG\_UDATA Register**

15	14	13	12	11	10	9	8
USER_DATA							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				FRAME_TAG			RESERVED
R-0h				R-0h			R-0h

**Table 25-48. RX\_FRAME\_TAG\_UDATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	USER_DATA	R	0h	Received User Data This field contains the 8-bit user data field of the last successfully received frame. Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4-1	FRAME_TAG	R	0h	Received Frame Tag This field contains the 4-bit frame tag from the last successfully received frame. This is intentionally shifted into bits 4:1 so that the register can be used as a 32-bit address index based on the received tag. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

### 25.6.3.5 RX\_DMA\_CTRL Register (Offset = 8h) [Reset = 0000h]

RX\_DMA\_CTRL is shown in [Figure 25-45](#) and described in [Table 25-49](#).

Return to the [Summary Table](#).

Receive DMA event control register

**Figure 25-45. RX\_DMA\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							DMA_EVT_EN
R-0h							R/W-0h

**Table 25-49. RX\_DMA\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	DMA_EVT_EN	R/W	0h	DMA Event Enable bit This bit will enable a DMA Event to be generated upon the completion of a frame reception. 0h (R/W) = A DMA event will not be generated. 1h (R/W) = A DMA event will be generated upon the reception of a frame. Note: The DMA event will only be generated for data frames. Reset type: SYSRSn

### 25.6.3.6 RX\_EVT\_STS Register (Offset = Ah) [Reset = 0000h]

RX\_EVT\_STS is shown in [Figure 25-46](#) and described in [Table 25-50](#).

Return to the [Summary Table](#).

Receive event and error status flag register

**Figure 25-46. RX\_EVT\_STS Register**

15	14	13	12	11	10	9	8
RESERVED	ERROR_TAG_MATCH	DATA_TAG_MATCH	PING_TAG_MATCH	DATA_FRAME	FRAME_OVERFLOW	PING_FRAME	ERR_FRAME
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
BUF_UNDERRUN	FRAME_DONE	BUF_OVERRUN	EOF_ERR	TYPE_ERR	CRC_ERR	FRAME_WD_TO	PING_WD_TO
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 25-50. RX\_EVT\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	ERROR_TAG_MATCH	R	0h	<p>Error Tag Match Flag</p> <p>This bit indicates that an error frame was received with a tag comparison matching the masked tag reference. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No tag-matched error frame received.</p> <p>1h (R) = A tag-matched error frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
13	DATA_TAG_MATCH	R	0h	<p>Data Tag Match Flag</p> <p>This bit indicates that a dataframe was received with a tag comparison matching the masked tag reference. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No tag-matched data frame received.</p> <p>1h (R) = A tag-matched data frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
12	PING_TAG_MATCH	R	0h	<p>Ping Tag Match Flag</p> <p>This bit indicates that a ping frame was received with a tag comparison matching the masked tag reference. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No tag-matched ping frame received.</p> <p>1h (R) = A tag-matched ping frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
11	DATA_FRAME	R	0h	<p>Data Frame Received Flag</p> <p>This bit indicates that an data frame has been received. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No data frame has been received.</p> <p>1h (R) = A data frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>

**Table 25-50. RX\_EVT\_STS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	FRAME_OVERRUN	R	0h	<p>Frame Overrun Flag</p> <p>This bit indicates that a frame overrun condition has occurred. This bit gets set to 1 when a new DATA/ERROR frame is received and the corresponding DATA_FRAME_RCVD/ERROR_FRAME_RCVD flag is still set to 1. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Frame overrun has not occurred. 1h (R) = Frame overrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
9	PING_FRAME	R	0h	<p>Ping Frame Received Flag</p> <p>This bit indicates that a ping frame has been received. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No ping frame has been received. 1h (R) = A ping frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
8	ERR_FRAME	R	0h	<p>Error Frame Received Flag</p> <p>This bit indicates that an error frame has been received. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No error frame has been received. 1h (R) = An error frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
7	BUF_UNDERRUN	R	0h	<p>Receive Buffer Underrun Flag</p> <p>This bit indicates that a buffer underrun condition has occurred in the receive buffer. This will happen when software reads the buffer which is empty and has no valid data. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Receive Buffer Underrun has not occurred. 1h (R) = Receive Buffer Underrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
6	FRAME_DONE	R	0h	<p>Frame Done Flag</p> <p>This bit indicates that a frame has been successfully received without error. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No frame has been successfully received. 1h (R) = A frame has been successfully received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
5	BUF_OVERRUN	R	0h	<p>Receive Buffer Overrun Flag</p> <p>This bit indicates that a buffer overrun condition has occurred in the receive buffer. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Receive buffer overrun has not occurred. 1h (R) = Receive buffer overrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>

**Table 25-50. RX\_EVT\_STS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	EOF_ERR	R	0h	<p>End-of-Frame Error Flag</p> <p>This bit indicates that an invalid end-of-frame bit pattern has been received. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Invalid end-of-frame has not been received. 1h (R) = Invalid end-of-frame has been received</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
3	TYPE_ERR	R	0h	<p>Frame Type Error Flag</p> <p>This bit indicates that an invalid frame type has been received. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Invalid frame type has not been received. 1h (R) = Invalid frame type has been received</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
2	CRC_ERR	R	0h	<p>CRC Error Flag</p> <p>This bit indicates that a CRC error has occurred. A CRC error will be generated on a data frame where the received CRC and the computed CRC do not match. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = CRC error has not occurred. 1h (R) = CRC error has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
1	FRAME_WD_TO	R	0h	<p>Frame Watchdog Timeout Flag</p> <p>This bit indicates that the frame watchdog timer has timed out. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Frame watchdog timeout has not occurred. 1h (R) = Frame watchdog timeout has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
0	PING_WD_TO	R	0h	<p>Ping Watchdog Timeout Flag</p> <p>This bit indicates that the ping watchdog timer has timed out. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Ping watchdog timeout has not occurred. 1h (R) = Ping watchdog timeout has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>



### 25.6.3.7 RX\_CRC\_INFO Register (Offset = Bh) [Reset = 0000h]

RX\_CRC\_INFO is shown in [Figure 25-47](#) and described in [Table 25-51](#).

Return to the [Summary Table](#).

Receive CRC info of received and computed CRC

**Figure 25-47. RX\_CRC\_INFO Register**

15	14	13	12	11	10	9	8
CALC_CRC							
R-0h							
7	6	5	4	3	2	1	0
RX_CRC							
R-0h							

**Table 25-51. RX\_CRC\_INFO Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	CALC_CRC	R	0h	<p>Hardware Calculated CRC Value</p> <p>This bitfield contains the CRC value that was calculated on the last received data. The contents of this bitfield are valid only when data frames are received.</p> <p>Note: The contents of this bitfield are invalid for ping and error frames.</p> <p>Reset type: SYSRSn</p>
7-0	RX_CRC	R	0h	<p>Received CRC Value</p> <p>This bitfield contains the CRC value that was last received a frame. The contents of this bitfield are valid only when data frames are received.</p> <p>Note: The contents of this bitfield are invalid for ping and error frames.</p> <p>Reset type: SYSRSn</p>

### 25.6.3.8 RX\_EVT\_CLR Register (Offset = Ch) [Reset = 0000h]

RX\_EVT\_CLR is shown in [Figure 25-48](#) and described in [Table 25-52](#).

Return to the [Summary Table](#).

Receive event and error clear register

**Figure 25-48. RX\_EVT\_CLR Register**

15	14	13	12	11	10	9	8
RESERVED	ERROR_TAG_MATCH	DATA_TAG_MATCH	PING_TAG_MATCH	DATA_FRAME	FRAME_OVERRUN	PING_FRAME	ERR_FRAME
R-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h
7	6	5	4	3	2	1	0
BUF_UNDERRUN	FRAME_DONE	BUF_OVERRUN	EOF_ERR	TYPE_ERR	CRC_ERR	FRAME_WDT_O	PING_WDT_O
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

**Table 25-52. RX\_EVT\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	ERROR_TAG_MATCH	W	0h	Error Tag Match Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0. Reset type: SYSRSn
13	DATA_TAG_MATCH	W	0h	Data Tag Match Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0. Reset type: SYSRSn
12	PING_TAG_MATCH	W	0h	Ping Tag Match Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0. Reset type: SYSRSn
11	DATA_FRAME	W	0h	Data Frame Received Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0. Reset type: SYSRSn
10	FRAME_OVERRUN	W	0h	Frame Overrun Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0. Reset type: SYSRSn
9	PING_FRAME	W	0h	Ping Frame Received Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0. Reset type: SYSRSn

**Table 25-52. RX\_EVT\_CLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	ERR_FRAME	W	0h	<p>Error Frame Received Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
7	BUF_UNDERRUN	W	0h	<p>Receive Buffer Underrun Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (R/W) = Writing a 0 to this bit will have no effect.</p> <p>1h (R/W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
6	FRAME_DONE	W	0h	<p>Frame Done Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
5	BUF_OVERRUN	W	0h	<p>Receive Buffer Overrun Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
4	EOF_ERR	W	0h	<p>End-of-Frame Error Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
3	TYPE_ERR	W	0h	<p>Frame Type Error Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
2	CRC_ERR	W	0h	<p>CRC Error Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
1	FRAME_WD_TO	W	0h	<p>Frame Watchdog Timeout Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
0	PING_WD_TO	W	0h	<p>Ping Watchdog Timeout Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>

### 25.6.3.9 RX\_EVT\_FRC Register (Offset = Dh) [Reset = 0000h]

RX\_EVT\_FRC is shown in [Figure 25-49](#) and described in [Table 25-53](#).

Return to the [Summary Table](#).

Receive event and error flag force register

**Figure 25-49. RX\_EVT\_FRC Register**

15	14	13	12	11	10	9	8
RESERVED	ERROR_TAG_MATCH	DATA_TAG_MATCH	PING_TAG_MATCH	DATA_FRAME	FRAME_OVERRUN	PING_FRAME	ERR_FRAME
R-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h
7	6	5	4	3	2	1	0
BUF_UNDERRUN	FRAME_DONE	BUF_OVERRUN	EOF_ERR	TYPE_ERR	CRC_ERR	FRAME_WDT_O	PING_WDT_O
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

**Table 25-53. RX\_EVT\_FRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	ERROR_TAG_MATCH	W	0h	Error Tag Match Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding bit in the RX_EVT_STS Register. Reset type: SYSRSn
13	DATA_TAG_MATCH	W	0h	Data Tag Match Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding bit in the RX_EVT_STS Register. Reset type: SYSRSn
12	PING_TAG_MATCH	W	0h	Ping Tag Match Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding bit in the RX_EVT_STS Register. Reset type: SYSRSn
11	DATA_FRAME	W	0h	Data Frame Received Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding bit in the RX_EVT_STS Register. Reset type: SYSRSn
10	FRAME_OVERRUN	W	0h	Frame Overrun Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding bit in the RX_EVT_STS Register. Reset type: SYSRSn

**Table 25-53. RX\_EVT\_FRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	PING_FRAME	W	0h	<p>Ping Frame Received Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
8	ERR_FRAME	W	0h	<p>Error Frame Received Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
7	BUF_UNDERRUN	W	0h	<p>Receive Buffer Underrun Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
6	FRAME_DONE	W	0h	<p>Frame Done Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
5	BUF_OVERRUN	W	0h	<p>Receive Buffer Overrun Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
4	EOF_ERR	W	0h	<p>End-of-Frame Error Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
3	TYPE_ERR	W	0h	<p>Frame Type Error Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
2	CRC_ERR	W	0h	<p>CRC Error Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>

**Table 25-53. RX\_EVT\_FRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	FRAME_WD_TO	W	0h	<p>Frame Watchdog Timeout Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
0	PING_WD_TO	W	0h	<p>Ping Watchdog Timeout Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>

### 25.6.3.10 RX\_BUF\_PTR\_LOAD Register (Offset = Eh) [Reset = 0000h]

RX\_BUF\_PTR\_LOAD is shown in [Figure 25-50](#) and described in [Table 25-54](#).

Return to the [Summary Table](#).

Receive buffer pointer load register

**Figure 25-50. RX\_BUF\_PTR\_LOAD Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				BUF_PTR_LOAD			
R-0h				R/W-0h			

**Table 25-54. RX\_BUF\_PTR\_LOAD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	BUF_PTR_LOAD	R/W	0h	<p>Buffer Pointer Load.</p> <p>This is the value to be loaded into the receive word pointer when written. This is to allow software to force the receiver to start storing the received data starting at a specific location in the buffer.</p> <p>NOTE: The value of the CURR_BUF_PTR in the RX_BUF_PTR_STS will not get reflected immediately. This will take effect only when there is a valid receive operation with incoming clocks after (3 RXCLK + 3 SYCLK) cycles.</p> <p>Reset type: SYSRSn</p>

### 25.6.3.11 RX\_BUF\_PTR\_STS Register (Offset = Fh) [Reset = 0000h]

RX\_BUF\_PTR\_STS is shown in [Figure 25-51](#) and described in [Table 25-55](#).

Return to the [Summary Table](#).

Receive buffer pointer status register

**Figure 25-51. RX\_BUF\_PTR\_STS Register**

15	14	13	12	11	10	9	8
RESERVED				CURR_WORD_CNT			
R-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED				CURR_BUF_PTR			
R-0h				R-0h			

**Table 25-55. RX\_BUF\_PTR\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-8	CURR_WORD_CNT	R	0h	Words Available in the Receive Buffer This bitfield indicates the number of valid data words present in the receive buffer that have not been read by the application software. This bitfield is only valid when there is no active transfer. Note: This value will not be valid if there has been a buffer overrun or underrun condition. Reset type: SYSRSn
7-4	RESERVED	R	0h	Reserved
3-0	CURR_BUF_PTR	R	0h	Current Buffer Pointer Index This bitfield will show the current index of the buffer pointer. This value is only valid when there is no active transmission. Reset type: SYSRSn



### 25.6.3.12 RX\_FRAME\_WD\_CTRL Register (Offset = 10h) [Reset = 0000h]

RX\_FRAME\_WD\_CTRL is shown in [Figure 25-52](#) and described in [Table 25-56](#).

Return to the [Summary Table](#).

Receive frame watchdog control register

**Figure 25-52. RX\_FRAME\_WD\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						FRAME_WD_EN	FRAME_WD_CNT_RST
R-0h						R/W-0h	R/W-0h

**Table 25-56. RX\_FRAME\_WD\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	FRAME_WD_EN	R/W	0h	<p>Frame Watchdog Counter Enable bit</p> <p>This bit will enable or disable the frame watchdog counter. The counter (RX_FRAME_WD_CNT) will begin counting from 0 when a valid start-of-frame pattern is received. When the reference value (RX_FRAME_WD_REF) is reached, it will generate a frame watchdog timeout event (RX_EVT_STS.FRAME_WD_TO) and the counter value will reset to 0 and continue counting on the next valid start-of-frame.</p> <p>0h (R/W) = The frame watchdog counter is disabled and not running. 1h (R/W) = The frame watchdog counter logic is enabled and running.</p> <p>Reset type: SYSRSn</p>
0	FRAME_WD_CNT_RST	R/W	0h	<p>Frame Watchdog Counter Reset bit</p> <p>This bit will reset the frame watchdog counter to 0. Writing a 1 to this bit will reset the frame watchdog counter to 0. The counter will stay in reset as long as this bit is set to 1. This bit needs to be cleared to 0 to use the counter</p> <p>0h (R/W) = Clear the FRAME_WD_CNT_RST. 1h (W) = The frame watchdog counter will be reset to 0.</p> <p>Reset type: SYSRSn</p>

### 25.6.3.13 RX\_FRAME\_WD\_REF Register (Offset = 12h) [Reset = 0000000h]

RX\_FRAME\_WD\_REF is shown in [Figure 25-53](#) and described in [Table 25-57](#).

Return to the [Summary Table](#).

Receive frame watchdog counter reference

**Figure 25-53. RX\_FRAME\_WD\_REF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRAME_WD_REF																															
R/W-0h																															

**Table 25-57. RX\_FRAME\_WD\_REF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	FRAME_WD_REF	R/W	0h	Frame Watchdog Counter Reference Value This is the 32-bit reference value for the frame watchdog timeout counter. The counter will count up starting from 0 at a valid start-of-frame pattern and continue counting until this value is reached. Reset type: SYSRSn

### 25.6.3.14 RX\_FRAME\_WD\_CNT Register (Offset = 14h) [Reset = 0000000h]

RX\_FRAME\_WD\_CNT is shown in [Figure 25-54](#) and described in [Table 25-58](#).

Return to the [Summary Table](#).

Receive frame watchdog current count

**Figure 25-54. RX\_FRAME\_WD\_CNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRAME_WD_CNT																															
R-0h																															

**Table 25-58. RX\_FRAME\_WD\_CNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	FRAME_WD_CNT	R	0h	Frame Watchdog Counter Value This is the 32-bit read-only register which shows the current value of the frame watchdog counter. This counter is reset to 0 in a variety of ways: A write to FRME_WD_CNT_RST, a match with FRAME_WD_REF, or the reception of a successful data frame. Reset type: SYSRSn

### 25.6.3.15 RX\_PING\_WD\_CTRL Register (Offset = 16h) [Reset = 0000h]

RX\_PING\_WD\_CTRL is shown in [Figure 25-55](#) and described in [Table 25-59](#).

Return to the [Summary Table](#).

Receive ping watchdog control register

**Figure 25-55. RX\_PING\_WD\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						PING_WD_EN	PING_WD_RST
R-0h						R/W-0h	R/W-0h

**Table 25-59. RX\_PING\_WD\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	PING_WD_EN	R/W	0h	<p>Ping Watchdog Counter Enable bit</p> <p>This bit will enable or disable the ping watchdog counter. The counter (RX_PING_WD_CNT) will begin counting from 0 when it is enabled. When the reference value (RX_PING_WD_REF) is reached, it will generate a ping watchdog timeout event (RX_EVT_STS.PING_WD_TO) and the counter value will reset to 0, and resume counting</p> <p>0h (R/W) = The ping watchdog counter is disabled and not running. 1h (R/W) = The ping watchdog counter logic is enabled and running.</p> <p>Reset type: SYSRSn</p>
0	PING_WD_RST	R/W	0h	<p>Ping Watchdog Counter Reset bit</p> <p>This bit will reset the ping watchdog counter to 0. Writing a 1 to this bit will reset the ping watchdog counter to 0. The counter will stay in reset as long as this bit is set to 1. This bit needs to be cleared to 0 to use the counter</p> <p>0h (R/W) = Clear the PING_WD_RST. 1h (W) = The ping watchdog counter will be reset to 0.</p> <p>Reset type: SYSRSn</p>

### 25.6.3.16 RX\_PING\_TAG Register (Offset = 17h) [Reset = 0000h]

RX\_PING\_TAG is shown in [Figure 25-56](#) and described in [Table 25-60](#).

Return to the [Summary Table](#).

Receive ping tag register

**Figure 25-56. RX\_PING\_TAG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			PING_TAG				RESERVED
R-0h			R-0h				R-0h

**Table 25-60. RX\_PING\_TAG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4-1	PING_TAG	R	0h	Received Ping Frame Tag This field contains the 4-bit frame tag from the last successfully received ping frame. This is intentionally shifted into bits 4:1 so that the register can be used as a 32-bit address index based on the received tag. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

### 25.6.3.17 RX\_PING\_WD\_REF Register (Offset = 18h) [Reset = 0000000h]

RX\_PING\_WD\_REF is shown in [Figure 25-57](#) and described in [Table 25-61](#).

Return to the [Summary Table](#).

Receive ping watchdog counter reference

**Figure 25-57. RX\_PING\_WD\_REF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PING_WD_REF																															
R/W-0h																															

**Table 25-61. RX\_PING\_WD\_REF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	PING_WD_REF	R/W	0h	Ping Watchdog Counter Reference Value This is the 32-bit reference value for the ping watchdog timeout counter. The counter will count up starting from 0 and continue counting until this value is reached. Reset type: SYSRSn

### 25.6.3.18 RX\_PING\_WD\_CNT Register (Offset = 1Ah) [Reset = 0000000h]

RX\_PING\_WD\_CNT is shown in [Figure 25-58](#) and described in [Table 25-62](#).

Return to the [Summary Table](#).

Receive pingwatchdog current count

**Figure 25-58. RX\_PING\_WD\_CNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PING_WD_CNT																															
R-0h																															

**Table 25-62. RX\_PING\_WD\_CNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	PING_WD_CNT	R	0h	Ping Watchdog Counter Value This is the 32-bit read-only register which shows the current value of the ping watchdog counter. This counter is reset to 0 in a variety of ways: A write to PING_WD_RST, a match with PING_WD_REF, or the reception of a ping frame. Reset type: SYSRSn

### 25.6.3.19 RX\_INT1\_CTRL Register (Offset = 1Ch) [Reset = 0000h]

RX\_INT1\_CTRL is shown in [Figure 25-59](#) and described in [Table 25-63](#).

Return to the [Summary Table](#).

Receive interrupt control register for RX\_INT1

**Figure 25-59. RX\_INT1\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED	INT1_EN_ERR OR_TAG_MAT CH	INT1_EN_DATA _TAG_MATCH	INT1_EN_PING _TAG_MATCH	INT1_EN_DATA _FRAME	INT1_EN_FRA ME_OVERRUN	INT1_EN_PING _FRAME	INT1_EN_ERR _FRAME
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INT1_EN_UND ERRUN	INT1_EN_FRA ME_DONE	INT1_EN_OVE RRUN	INT1_EN_EOF _ERR	INT1_EN_TYP E_ERR	INT1_EN_CRC _ERR	INT1_EN_FRA ME_WD_TO	INT1_EN_PING _WD_TO
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 25-63. RX\_INT1\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	INT1_EN_ERROR_TAG_MATCH	R/W	0h	Enable Error Frame Received with Tag Match Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = An error frame received with matching tag will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
13	INT1_EN_DATA_TAG_MATCH	R/W	0h	Enable Data Frame Received with Tag Match Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A data frame received with matching tag will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
12	INT1_EN_PING_TAG_MATCH	R/W	0h	Enable Ping Frame Received with Tag Match Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A ping frame received with matching tag will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
11	INT1_EN_DATA_FRAME	R/W	0h	Enable Data Frame Received Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A data frame received event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn



**Table 25-63. RX\_INT1\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	INT1_EN_FRAME_OVER RUN	R/W	0h	Enable Frame Overrun Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A frame overrun event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
9	INT1_EN_PING_FRAME	R/W	0h	Enable Ping Frame Received Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A ping frame received event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
8	INT1_EN_ERR_FRAME	R/W	0h	Enable ERROR Frame Received Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A error frame received event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
7	INT1_EN_UNDERRUN	R/W	0h	Enable Buffer Underrun Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A buffer underrun event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
6	INT1_EN_FRAME_DONE	R/W	0h	Enable Frame Done Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A frame done event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
5	INT1_EN_OVERRUN	R/W	0h	Enable Receive Buffer Overrun Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A receive buffer overrun event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
4	INT1_EN_EOF_ERR	R/W	0h	Enable End-of-Frame Error Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = An end-of-frame error event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn

**Table 25-63. RX\_INT1\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INT1_EN_TYPE_ERR	R/W	0h	<p>Enable Frame Type Error Interrupt to INT1 bit</p> <p>This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event.</p> <p>0h (R/W) = This event will not trigger an interrupt on RX_INT1.</p> <p>1h (R/W) = A frame type error event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register</p> <p>Reset type: SYSRSn</p>
2	INT1_EN_CRC_ERR	R/W	0h	<p>Enable CRC Error Interrupt to INT1 bit</p> <p>This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event.</p> <p>0h (R/W) = This event will not trigger an interrupt on RX_INT1.</p> <p>1h (R/W) = A CRC error will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register</p> <p>Reset type: SYSRSn</p>
1	INT1_EN_FRAME_WD_T O	R/W	0h	<p>Enable Frame Watchdog Timeout Interrupt to INT1 bit</p> <p>This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event.</p> <p>0h (R/W) = This event will not trigger an interrupt on RX_INT1.</p> <p>1h (R/W) = A frame watchdog timeout event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register</p> <p>Reset type: SYSRSn</p>
0	INT1_EN_PING_WD_TO	R/W	0h	<p>Enable Ping Watchdog Timeout Interrupt to INT1 bit</p> <p>This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event.</p> <p>0h (R/W) = This event will not trigger an interrupt on RX_INT1.</p> <p>1h (R/W) = A ping watchdog timeout event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register</p> <p>Reset type: SYSRSn</p>

### 25.6.3.20 RX\_INT2\_CTRL Register (Offset = 1Dh) [Reset = 0000h]

RX\_INT2\_CTRL is shown in [Figure 25-60](#) and described in [Table 25-64](#).

Return to the [Summary Table](#).

Receive interrupt control register for RX\_INT2

**Figure 25-60. RX\_INT2\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED	INT2_EN_ERR OR_TAG_MAT CH	INT2_EN_DATA _TAG_MATCH	INT2_EN_PING _TAG_MATCH	INT2_EN_DATA _FRAME	INT2_EN_FRA ME_OVERRUN	INT2_EN_PING _FRAME	INT2_EN_ERR _FRAME
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INT2_EN_UND ERRUN	INT2_EN_FRA ME_DONE	INT2_EN_OVE RRUN	INT2_EN_EOF _ERR	INT2_EN_TYP E_ERR	INT2_EN_CRC _ERR	INT2_EN_FRA ME_WD_TO	INT2_EN_PING _WD_TO
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 25-64. RX\_INT2\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	INT2_EN_ERROR_TAG_MATCH	R/W	0h	Enable Error Frame Received with Tag Match Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = An error frame received with matching tag will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
13	INT2_EN_DATA_TAG_MATCH	R/W	0h	Enable Data Frame Received with Tag Match Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A data frame received with matching tag will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
12	INT2_EN_PING_TAG_MATCH	R/W	0h	Enable Ping Frame Received with Tag Match Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A ping frame received with matching tag will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
11	INT2_EN_DATA_FRAME	R/W	0h	Enable Data Frame Received Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A data frame received event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn

**Table 25-64. RX\_INT2\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	INT2_EN_FRAME_OVER RUN	R/W	0h	Enable Frame Overrun Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A frame overrun event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
9	INT2_EN_PING_FRAME	R/W	0h	Enable Ping Frame Received Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A ping frame received event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
8	INT2_EN_ERR_FRAME	R/W	0h	Enable Error Frame Received Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A error frame received event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
7	INT2_EN_UNDERRUN	R/W	0h	Enable Buffer Underrun Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A buffer underrun event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
6	INT2_EN_FRAME_DONE	R/W	0h	Enable Frame Done Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A frame done event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
5	INT2_EN_OVERRUN	R/W	0h	Enable Buffer Overrun Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A buffer overrun event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
4	INT2_EN_EOF_ERR	R/W	0h	Enable End-of-Frame Error Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = An end-of-frame error event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn

**Table 25-64. RX\_INT2\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INT2_EN_TYPE_ERR	R/W	0h	Enable Frame Type Error Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A frame type error event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
2	INT2_EN_CRC_ERR	R/W	0h	Enable CRC Error Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A CRC error will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
1	INT2_EN_FRAME_WD_T O	R/W	0h	Enable Frame Watchdog Timeout Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A frame watchdog timeout event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
0	INT2_EN_PING_WD_TO	R/W	0h	Enable Ping Watchdog Timeout Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A ping watchdog timeout event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn

### 25.6.3.21 RX\_LOCK\_CTRL Register (Offset = 1Eh) [Reset = 0000h]

RX\_LOCK\_CTRL is shown in [Figure 25-61](#) and described in [Table 25-65](#).

Return to the [Summary Table](#).

Receive lock control register

**Figure 25-61. RX\_LOCK\_CTRL Register**

15	14	13	12	11	10	9	8
KEY							
W-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0h							R/W-0h

**Table 25-65. RX\_LOCK\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	KEY	W	0h	Write Key. In order to write to this register, 0xA5 must be written to this field at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every change to this register. Reset type: SYSRSn
7-1	RESERVED	R	0h	Reserved
0	LOCK	R/W	0h	Control Register Lock Enable bit This bit locks the contents of all the receive control registers that support a lock protection. Once locked, further writes will not take effect until SYSRS unlocks the register. Once set, further writes even to this bit will be ignored. 0h (R/W) = Receive control registers can be modified and are not locked. 1h (R/W) = Receive control registers are locked and cannot be modified until this bit is cleared by SYSRS. Any further writes to this bit are ignored. Note: The KEY field must contain 0xA5 for any write to this bit to take effect. Reset type: SYSRSn

### 25.6.3.22 RX\_ECC\_DATA Register (Offset = 20h) [Reset = 00000000h]

RX\_ECC\_DATA is shown in [Figure 25-62](#) and described in [Table 25-66](#).

Return to the [Summary Table](#).

Receive ECC data register

**Figure 25-62. RX\_ECC\_DATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA_HIGH																DATA_LOW															
R/W-0h																R/W-0h															

**Table 25-66. RX\_ECC\_DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	DATA_HIGH	R/W	0h	Upper 16 bits of ECC Data Writing to this bitfield will cause the ECC logic to compute the ECC(SEC-DED) the entire 32-bit register and update TX_ECC_VAL register with the results. Software should write to these 16 bits of the register in a 32-bit write when needing to compute ECC for 32-bits for the full TX_ECC_DATA register. Reset type: SYSRSn
15-0	DATA_LOW	R/W	0h	Lower 16 bits of ECC Data Writing to this bitfield will cause the ECC logic to compute the ECC(SEC-DED) for these 16 bits and update the TX_ECC_VAL register with the results. Software should write to these register bits as a 16-bit write when needing to compute ECC for 16-bits. Reset type: SYSRSn

### 25.6.3.23 RX\_ECC\_VAL Register (Offset = 22h) [Reset = 0000h]

RX\_ECC\_VAL is shown in [Figure 25-63](#) and described in [Table 25-67](#).

Return to the [Summary Table](#).

Receive ECC value register

**Figure 25-63. RX\_ECC\_VAL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		ECC_VAL					
R-0h		R/W-0h					

**Table 25-67. RX\_ECC\_VAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6-0	ECC_VAL	R/W	0h	ECC Value for SEC-DED check This field contains the ECC value to be used for SEC-DED either for 16-bit or 32-bit data in the RX_ECC_DATA register. Reset type: SYSRSn



**25.6.3.24 RX\_ECC\_SEC\_DATA Register (Offset = 24h) [Reset = 0000000h]**

RX\_ECC\_SEC\_DATA is shown in [Figure 25-64](#) and described in [Table 25-68](#).

Return to the [Summary Table](#).

Receive ECC corrected data register

**Figure 25-64. RX\_ECC\_SEC\_DATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SEC_DATA																															
R-0h																															

**Table 25-68. RX\_ECC\_SEC\_DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	SEC_DATA	R	0h	ECC Single Error Corrected Data The ECC corrected data will be available in this register. This value is valid only when there are no bit errors, or a single bit error was detected. Otherwise, the contents of this register are invalid and should not be used. Reset type: SYSRSn

### 25.6.3.25 RX\_ECC\_LOG Register (Offset = 26h) [Reset = 0003h]

RX\_ECC\_LOG is shown in [Figure 25-65](#) and described in [Table 25-69](#).

Return to the [Summary Table](#).

Receive ECC log and status register

**Figure 25-65. RX\_ECC\_LOG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						MBE	SBE
R-0h						R-1h	R-1h

**Table 25-69. RX\_ECC\_LOG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	MBE	R	1h	<p><b>Multiple Bit Errors Detected</b>                      This bit indicates the occurrence of multiple bit errors. The data is corrupted and cannot be corrected. If this bit is set, the data present in RX_ECC_SEC_DATA is invalid and should not be used.</p> <p>0h (R) Multiple Bit Errors were not detected. Check the SBE bit for single bit errors.                      1h (R) Multiple Bit Errors were detected. The data is not able to be corrected. The value present in RX_ECC_SEC_DATA is invalid and should not be used.</p> Reset type: SYSRSn
0	SBE	R	1h	<p><b>Single Bit Error Detected</b>                      This bit indicates the occurrence of a single bit error in the data. The data is autocorrected and placed into the RX_ECC_SEC_DATA register. This bit is valid only if MBE is 0.</p> <p>0h (R) No bit errors were detected. The value in RX_ECC_SEC_DATA is correct.                      1h (R) A single bit error was detected and corrected. The corrected data is present in RX_ECC_SEC_DATA.</p> Reset type: SYSRSn

### 25.6.3.26 RX\_FRAME\_TAG\_CMP Register (Offset = 28h) [Reset = 0000h]

RX\_FRAME\_TAG\_CMP is shown in [Figure 25-66](#) and described in [Table 25-70](#).

Return to the [Summary Table](#).

Receive frame tag compare register

**Figure 25-66. RX\_FRAME\_TAG\_CMP Register**

15	14	13	12	11	10	9	8
RESERVED						BROADCAST_EN	CMP_EN
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TAG_MASK				TAG_REF			
R/W-0h				R/W-0h			

**Table 25-70. RX\_FRAME\_TAG\_CMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9	BROADCAST_EN	R/W	0h	<p>Broadcast Enable bit</p> <p>This will enable the reception of a ping frame broadcast. When this bit is set, bit 3 of the received tag will be treated as a broadcast notification. If bit 3 of the received tag is set to 1, a ping tag match event will be triggered regardless of the. A match caused by the comparison of TAG_MASK and TAG_REF will still be considered a match and the frame tag match event will be triggered as normal. This bit only takes effect only if CMP_EN is set to 1.</p> <p>0h (R/W) Broadcast frame match disabled.</p> <p>1h (R/W) Broadcast frame match enabled.</p> <p>Reset type: SYSRSn</p>
8	CMP_EN	R/W	0h	<p>Frame Tag Compare Enable bit</p> <p>Set this bit to enable the comparison of an incoming frame tag and the value stored in the frame tag reference. A match caused by the comparison of TAG_MASK, TAG_REF, and the incoming frame tag will trigger the appropriate frame tag match event.</p> <p>0h (R/W) Frame tag comparison is disabled.</p> <p>1h (R/W) Frame tag comparison is enabled.</p> <p>Reset type: SYSRSn</p>
7-4	TAG_MASK	R/W	0h	<p>Frame Tag Mask</p> <p>Any bit position in this register set to 0 will be used in the comparison of the incoming frame tag and the value stored in TAG_REF. A bit position set to 1 will be ignored in the tag comparison.</p> <p>This mask value is used only for non-ping frames.</p> <p>Reset type: SYSRSn</p>
3-0	TAG_REF	R/W	0h	<p>Frame Tag Reference</p> <p>The reference tag to check against when comparing the TAG_MASK and the incoming frame tag.</p> <p>This reference value is used only for non-ping frames.</p> <p>Reset type: SYSRSn</p>

### 25.6.3.27 RX\_PING\_TAG\_CMP Register (Offset = 29h) [Reset = 0000h]

RX\_PING\_TAG\_CMP is shown in [Figure 25-67](#) and described in [Table 25-71](#).

Return to the [Summary Table](#).

Receive ping tag compare register

**Figure 25-67. RX\_PING\_TAG\_CMP Register**

15	14	13	12	11	10	9	8
RESERVED						BROADCAST_EN	CMP_EN
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TAG_MASK				TAG_REF			
R/W-0h				R/W-0h			

**Table 25-71. RX\_PING\_TAG\_CMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9	BROADCAST_EN	R/W	0h	<p>Broadcast Enable bit</p> <p>This will enable the reception of a ping frame broadcast. When this bit is set, bit 3 of the received tag will be treated as a broadcast notification. If bit 3 of the received tag is set to 1, a ping tag match event will be triggered regardless of the. A match caused by the comparison of TAG_MASK and TAG_REF will still be considered a match and the ping tag match event will be triggered as normal. This bit only takes effect only if CMP_EN is set to 1.</p> <p>0h (R/W) Broadcast frame match disabled.</p> <p>1h (R/W) Broadcast frame match enabled.</p> <p>Reset type: SYSRSn</p>
8	CMP_EN	R/W	0h	<p>Ping Tag Compare Enable bit</p> <p>Set this bit to enable the comparison of an incoming ping tag and the value stored in the ping tag reference. A match caused by the comparison of TAG_MASK, TAG_REF, and the incoming ping tag will trigger a ping frame tag match event.</p> <p>0h (R/W) Ping tag comparison is disabled.</p> <p>1h (R/W) Ping tag comparison is enabled.</p> <p>Reset type: SYSRSn</p>
7-4	TAG_MASK	R/W	0h	<p>Ping Tag Mask</p> <p>Any bit position in this register set to 0 will be used in the comparison of the incoming ping frame tag and the value stored in TAG_REF. A bit position set to 1 will be ignored in the tag comparison. This mask value is used only for ping frames.</p> <p>Reset type: SYSRSn</p>
3-0	TAG_REF	R/W	0h	<p>Ping Tag Reference</p> <p>The reference tag to check against when comparing the TAG_MASK and the incoming ping tag. This reference value is used only for ping frames.</p> <p>Reset type: SYSRSn</p>

### 25.6.3.28 RX\_TRIG\_CTRL\_0 Register (Offset = 2Ch) [Reset = 0000000h]

RX\_TRIG\_CTRL\_0 is shown in [Figure 25-68](#) and described in [Table 25-72](#).

Return to the [Summary Table](#).

Receive Trigger Control register 0

**Figure 25-68. RX\_TRIG\_CTRL\_0 Register**

31	30	29	28	27	26	25	24
RX_TRIG_DLY							
R/W-0h							
23	22	21	20	19	18	17	16
RX_TRIG_DLY							
R/W-0h							
15	14	13	12	11	10	9	8
RX_TRIG_DLY							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED			TRIG_SEL			TRIG_EN	
R-0h			R/W-0h			R/W-0h	

**Table 25-72. RX\_TRIG\_CTRL\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RX_TRIG_DLY	R/W	0h	This is the 24 bit count of the trigger delay in SYSCLK cycles. If enabled, the Trigger-1 output of the trigger module will generate a 3 SYSCLK wide trigger pulse after the selected input trigger source sees a rising edge with a delay defined by this 24-bit value. Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4-1	TRIG_SEL	R/W	0h	This is the mux select value which selects which of the inputs will be used as the trigger source. Reset type: SYSRSn
0	TRIG_EN	R/W	0h	This is the enable for the RX output trigger generation. The output triggers will be generated only if this bit is set to 1. If this bit is 0, then no trigger will be generated by this module. Reset type: SYSRSn

### 25.6.3.29 RX\_TRIG\_WIDTH\_0 Register (Offset = 2Eh) [Reset = 00000000h]

RX\_TRIG\_WIDTH\_0 is shown in [Figure 25-69](#) and described in [Table 25-73](#).

Return to the [Summary Table](#).

Receive Trigger Width register 0

**Figure 25-69. RX\_TRIG\_WIDTH\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																RX_TRIG_WIDTH															
R-0h																R/W-0h															

**Table 25-73. RX\_TRIG\_WIDTH\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	RX_TRIG_WIDTH	R/W	0h	This register decides the width(in SYCLK cycles) of wide pulse output of the RX trigger module. Reset type: SYSRSn

### 25.6.3.30 RX\_DLYLINE\_CTRL Register (Offset = 30h) [Reset = 0000h]

RX\_DLYLINE\_CTRL is shown in [Figure 25-70](#) and described in [Table 25-74](#).

Return to the [Summary Table](#).

Receive delay line control register

**Figure 25-70. RX\_DLYLINE\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED	RXD1_DLY				RXD0_DLY		
R-0h		R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
RXD0_DLY			RXCLK_DLY				
R/W-0h			R/W-0h				

**Table 25-74. RX\_DLYLINE\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14-10	RXD1_DLY	R/W	0h	<p>Delay Line Tap Select for RXD1</p> <p>This bitfield selects the number of delay elements inserted into the RXD1 path from the pin boundary to the receiver core.</p> <p>0h (R/W) Zero delay elements are included in the RXD1 path. RXD1 is taken directly from the pin.</p> <p>1h (R/W) One delay element is included in the RXD1 path.</p> <p>2h (R/W) Two delay elements are included in the RXD1 path.</p> <p>...</p> <p>1Fh (R/W) 31 delay elements are included in the RXD1 path, the maximum.</p> <p>Reset type: SYSRSn</p>
9-5	RXD0_DLY	R/W	0h	<p>Delay Line Tap Select for RXD0</p> <p>This bitfield selects the number of delay elements inserted into the RXD0 path from the pin boundary to the receiver core.</p> <p>0h (R/W) Zero delay elements are included in the RXD0 path. RXD0 is taken directly from the pin.</p> <p>1h (R/W) One delay element is included in the RXD0 path.</p> <p>2h (R/W) Two delay elements are included in the RXD0 path.</p> <p>...</p> <p>1Fh (R/W) 31 delay elements are included in the RXD0 path, the maximum.</p> <p>Reset type: SYSRSn</p>
4-0	RXCLK_DLY	R/W	0h	<p>Delay Line Tap Select for RXCLK</p> <p>This bitfield selects the number of delay elements inserted into the RXCLK path from the pin boundary to the receiver core.</p> <p>0h (R/W) Zero delay elements are included in the RXCLK path. RXCLK is taken directly from the pin.</p> <p>1h (R/W) One delay element is included in the RXCLK path.</p> <p>2h (R/W) Two delay elements are included in the RXCLK path.</p> <p>...</p> <p>1Fh (R/W) 31 delay elements are included in the RXCLK path, the maximum.</p> <p>Reset type: SYSRSn</p>

### 25.6.3.31 RX\_TRIG\_CTRL\_1 Register (Offset = 32h) [Reset = 0000000h]

RX\_TRIG\_CTRL\_1 is shown in [Figure 25-71](#) and described in [Table 25-75](#).

Return to the [Summary Table](#).

Receive Trigger Control register 1

**Figure 25-71. RX\_TRIG\_CTRL\_1 Register**

31	30	29	28	27	26	25	24
RX_TRIG_DLY							
R/W-0h							
23	22	21	20	19	18	17	16
RX_TRIG_DLY							
R/W-0h							
15	14	13	12	11	10	9	8
RX_TRIG_DLY							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED			TRIG_SEL			TRIG_EN	
R-0h			R/W-0h			R/W-0h	

**Table 25-75. RX\_TRIG\_CTRL\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RX_TRIG_DLY	R/W	0h	This is the 24 bit count of the trigger delay in SYSCLK cycles. If enabled, the Trigger-1 output of the trigger module will generate a 3 SYSCLK wide trigger pulse after the selected input trigger source sees a rising edge with a delay defined by this 24-bit value. Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4-1	TRIG_SEL	R/W	0h	This is the mux select value which selects which of the inputs will be used as the trigger source. Reset type: SYSRSn
0	TRIG_EN	R/W	0h	This is the enable for the RX output trigger generation. The output triggers will be generated only if this bit is set to 1. If this bit is 0, then no trigger will be generated by this module. Reset type: SYSRSn



### 25.6.3.32 RX\_TRIG\_CTRL\_2 Register (Offset = 34h) [Reset = 0000000h]

RX\_TRIG\_CTRL\_2 is shown in [Figure 25-72](#) and described in [Table 25-76](#).

Return to the [Summary Table](#).

Receive Trigger Control register 2

**Figure 25-72. RX\_TRIG\_CTRL\_2 Register**

31	30	29	28	27	26	25	24
RX_TRIG_DLY							
R/W-0h							
23	22	21	20	19	18	17	16
RX_TRIG_DLY							
R/W-0h							
15	14	13	12	11	10	9	8
RX_TRIG_DLY							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED			TRIG_SEL			TRIG_EN	
R-0h			R/W-0h			R/W-0h	

**Table 25-76. RX\_TRIG\_CTRL\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RX_TRIG_DLY	R/W	0h	This is the 24 bit count of the trigger delay in SYSCLK cycles. If enabled, the Trigger-1 output of the trigger module will generate a 3 SYSCLK wide trigger pulse after the selected input trigger source sees a rising edge with a delay defined by this 24-bit value. Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4-1	TRIG_SEL	R/W	0h	This is the mux select value which selects which of the inputs will be used as the trigger source. Reset type: SYSRSn
0	TRIG_EN	R/W	0h	This is the enable for the RX output trigger generation. The output triggers will be generated only if this bit is set to 1. If this bit is 0, then no trigger will be generated by this module. Reset type: SYSRSn

### 25.6.3.33 RX\_TRIG\_CTRL\_3 Register (Offset = 36h) [Reset = 0000000h]

RX\_TRIG\_CTRL\_3 is shown in [Figure 25-73](#) and described in [Table 25-77](#).

Return to the [Summary Table](#).

Receive Trigger Control register 3

**Figure 25-73. RX\_TRIG\_CTRL\_3 Register**

31	30	29	28	27	26	25	24
RX_TRIG_DLY							
R/W-0h							
23	22	21	20	19	18	17	16
RX_TRIG_DLY							
R/W-0h							
15	14	13	12	11	10	9	8
RX_TRIG_DLY							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED			TRIG_SEL			TRIG_EN	
R-0h			R/W-0h			R/W-0h	

**Table 25-77. RX\_TRIG\_CTRL\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RX_TRIG_DLY	R/W	0h	This is the 24 bit count of the trigger delay in SYSCLK cycles. If enabled, the Trigger-1 output of the trigger module will generate a 3 SYSCLK wide trigger pulse after the selected input trigger source sees a rising edge with a delay defined by this 24-bit value. Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4-1	TRIG_SEL	R/W	0h	This is the mux select value which selects which of the inputs will be used as the trigger source. Reset type: SYSRSn
0	TRIG_EN	R/W	0h	This is the enable for the RX output trigger generation. The output triggers will be generated only if this bit is set to 1. If this bit is 0, then no trigger will be generated by this module. Reset type: SYSRSn

### 25.6.3.34 RX\_VIS\_1 Register (Offset = 38h) [Reset = 0000000h]

RX\_VIS\_1 is shown in [Figure 25-74](#) and described in [Table 25-78](#).

Return to the [Summary Table](#).

Receive debug visibility register 1

**Figure 25-74. RX\_VIS\_1 Register**

31	30	29	28	27	26	25	24	
RESERVED								
R-0h								
23	22	21	20	19	18	17	16	
RESERVED								
R-0h								
15	14	13	12	11	10	9	8	
RESERVED								
R-0h								
7	6	5	4	3	2	1	0	
RESERVED				RX_CORE_ST S	RESERVED			
R-0h				R-0h	R-0h			

**Table 25-78. RX\_VIS\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	RX_CORE_STS	R	0h	<p>Receiver Core Status bit</p> <p>This bit indicates the status of the receiver core. If this bit is set, the receiver should undergo a reset and subsequent resynchronization with the transmitter. This bit will be always be set when the receiver has detected and end of frame error or a frame type error. This bit can also be set if the receiver becomes corrupted due to noise on the signal lines. If the receiver has experienced a ping watchdog or frame watchdog timeout, this bit should be read to determine if the cause was due to a corrupt transaction, thus putting the receiver core into an unrecoverable state.</p> <p>Only a soft reset will reset the receiver core and thus reset this bit.</p> <p>0h (R) The receiver core is operating normally.</p> <p>1h (R) The receiver core has entered into an error state and should be reset.</p> <p>Reset type: SYSRSn</p>
2-0	RESERVED	R	0h	Reserved

### 25.6.3.35 RX\_UDATA\_FILTER Register (Offset = 3Ah) [Reset = 0000h]

RX\_UDATA\_FILTER is shown in [Figure 25-75](#) and described in [Table 25-79](#).

Return to the [Summary Table](#).

Receive User Data Filter Control register

**Figure 25-75. RX\_UDATA\_FILTER Register**

15	14	13	12	11	10	9	8
UDATA_MASK							
R/W-0h							
7	6	5	4	3	2	1	0
UDATA_REF							
R/W-0h							

**Table 25-79. RX\_UDATA\_FILTER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	UDATA_MASK	R/W	0h	Bit Mask to be used for comparing the USERDATA field when filtering is enabled. Every bit that is '1' in this register will be masked for comparison. If a bit position is '1', then it will be considered a successful match for that bit position. Reset type: SYSRSn
7-0	UDATA_REF	R/W	0h	Reference to be used for comparing the USERDATA field when filtering is enabled. Reset type: SYSRSn

### 25.6.3.36 RX\_BUF\_BASE\_y Register (Offset = 40h + formula) [Reset = 0000h]

RX\_BUF\_BASE\_y is shown in [Figure 25-76](#) and described in [Table 25-80](#).

Return to the [Summary Table](#).

Base address for receive data buffer

Offset = 40h + (y \* 1h); where y = 0h to Fh

**Figure 25-76. RX\_BUF\_BASE\_y Register**

15	14	13	12	11	10	9	8
BASE_ADDRESS							
R-0h							
7	6	5	4	3	2	1	0
BASE_ADDRESS							
R-0h							

**Table 25-80. RX\_BUF\_BASE\_y Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	BASE_ADDRESS	R	0h	Receive Data Buffer Base Address This is the base address of the 16-word data buffer used by the receiver. Reset type: SYSRSn

## Chapter 26 Inter-Integrated Circuit Module (I2C)



This chapter describes the features and operation of the inter-integrated circuit (I2C) module. The I2C module provides an interface between one of these devices and devices compliant with the NXP Semiconductors Inter-IC bus (I2C bus) specification version 2.1, and connected by way of an I2C bus. External components attached to this 2-wire serial bus can transmit/receive 1- to 8-bit data to/from the device through the I2C module. This chapter assumes the reader is familiar with the I2C bus specification.


### Note

A unit of data transmitted or received by the I2C module can have fewer than 8 bits; however, for convenience, a unit of data is called a data byte throughout this chapter. The number of bits in a data byte is selectable by way of the BC bits of the mode register, I2CMDR.

26.1 Introduction.....	3175
26.2 Configuring Device Pins.....	3180
26.3 I2C Module Operational Details.....	3180
26.4 Interrupt Requests Generated by the I2C Module.....	3194
26.5 Resetting or Disabling the I2C Module.....	3197
26.6 Software.....	3198
26.7 I2C Registers.....	3202

## 26.1 Introduction

The I2C module supports any target or controller I2C-compatible device. [Figure 26-1](#) shows an example of multiple I2C modules connected for a two-way transfer from one device to other devices.



**Figure 26-1. Multiple I2C Modules Connected**

### 26.1.1 I2C Related Collateral

#### Foundational Materials

- [C2000 Academy - I2C](#)
- [I2C Hardware Overview \(Video\)](#)
- [I2C Protocol Overview \(Video\)](#)
- [Understanding the I2C Bus Application Report](#)

#### Getting Started Materials

- [Configuring the TMS320F280x DSP as an I2C Processor Application Report](#)
- [I2C Buffers Overview \(Video\)](#)
- [I2C Dynamic Addressing Application Report](#)
- [I2C translators overview \(Video\)](#)
- [Interfacing EEPROM Using C2000 I2C Module Application Report](#)
- [Why, When, and How to use I2C Buffers Application Report](#)

#### Expert Materials

- [I2C Bus Pull-Up Resistor Calculation Application Report](#)
- [Maximum Clock Frequency of I2C Bus Using Repeaters Application Report](#)

### 26.1.2 Features

The I2C module has the following features:

- Compliance with the NXP Semiconductors I2C bus specification (version 2.1):
  - Support for 8-bit format transfers
  - 7-bit and 10-bit addressing modes
  - General call
  - START byte mode
  - Support for multiple controller-transmitters and target-receivers
  - Support for multiple target-transmitters and controller-receivers
  - Combined controller transmit/receive and receive/transmit mode
  - Data transfer rate from 10kbps up to 400kbps (Fast-mode)
- Extended Automatic Clock Stretching and Manual Clock Stretching modes
- Receive FIFO and Transmitter FIFO (16-deep x 8-bit FIFO)
- Supports two ePIE interrupts:
  - I2Cx Interrupt – Any of the following events can be configured to generate an I2Cx interrupt:
    - Transmit-data ready
    - Receive-data ready
    - Register-access ready
    - No-acknowledgment received
    - Arbitration lost
    - Stop condition detected
    - Addressed as target
  - I2Cx\_FIFO interrupts:
    - Transmit FIFO interrupt
    - Receive FIFO interrupt
- Module enable and disable capability
- Free data format mode

### 26.1.3 Features Not Supported

The I2C module does not support:

- High-speed mode (Hs-mode)
- CBUS-compatibility mode



### 26.1.4 Functional Overview

Each device connected to an I2C bus is recognized by a unique address. Each device can operate as either a transmitter or a receiver, depending on the function of the device. A device connected to the I2C bus can also be considered as the controller or the target when performing data transfers. A controller device is the device that initiates a data transfer on the bus and generates the clock signals to permit that transfer. During this transfer, any device addressed by this controller is considered a target. The I2C module supports the multi-controller mode, in which one or more devices capable of controlling an I2C bus can be connected to the same I2C bus.

For data communication, the I2C module has a serial data pin (SDA) and a serial clock pin (SCL), as shown in [Figure 26-2](#). These two pins carry information between the C28x device and other devices connected to the I2C bus. The SDA and SCL pins are both bidirectional and each must be connected to a positive supply voltage using a pull-up resistor. When the bus is free, both pins are high. The driver of these two pins has an open-drain configuration to perform the required wired-AND function.

There are two major transfer techniques:

- **Standard Mode:** Send exactly  $n$  data values, where  $n$  is a value you program in an I2C module register. See the I2CCNT register in the *I2C Registers* section for more information.
- **Repeat Mode:** Keep sending data values until you use software to initiate a STOP condition or a new START condition. See the I2CMDR register in the *I2C Registers* section for RM bit information.

The I2C module consists of the following primary blocks:

- A serial interface: one data pin (SDA) and one clock pin (SCL)
- Data registers and FIFOs to temporarily hold receive data and transmit data traveling between the SDA pin and the CPU
- Control and status registers
- A peripheral bus interface to enable the CPU to access the I2C module registers and FIFOs.
- A clock synchronizer to synchronize the I2C input clock (from the device clock generator) and the clock on the SCL pin, and to synchronize data transfers with controllers of different clock speeds
- A prescaler to divide down the input clock that is driven to the I2C module
- A noise filter on each of the two pins, SDA and SCL
- An arbitrator to handle arbitration between the I2C module (when the I2C module is a controller) and another controller
- Interrupt generation logic, so that an interrupt can be sent to the CPU
- FIFO interrupt generation logic, so that FIFO access can be synchronized to data reception and data transmission in the I2C module

[Figure 26-2](#) shows the four registers used for transmission and reception in non-FIFO mode. The CPU writes data for transmission to I2CDXR and reads received data from I2CDRR. When the I2C module is configured as a transmitter, data written to I2CDXR is copied to I2CXSR and shifted out on the SDA pin one bit at a time. When the I2C module is configured as a receiver, received data is shifted into I2CRSR and then copied to I2CDRR.




Figure 26-2. I2C Module Conceptual Block Diagram

### 26.1.5 Clock Generation

The I2C module clock determines the frequency at which the I2C module operates. A programmable prescaler in the I2C module divides down the SYSCLK to produce the I2C module clock and this I2C module clock is divided further to produce the I2C controller clock on the SCL pin. Figure 26-3 shows the clock generation diagram for I2C module.




Figure 26-3. Clocking Diagram for the I2C Module

#### Note

To meet all of the I2C protocol timing specifications, the I2C module clock must be between 7 to 12MHz.

To specify the divide-down value, initialize the IPSC field of the prescaler register, I2CPSC. The resulting frequency is:

$$\text{I2C Module Clock (Fmod)} = \frac{\text{SYSCLK}}{(\text{I2CPSC} + 1)} \tag{29}$$

The prescaler must be initialized only while the I2C module is in the reset state (IRS = 0 in I2CMDR). The prescaled frequency takes effect only when IRS is changed to 1. Changing the IPSC value while IRS = 1 has no effect.

The controller clock appears on the SCL pin when the I2C module is configured to be a controller on the I2C bus. This clock controls the timing of communication between the I2C module and a target. As shown in Figure 26-3, a second clock divider in the I2C module divides down the module clock to produce the controller clock. The clock divider uses the ICCL value of I2CCLKL to divide down the low portion of the module clock signal and uses the ICCH value of I2CCLKH to divide down the high portion of the module clock signal. See Section 26.1.6 for the controller clock frequency equation.

### 26.1.6 I2C Clock Divider Registers (I2CCLKL and I2CCLKH)

As explained in Section 26.1.5, when the I2C module is a controller, the I2C module clock is divided down further to use as the controller clock on the SCL pin. As shown in Figure 26-4, the shape of the controller clock depends on two divide-down values:

- ICCL in I2CCLKL. For each controller clock cycle, ICCL determines the amount of time the signal is low.
- ICCH in I2CCLKH. For each controller clock cycle, ICCH determines the amount of time the signal is high.




Figure 26-4. Roles of the Clock Divide-Down Values (ICCL and ICCH)

#### 26.1.6.1 Formula for the Controller Clock Period

The controller clock period ( $T_{\text{mst}}$ ) is a multiple of the period of the I2C Module Clock ( $T_{\text{mod}}$ ):

$$\text{Controller Clock period (Tmst)} = \frac{[(\text{ICCH} + d) + (\text{ICCL} + d)]}{\text{I2C Module Clock (Fmod)}} \tag{30}$$

where  $d$  depends on the divide-down value IPSC, as shown in Table 26-1. IPSC is described in the I2CPSC register.

Table 26-1. Dependency of Delay  $d$  on the Divide-Down Value IPSC

IPSC	$d$
0	7
1	6
Greater than 1	5

## 26.2 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pullups can be configured in the GPyPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

### Note

To support a wider range of I2C IO levels, certain GPIOs have configurable fail-safe systems,  $V_{IH}$  minimum thresholds, and configurable sinking capabilities.

## 26.3 I2C Module Operational Details

This section provides an overview of the I2C bus protocol and how it is implemented.

### 26.3.1 Input and Output Voltage Levels


One clock pulse is generated by the controller device for each data bit transferred. Due to a variety of different technology devices that can be connected to the I2C bus, the levels of logic 0 (low) and logic 1 (high) are not fixed and depend on the associated level of  $V_{DD}$ . For details, see the device data sheet.

### 26.3.2 Selecting Pullup Resistors

The chosen pullup resistor must meet the I2C standard timings. In most circumstances, 2.2k $\Omega$  of total bus resistance to VDDIO is sufficient. The value of the pullup resistance used on both the SCL and SDA pins be matched is also recommended. For evaluating pullup resistor values for a particular design, see the [I2C Bus Pullup Resistor Calculation Application Report](#).

### 26.3.3 Data Validity

The data on SDA must be stable during the high period of the clock (see [Figure 26-5](#)). The high or low state of the data line, SDA, must change only when the clock signal on SCL is low.



**Figure 26-5. Bit Transfer on the I2C bus**

### 26.3.4 Operating Modes

The I2C module has four basic operating modes to support data transfers as a controller and as a target. See [Table 26-2](#) for the names and descriptions of the modes.

If the I2C module is a controller, the I2C module begins as a controller-transmitter and typically transmits an address for a particular target. When giving data to the target, the I2C module must remain a controller-transmitter. To receive data from a target, the I2C module must be changed to the controller-receiver mode.

If the I2C module is a target, the I2C module begins as a target-receiver and typically sends acknowledgment when the I2C module recognizes the target address from a controller. If the controller is sending data to the I2C module, the module must remain a target-receiver. If the controller has requested data from the I2C module, the module must be changed to the target-transmitter mode.

**Table 26-2. Operating Modes of the I2C Module**

Operating Mode	Description
<a href="#">Target-receiver mode</a>	<p>The I2C module is a target and receives data from a controller.</p> <p>All targets begin in this mode. In this mode, serial data bits received on SDA are shifted in with the clock pulses that are generated by the controller. As a target, the I2C module does not generate the clock signal, but can hold SCL low while the intervention of the device is required (RSFULL = 1 in I2CSTR) after a byte has been received. See <a href="#">Section 26.3.8</a> for more details.</p>
<a href="#">Target-transmitter mode</a>	<p>The I2C module is a target and transmits data to a controller.</p> <p>This mode can be entered only from the target-receiver mode; the I2C module must first receive a command from the controller. When using any of the 7-bit/10-bit addressing formats, the I2C module enters the target-transmitter mode if the target address byte is the same as the address (in I2COAR) and the controller has transmitted <math>R/\bar{W} = 1</math>. As a target-transmitter, the I2C module then shifts the serial data out on SDA with the clock pulses that are generated by the controller. While a target, the I2C module does not generate the clock signal, but it can hold SCL low while the intervention of the device is required (XSMT = 0 in I2CSTR) after a byte has been transmitted. See <a href="#">Section 26.3.8</a> for more details.</p>
<a href="#">Controller-receiver mode</a>	<p>The I2C module is a controller and receives data from a target.</p> <p>This mode can be entered only from the controller-transmitter mode; the I2C module must first transmit a command to the target. When using any of the 7-bit/10-bit addressing formats, the I2C module enters the controller-receiver mode after transmitting the target address byte and <math>R/\bar{W} = 1</math>. Serial data bits on SDA are shifted into the I2C module with the clock pulses generated by the I2C module on SCL. The clock pulses are inhibited and SCL is held low when the intervention of the device is required (RSFULL = 1 in I2CSTR) after a byte has been received.</p>
<a href="#">Controller-transmitter mode</a>	<p>The I2C module is a controller and transmits control information and data to a target.</p> <p>All controllers begin in this mode. In this mode, data assembled in any of the 7-bit/10-bit addressing formats is shifted out on SDA. The bit shifting is synchronized with the clock pulses generated by the I2C module on SCL. The clock pulses are inhibited and SCL is held low when the intervention of the device is required (XSMT = 0 in I2CSTR) after a byte has been transmitted.</p>

To summarize, SCL is held low in the following conditions:

- When an overrun condition is detected (RSFULL = 1), in Target-receiver mode.
- When an underflow condition is detected (XSMT = 0), in Target-transmitter mode.

I2C target nodes accept and provide data when the I2C controller node requests data.

- To release SCL in target-receiver mode, read data from I2CDRR.
- To release SCL in target-transmitter mode, write data to I2CDXR.
- To force a release without handling the data, reset the module using the I2CMDR.IRS bit.

**Table 26-3. Controller-Transmitter/Receiver Bus Activity Defined by the RM, STT, and STP Bits of I2CMDR**

RM	STT	STP	Bus Activity <sup>(1)</sup>	Description
0	0	0	None	No activity
0	0	1	P	STOP condition
0	1	0	S-A-D..(n)..D.	START condition, target address, n data bytes (n = value in I2CCNT)
0	1	1	S-A-D..(n)..D-P	START condition, target address, n data bytes, STOP condition (n = value in I2CCNT)
1	0	0	None	No activity
1	0	1	P	STOP condition
1	1	0	S-A-D-D-D.	Repeat mode transfer: START condition, target address, continuous data transfers until STOP condition or next START condition
1	1	1	None	Reserved bit combination (No activity)

(1) S = START condition; A = Address; D = Data byte; P = STOP condition;




Figure 26-6. I2C Target TX / RX Flowchart





Figure 26-7. I2C Controller TX / RX Flowchart



### 26.3.5 I2C Module START and STOP Conditions

START and STOP conditions can be generated by the I2C module when the module is configured to be a controller on the I2C bus. As shown in [Figure 26-8](#):

- The START condition is defined as a high-to-low transition on the SDA line while SCL is high. A controller drives this condition to indicate the start of a data transfer.
- The STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. A controller drives this condition to indicate the end of a data transfer.



**Figure 26-8. I2C Module START and STOP Conditions**

After a START condition and before a subsequent STOP condition, the I2C bus is considered busy, and the bus busy (BB) bit of I2CSTR is 1. Between a STOP condition and the next START condition, the bus is considered free, and BB is 0.

For the I2C module to start a data transfer with a START condition, the controller mode bit (MST) and the START condition bit (STT) in I2CMDR must both be 1. For the I2C module to end a data transfer with a STOP condition, the STOP condition bit (STP) must be set to 1. When the BB bit is set to 1 and the STT bit is set to 1, a repeated START condition is generated. For a description of I2CMDR and the bits (including MST, STT, and STP), see [Section 26.7](#).

The I2C peripheral cannot detect a START or STOP condition while in reset (IRS = 0). The BB bit remains in the cleared state (BB = 0) while the I2C peripheral is in reset (IRS = 0). When the I2C peripheral is taken out of reset (IRS set to 1), the BB bit does not correctly reflect the I2C bus status until a START or STOP condition is detected.

Follow these steps before initiating the first data transfer with I2C:

1. After taking the I2C peripheral out of reset by setting the IRS bit to 1, wait a period larger than the total time taken for the longest data transfer in the application. By waiting for a period of time after I2C comes out of reset, make sure that at least one START or STOP condition has occurred on the I2C bus and has been captured by the BB bit. After this period, the BB bit correctly reflects the state of the I2C bus.
2. Check the BB bit and verify that BB = 0 (bus not busy) before proceeding.
3. Begin data transfers.

Not resetting the I2C peripheral in between transfers makes sure that the BB bit reflects the actual bus status. If users must reset the I2C peripheral in between transfers, repeat steps 1 through 3 every time the I2C peripheral is taken out of reset.

### 26.3.6 Non-repeat Mode versus Repeat Mode

#### Non-repeat mode:

- When I2CMDR.RM = 0, I2C module is configured in non-repeat mode.
- I2CCNT register determines the number of bytes to be transmitted or received.
- If STP = 0 in I2CMDR, the ARDY bit is set when the internal data counter counts down to 0.
- If STP = 1, ARDY bit does not get set and I2C module generates a STOP condition when the internal data counter counts down to 0.

---

#### Note

In non-repeat mode (RM = 0), if I2CCNT is set to 0, I2C state machine expects to transmit or receive 65536 bytes and not 0 bytes.

---

#### Repeat mode:

- When I2CMDR.RM = 1, I2C module is configured in repeat mode.
- I2CCNT register contents do not determine the number of bytes to be transmitted or received.
- Number of bytes to be transmitted or received can be controlled by software.
- ARDY bit gets set at end of transmission and reception of each byte.

---

#### Note

Once you start I2C transaction in non-repeat mode or repeat mode, you cannot switch into another mode until the I2C transaction is completed with a STOP condition.

---

### 26.3.7 Serial Data Formats


Figure 26-9 shows an example of a data transfer on the I2C bus. The I2C module supports 1 to 8-bit data values. In Figure 26-9, 8-bit data is transferred. Each bit put on the SDA line equates to 1 pulse on the SCL line, and the values are always transferred with the most significant bit (MSB) first. The number of data values that can be transmitted or received is unrestricted. The serial data format used in Figure 26-9 is the 7-bit addressing format. The I2C module supports the formats shown in Figure 26-10 through Figure 26-12 and described in the paragraphs that follow the figures.

---

#### Note

In Figure 26-9 through Figure 26-12, n = the number of data bits (from 1 to 8) specified by the bit count (BC) field of I2CMDR.

---



**Figure 26-9. I2C Module Data Transfer (7-Bit Addressing with 8-bit Data Configuration Shown)**


### 26.3.7.1 7-Bit Addressing Format

The 7-bit addressing format is the default format after reset. Disabling expanded address (I2CMDR.XA = 0) and free data format (I2CMDR.FDF = 0) enables 7-bit addressing format.

In this format (see [Figure 26-10](#)), the first byte after a START condition (S) consists of a 7-bit target address followed by a R/W bit. R/W determines the direction of the data:

- R/W = 0: The I2C controller writes (transmits) data to the addressed target. This can be achieved by setting I2CMDR.TRX = 1 (Transmitter mode)
- R/W = 1: The I2C controller reads (receives) data from the target. This can be achieved by setting I2CMDR.TRX = 0 (Receiver mode)

An extra clock cycle dedicated for acknowledgment (ACK) is inserted after each byte. If the ACK bit is inserted by the target after the first byte from the controller, it is followed by n bits of data from the transmitter (controller or target, depending on the R/W bit). n is a number from 1 to 8 determined by the bit count (BC) field of I2CMDR. After the data bits have been transferred, the receiver inserts an ACK bit.




**Figure 26-10. I2C Module 7-Bit Addressing Format (FDF = 0, XA = 0 in I2CMDR)**

### 26.3.7.2 10-Bit Addressing Format

The 10-bit addressing format can be enabled by setting expanded address (I2CMDR.XA = 1) and disabling free data format (I2CMDR.FDF = 0).

The 10-bit addressing format (see [Figure 26-11](#)) is similar to the 7-bit addressing format, but the controller sends the target address in two separate byte transfers. The first byte consists of 11110b, the two MSBs of the 10-bit target address, and R/W. The second byte is the remaining 8 bits of the 10-bit target address. The target must send acknowledgment after each of the two byte transfers. Once the controller has written the second byte to the target, the controller can either write data or use a repeated START condition to change the data direction. For more details about using 10-bit addressing, see the NXP Semiconductors I2C bus specification.




**Figure 26-11. I2C Module 10-Bit Addressing Format (FDF = 0, XA = 1 in I2CMDR)**

### 26.3.7.3 Free Data Format

The free data format can be enabled by setting I2CMDR. FDF = 1.

In this format (see [Figure 26-12](#)), the first byte after a START condition (S) is a data byte. An ACK bit is inserted after each data byte, which can be from 1 to 8 bits, depending on the BC field of I2CMDR. No address or data-direction bit is sent. Therefore, the transmitter and the receiver must both support the free data format, and the direction of the data must be constant throughout the transfer.



**Figure 26-12. I2C Module Free Data Format (FDF = 1 in I2CMDR)**

#### Note


The free data format is not supported in the digital loopback mode (I2CMDR.DLB = 1).

**Table 26-4. How the MST and FDF Bits of I2CMDR Affect the Role of the TRX Bit of I2CMDR**

MST	FDF	I2C Module State	Function of TRX
0	0	In target mode but not free data format mode	TRX is a don't care. Depending on the command from the controller, the I2C module responds as a receiver or a transmitter.
0	1	In target mode and free data format mode	The free data format mode requires that the I2C module remains the transmitter or the receiver throughout the transfer. TRX identifies the role of the I2C module: TRX = 1: The I2C module is a transmitter. TRX = 0: The I2C module is a receiver.
1	0	In controller mode but not free data format mode	TRX = 1: The I2C module is a transmitter. TRX = 0: The I2C module is a receiver.
1	1	In controller mode and free data format mode	TRX = 0: The I2C module is a receiver. TRX = 1: The I2C module is a transmitter.

### 26.3.7.4 Using a Repeated START Condition

I2C controller can communicate with multiple target addresses without having to give up control of the I2C bus by driving a STOP condition. This can be achieved by driving another START condition at the end of each data type. The repeated START condition can be used with the 7-bit addressing and 10-bit addressing. [Figure 26-13](#) shows a repeated START condition in the 7-bit addressing format.



**Figure 26-13. Repeated START Condition (in This Case, 7-Bit Addressing Format)**

#### Note

In [Figure 26-13](#), n = the number of data bits (from 1 to 8) specified by the bit count (BC) field of I2CMDR.

### 26.3.8 Clock Synchronization

Under normal conditions, only one controller device generates the clock signal, SCL. During the arbitration procedure, however, there are two or more controllers and the clock must be synchronized so that the data output can be compared. Figure 26-14 illustrates the clock synchronization. The wired-AND property of SCL means that a device that first generates a low period on SCL overrules the other devices. At this high-to-low transition, the clock generators of the other devices are forced to start a low period. The SCL is held low by the device with the longest low period. The other devices that finish the low periods must wait for SCL to be released, before starting the high periods. A synchronized signal on SCL is obtained, where the slowest device determines the length of the low period and the fastest device determines the length of the high period.

If a device pulls down the clock line for a longer time, the result is that all clock generators must enter the wait state. In this way, a target slows down a fast controller and the slow device creates enough time to store a received byte or to prepare a byte to be transmitted.




Figure 26-14. Synchronization of Two I2C Clock Generators During Arbitration

### 26.3.9 Clock Stretching

An I2C target device pulls the SCL line low to push the I2C controller device into the wait state preventing the I2C controller from transmitting data. This concept is called Clock Stretching.


The I2C supports three different types of clock stretching:

- **Automatic Clock Stretching:** Figure 26-15 shows the timing diagram for automatic clock stretching.
  - Target Receiver mode:
    - Non-FIFO mode: I2C clock stretches after receiving 2 bytes from the controller.
    - FIFO mode: I2C clock stretches after receiving 17 bytes from the controller.
  - Target Transmitter mode: I2C clock stretches, if I2C transmit buffer is empty


#### Note

Automatic Clock Stretching is enabled by default and cannot be disabled.


Non-FIFO: Target is receiving data




FIFO: Target is receiving data



Non-FIFO / FIFO: Target is transmitting data



- (A) I2C RX buffers are full (non-FIFO = 2 and FIFO = 17), then Target I2C does clock stretching.
- (B) Target I2C RX buffers are not full (CPU read the I2C RX buffer), then Target I2C releases clock stretching
- (C) Target I2C TX buffer is empty, then Target I2C does clock stretching
- (D) Target I2C TX buffer is filled with TX data, then Target I2C releases clock stretching



**Figure 26-15. Automatic Clock Stretching**


- **Extended Automatic Clock Stretching:** Figure 26-16 shows the timing diagram for extended automatic clock stretching.

Extended Automatic Clock Stretching can be enabled by setting I2CEMDR. ECS = 1. Once this feature is enabled, I2C hardware automatically does clock stretching by pulling the SCL line low after every ACK/NACK cycle and generates an I2C interrupt. Inside the I2C ISR, I2CSTR.SCL\_ECS is set to 1 to release the I2C from clock stretching.


**Note**

Extended Automatic Clock Stretching is disabled by default and can be enabled by setting I2CEMDR.ECS = 1.


Non-FIFO: Target is receiving data




FIFO: Target is receiving data



Non-FIFO / FIFO: Target is transmitting data



- (A) Extended Clock Stretching on every ACK (or) NACK cycle
- (B) SW should release the I2C target from extended clock stretching
- (C) I2C Target RX buffer not full, so no clock stretching
- (D) If I2C Target RX buffers are full (non-FIFO = 2 and FIFO = 17), then Target I2C does clock stretching and clock stretching is automatically released after Rx buffer is read.
- (E) If I2C Target TX buffers are empty, then Target I2C does clock stretching. If I2C Target TX buffer written with Txdata, I2C automatically releases clock stretching
- (F) No clock stretching after NACK



**Figure 26-16. Extended Automatic Clock Stretching**

- **Manual Clock Stretching:** Manual Clock Stretching can be enabled by setting I2CEMDR.MCS = 1 within an ISR routine. Once this feature is enabled, I2C hardware can be configured to manually do clock stretching by pulling the SCL line low after specific ACK/NACK cycles. I2C module then performs housekeeping and executes normal ISR sequence steps before disabling MCS by setting I2CEMDR.MCS = 0.

**Note**

Manual Clock Stretching is disabled by default and can be enabled by setting I2CEMDR.MCS = 1. Timing requirements for this type of clock stretching are not provided due to dependency on user configuration and application.


### 26.3.10 Arbitration

If two or more controller-transmitters attempt to start a transmission on the same bus at approximately the same time, an arbitration procedure is invoked. The arbitration procedure uses the data presented on the serial data bus (SDA) by the competing transmitters. [Figure 26-17](#) illustrates the arbitration procedure between two devices. The first controller-transmitter that releases the SDA line high is overruled by another controller-transmitter that drives the SDA low. The arbitration procedure gives priority to the device that transmits the serial data stream with the lowest binary value. If two or more devices send identical first bytes, arbitration continues on the subsequent bytes.

If the I2C module is the losing controller, the I2C module switches to the target-receiver mode, sets the arbitration lost (ARBL) flag, and generates the arbitration-lost interrupt request.

If during a serial transfer the arbitration procedure is still in progress when a repeated START condition or a STOP condition is transmitted to SDA, the controller-transmitters involved must send the repeated START condition or the STOP condition at the same position in the format frame. Arbitration is not allowed between:

- A repeated START condition and a data bit
- A STOP condition and a data bit
- A repeated START condition and a STOP condition



**Figure 26-17. Arbitration Procedure Between Two Controller-Transmitters**




### 26.3.11 Digital Loopback Mode

The I2C module support a self-test mode called digital loopback, which is enabled by setting the DLB bit in the I2CMDR register. In this mode, data transmitted out of the I2CDXR register is received in the I2CDRR register. The data follows an internal path, and takes n cycles to reach I2CDRR, where:

$$n = 8 * (\text{SYSCLK}) / (\text{I2C module clock (Fmod)})$$

The transmit clock and the receive clock are the same. The address seen on the external SDA pin is the address in the I2COAR register. Figure 26-18 shows the signal routing in digital loopback mode.



**Figure 26-18. Pin Diagram Showing the Effects of the Digital Loopback Mode (DLB) Bit**

**Note**

The free data format (I2CMDR.FDF = 1) is not supported in digital loopback mode.

### 26.3.12 NACK Bit Generation

When the I2C module is a receiver (controller or target), the I2C module can acknowledge or ignore bits sent by the transmitter. To ignore any new bits, the I2C module must send a no-acknowledge (NACK) bit during the acknowledge cycle on the bus. [Table 26-5](#) summarizes the various ways you can allow the I2C module to send a NACK bit.

#### Note

When a NACK is sent, the following occurs:

1. The STP in I2CMDR is cleared
2. SCL is held low
3. The NACK in I2CSTR is set

**Table 26-5. Ways to Generate a NACK Bit**

I2C Module Condition	NACK Bit Generation Options
Target-receiver modes	Allow an overrun condition (RSFULL = 1 in I2CSTR) Reset the module (IRS = 0 in I2CMDR) Set the NACKMOD bit of I2CMDR before the rising edge of the last data bit you intend to receive
Controller-receiver mode AND Repeat mode (RM = 1 in I2CMDR)	Generate a STOP condition (STP = 1 in I2CMDR) Reset the module (IRS = 0 in I2CMDR) Set the NACKMOD bit of I2CMDR before the rising edge of the last data bit you intend to receive
Controller-receiver mode AND Nonrepeat mode (RM = 0 in I2CMDR)	If STP = 1 in I2CMDR, allow the internal data counter to count down to 0 and thus force a STOP condition If STP = 0, make STP = 1 to generate a STOP condition Reset the module (IRS = 0 in I2CMDR) Set STP = 1 to generate a STOP condition Set the NACKMOD bit of I2CMDR before the rising edge of the last data bit you intend to receive

### 26.4 Interrupt Requests Generated by the I2C Module

Each I2C module can generate two CPU interrupts.

1. Basic I2C interrupt: Possible basic I2C interrupt sources that can trigger this interrupt are described in [Section 26.4.1](#).
2. I2C FIFO interrupt: Possible I2C FIFO interrupt sources that can trigger this interrupt are described in [Section 26.4.2](#)

### 26.4.1 Basic I2C Interrupt Requests

The I2C module generates the interrupt requests described in [Table 26-6](#). As shown in [Figure 26-19](#), all requests are multiplexed through an arbiter to a single I2C interrupt request to the CPU. Each interrupt request has a flag bit in the status register (I2CSTR) and an enable bit in the interrupt enable register (I2CIER). When one of the specified events occurs, the flag bit is set. If the corresponding enable bit is 0, the interrupt request is blocked. If the enable bit is 1, the request is forwarded to the CPU as an I2C interrupt.


The I2C interrupt is one of the maskable interrupts of the CPU. As with any maskable interrupt request, if the request is properly enabled in the CPU, the CPU executes the corresponding interrupt service routine (I2CINT1A\_ISR). The I2CINT1A\_ISR for the I2C interrupt can determine the interrupt source by reading the interrupt source register, I2CISRC. Then the I2CINT1A\_ISR can branch to the appropriate subroutine.

After the CPU reads I2CISRC, the following events occur:

1. The flag for the source interrupt is cleared in I2CSTR. Exception: The ARDY, RRDY, and XRDY bits in I2CSTR are not cleared when I2CISRC is read. To clear one of these bits, write a 1 to the bit.
2. The arbiter determines which of the remaining interrupt requests has the highest priority, writes the code for that interrupt to I2CISRC, and forwards the interrupt request to the CPU.

**Table 26-6. Descriptions of the Basic I2C Interrupt Requests**

I2C Interrupt Request	Interrupt Source
XRDYINT	<p>Transmit ready condition: The data transmit register (I2CDXR) is ready to accept new data because the previous data has been copied from I2CDXR to the transmit shift register (I2CXSR).</p> <p>As an alternative to using XRDYINT, the CPU can poll the XRDY bit of the status register, I2CSTR. XRDYINT must not be used when in FIFO mode. Use the FIFO interrupts instead.</p>
RRDYINT	<p>Receive ready condition: The data receive register (I2CDRR) is ready to be read because data has been copied from the receive shift register (I2CRSR) to I2CDRR.</p> <p>As an alternative to using RRDYINT, the CPU can poll the RRDY bit of I2CSTR. RRDYINT must not be used when in FIFO mode. Use the FIFO interrupts instead.</p>
ARDYINT	<p>Register-access ready condition: The I2C module registers are ready to be accessed because the previously programmed address, data, and command values have been used.</p> <p>The specific events that generate ARDYINT are the same events that set the ARDY bit of I2CSTR.</p> <p>As an alternative to using ARDYINT, the CPU can poll the ARDY bit.</p>
NACKINT	<p>No-acknowledgment condition: The I2C module is configured as a controller-transmitter and did not received acknowledgment from the target-receiver.</p> <p>As an alternative to using NACKINT, the CPU can poll the NACK bit of I2CSTR.</p>
ARBLINT	<p>Arbitration-lost condition: The I2C module has lost an arbitration contest with another controller-transmitter.</p> <p>As an alternative to using ARBLINT, the CPU can poll the ARBL bit of I2CSTR.</p>
SCDINT	<p>Stop condition detected: A STOP condition was detected on the I2C bus.</p> <p>As an alternative to using SCDINT, the CPU can poll the SCD bit of the status register, I2CSTR.</p>
AASINT	<p>Addressed as target condition: The I2C has been addressed as a target device by another controller on the I2C bus.</p> <p>As an alternative to using AASINT, the CPU can poll the AAS bit of the status register, I2CSTR.</p>
SCLECSINT	<p>SCL Extended Automatic Clock Stretching: SCL line is pulled low in extended automatic clock stretching mode.</p> <p>As an alternative to using SCLECSINT, the CPU can poll the SCL_ECS bit of the status register, I2CSTR.</p>



**Figure 26-19. Enable Paths of the I2C Interrupt Requests**

The priorities of the basic I2C interrupt requests are listed in order of highest priority to lowest priority:

1. ARBLINT
2. NACKINT
3. ARDYINT
4. RRDYINT
5. XRDYINT
6. SCDINT
7. AATINT
8. SCLECSINT

The I2C module has a backwards compatibility bit (BC) in the I2CEMDR register. The timing diagram in demonstrates the effect the backwards compatibility bit has on I2C module registers and interrupts when configured as a target-transmitter.

### 26.4.2 I2C FIFO Interrupts

In addition to the seven basic I2C interrupts, the transmit and receive FIFOs each contain the ability to generate an interrupt (I2CINT2A). The transmit FIFO can be configured to generate an interrupt after transmitting a defined number of bytes, up to 16. The receive FIFO can be configured to generate an interrupt after receiving a defined number of bytes, up to 16. These two interrupt sources are ORed together into a single maskable CPU interrupt. Figure 26-20 shows the structure of I2C FIFO interrupt. The interrupt service routine can then read the FIFO interrupt status flags to determine from which source the interrupt came. See the I2C transmit FIFO register (I2CFFTX) and the I2C receive FIFO register (I2CFFRX) descriptions.




Figure 26-20. I2C FIFO Interrupt

### 26.5 Resetting or Disabling the I2C Module

You can reset or disable the I2C module in two ways:

- Write 0 to the I2C reset bit (IRS) in the I2C mode register (I2CMR). All status bits (in I2CSTR) are forced to the default values, and the I2C module remains disabled until IRS is changed to 1. The SDA and SCL pins are in the high-impedance state.
- Initiate a device reset by driving the  $\overline{\text{XRS}}$  pin low. The entire device is reset and is held in the reset state until you drive the pin high. When the  $\overline{\text{XRS}}$  pin is released, all I2C module registers are reset to the default values. The IRS bit is forced to 0, which resets the I2C module. The I2C module stays in the reset state until you write 1 to IRS.

The IRS must be 0 while you configure or reconfigure the I2C module. Forcing IRS to 0 can be used to save power and to clear error conditions.

## 26.6 Software

### 26.6.1 I2C Registers to Driverlib Functions

**Table 26-7. I2C Registers to Driverlib Functions**

File	Driverlib Function
<b>OAR</b>	
i2c.h	I2C_setOwnAddress
<b>IER</b>	
i2c.c	I2C_enableInterrupt
i2c.c	I2C_disableInterrupt
<b>STR</b>	
i2c.c	I2C_getInterruptStatus
i2c.c	I2C_clearInterruptStatus
i2c.h	I2C_isBusBusy
i2c.h	I2C_getStatus
i2c.h	I2C_clearStatus
<b>CLKL</b>	
i2c.c	I2C_initController
i2c.c	I2C_initControllerModuleFrequency
<b>CLKH</b>	
i2c.c	I2C_initController
i2c.c	I2C_initControllerModuleFrequency
<b>CNT</b>	
i2c.h	I2C_setDataCount
<b>DRR</b>	
i2c.h	I2C_getData
<b>TAR</b>	
i2c.h	I2C_setTargetAddress
<b>DXR</b>	
i2c.h	I2C_putData
<b>MDR</b>	
i2c.h	I2C_enableModule
i2c.h	I2C_disableModule
i2c.h	I2C_setConfig
i2c.h	I2C_setBitCount
i2c.h	I2C_sendStartCondition
i2c.h	I2C_sendStopCondition
i2c.h	I2C_sendNACK
i2c.h	I2C_getStopConditionStatus
i2c.h	I2C_setAddressMode
i2c.h	I2C_setEmulationMode
i2c.h	I2C_enableLoopback
i2c.h	I2C_disableLoopback
<b>ISRC</b>	
i2c.h	I2C_getInterruptSource
<b>EMDR</b>	
i2c.h	I2C_setExtendedMode

**Table 26-7. I2C Registers to Driverlib Functions (continued)**

File	Driverlib Function
i2c.h	I2C_enableExtendedAutomaticClkStretchingMode
i2c.h	I2C_disableExtendedAutomaticClkStretchingMode
i2c.h	I2C_enableManualClkStretchingMode
i2c.h	I2C_disableManualClkStretchingMode
i2c.h	I2C_enableNACKCompatibilityMode
i2c.h	I2C_disableNACKCompatibilityMode
<b>PSC</b>	
i2c.c	I2C_initController
i2c.c	I2C_initControllerModuleFrequency
i2c.c	I2C_configureModuleFrequency
i2c.c	I2C_configureModuleClockFrequency
i2c.h	I2C_getPreScaler
<b>FFTX</b>	
i2c.c	I2C_enableInterrupt
i2c.c	I2C_disableInterrupt
i2c.c	I2C_getInterruptStatus
i2c.c	I2C_clearInterruptStatus
i2c.h	I2C_enableFIFO
i2c.h	I2C_disableFIFO
i2c.h	I2C_setFIFOInterruptLevel
i2c.h	I2C_getFIFOInterruptLevel
i2c.h	I2C_getTxFIFOStatus
<b>FFRX</b>	
i2c.c	I2C_enableInterrupt
i2c.c	I2C_disableInterrupt
i2c.c	I2C_getInterruptStatus
i2c.c	I2C_clearInterruptStatus
i2c.h	I2C_enableFIFO
i2c.h	I2C_disableFIFO
i2c.h	I2C_setFIFOInterruptLevel
i2c.h	I2C_getFIFOInterruptLevel
i2c.h	I2C_getRxFIFOStatus

### 26.6.2 I2C Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/i2c

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

#### 26.6.2.1 C28x-I2C Library source file for FIFO interrupts

FILE: i2cLib\_FIFO\_controller\_interrupt.c

#### 26.6.2.2 C28x-I2C Library source file for FIFO interrupts

FILE: i2cLib\_FIFO\_controller\_target\_interrupt.c

#### 26.6.2.3 C28x-I2C Library source file for FIFO using polling

FILE: i2cLib\_FIFO\_polling.c

#### 26.6.2.4 I2C Digital Loopback with FIFO Interrupts

FILE: i2c\_ex1\_loopback.c

This program uses the internal loopback test mode of the I2C module. Both the TX and RX I2C FIFOs and their interrupts are used. The pinmux and I2C initialization is done through the sysconfig file.

A stream of data is sent and then compared to the received stream. The sent data looks like this:

```
0000 0001
0001 0002
0002 0003
....
00FE 00FF
00FF 0000
etc..
```

This pattern is repeated forever.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *External Connections*

- None

##### *Watch Variables*

- *sData* - Data to send
- *rData* - Received data
- *rDataPoint* - Used to keep track of the last position in the receive stream for error checking

#### 26.6.2.5 I2C EEPROM

FILE: i2c\_ex2\_eeprom.c

This program will write 1-14 words to EEPROM and read them back. The data written and the EEPROM address written to are contained in the message structure, i2cMsgOut. The data read back will be contained in the message structure i2cMsgIn.

##### *External Connections*

- Connect external I2C EEPROM at address 0x50
- Connect DEVICE\_GPIO\_PIN\_SDAA on to external EEPROM SDA (serial data) pin
- Connect DEVICE\_GPIO\_PIN\_SCL on to external EEPROM SCL (serial clock) pin

##### *Watch Variables*

- *i2cMsgOut* - Message containing data to write to EEPROM
- *i2cMsgIn* - Message containing data read from EEPROM

#### 26.6.2.6 I2C Digital External Loopback with FIFO Interrupts

FILE: i2c\_ex3\_external\_loopback.c

This program uses the I2CA and I2CB modules for achieving external loopback. The I2CA TX FIFO and the I2CB RX FIFO are used along with their interrupts.

A stream of data is sent on I2CA and then compared to the received stream on I2CB. The sent data looks like this:

```
0000 0001
0001 0002
0002 0003
....
00FE 00FF
00FF 0000
etc..
```

This pattern is repeated forever.



### External Connections

- Connect SCLA(DVICE\_GPIO\_PIN\_SCLA) to SCLB (DVICE\_GPIO\_PIN\_SCLB)
- and SDAA(DVICE\_GPIO\_PIN\_SDAA) to SDAB (DVICE\_GPIO\_PIN\_SDAB)
- Connect DVICE\_GPIO\_PIN\_LED1 to an LED used to depict data transfers.

### Watch Variables

- *sData* - Data to send
- *rData* - Received data
- *rDataPoint* - Used to keep track of the last position in the receive stream for error checking

#### 26.6.2.7 I2C EEPROM

FILE: i2c\_ex4\_eeprom\_polling.c

This program will shows how to perform different EEPROM write and read commands using I2C polling method EEPROM used for this example is AT24C256

### External Connections

- Connect external I2C EEPROM at address 0x50 Signal | I2CA | EEPROM

SCL | DVICE\_GPIO\_PIN\_SCLA | SCL SDA | DVICE\_GPIO\_PIN\_SDAA | SDA

Make sure to connect GND pins if EEPROM and C2000 device are in different board.

#### 26.6.2.8 I2C controller target communication using FIFO interrupts

FILE: i2c\_ex5\_controller\_target\_interrupt.c

This program shows how to use I2CA and I2CB modules in both controller and target configuration This example uses I2C FIFO interrupts and doesn't using polling

Example1: I2CA as controller Transmitter and I2CB working target Receiver Example2: I2CA as controller Receiver and I2CB working target Transmitter Example3: I2CB as controller Transmitter and I2CA working target Receiver Example4: I2CB as controller Receiver and I2CA working target Transmitter

External Connections on launchpad should be made as shown below Signal | I2CA | I2CB

SCL | DVICE\_GPIO\_PIN\_SCLA | DVICE\_GPIO\_PIN\_SCLB

SDA | DVICE\_GPIO\_PIN\_SDAA | DVICE\_GPIO\_PIN\_SDAB

Watch Variables in memory window

- *I2CA\_TXdata*
- *I2CA\_RXdata*
- *I2CB\_TXdata*
- *I2CB\_RXdata* stream for error checking

#### 26.6.2.9 I2C EEPROM

FILE: i2c\_ex6\_eeprom\_interrupt.c

This program will shows how to perform different EEPROM write and read commands using I2C interrupts EEPROM used for this example is AT24C256

### External Connections

- Connect external I2C EEPROM at address 0x50 Signal | I2CA | EEPROM

SCL | DVICE\_GPIO\_PIN\_SCLA | SCL SDA | DVICE\_GPIO\_PIN\_SDAA | SDA

Make sure to connect GND pins if EEPROM and C2000 device are in different board.

//Example 1: EEPROM Byte Write //Example 2: EEPROM Byte Read //Example 3: EEPROM word (16-bit) write //Example 4: EEPROM word (16-bit) read //Example 5: EEPROM Page write //Example 6: EEPROM word Paged read

### Watch Variables

- *TX\_MsgBuffer* - Message buffer which stores the data to be transmitted
- *RX\_MsgBuffer* - Message buffer which stores the data to be received

#### 26.6.2.10 I2C Extended Clock Stretching Controller TX

FILE: `i2c_ex7_clock_stretching_controller_tx.c`

This program uses the extended clock stretching mode of the I2C module. Both the TX and RX I2C Non-FIFOs and their interrupts are used.

A stream of data is sent and then compared to the received stream.

#### 26.6.2.11 I2C Extended Clock Stretching Target RX

FILE: `i2c_ex7_clock_stretching_target_rx.c`

This program uses the extended clock stretching mode of the I2C module. Both the TX and RX I2C Non-FIFOs and their interrupts are used.

A stream of data is sent and then compared to the received stream.

## 26.7 I2C Registers

This Section describes the I2C Registers.

### 26.7.1 I2C Base Address Table

**Table 26-8. I2C Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
I2caRegs	<a href="#">I2C_REGS</a>	I2CA_BASE	0x0000_7300	YES	-	-	YES
I2cbRegs	<a href="#">I2C_REGS</a>	I2CB_BASE	0x0000_7340	YES	-	-	YES

## 26.7.2 I2C\_REGS Registers

Table 26-9 lists the memory-mapped registers for the I2C\_REGS registers. All register offset addresses not listed in Table 26-9 should be considered as reserved locations and the register contents should not be modified.

**Table 26-9. I2C\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	I2COAR	I2C Own address		<a href="#">Go</a>
1h	I2CIER	I2C Interrupt Enable		<a href="#">Go</a>
2h	I2CSTR	I2C Status		<a href="#">Go</a>
3h	I2CCLKL	I2C Clock low-time divider		<a href="#">Go</a>
4h	I2CCLKH	I2C Clock high-time divider		<a href="#">Go</a>
5h	I2CCNT	I2C Data count		<a href="#">Go</a>
6h	I2CDRR	I2C Data receive		<a href="#">Go</a>
7h	I2CTAR	I2C TARGET address		<a href="#">Go</a>
8h	I2CDXR	I2C Data Transmit		<a href="#">Go</a>
9h	I2CMDR	I2C Mode		<a href="#">Go</a>
Ah	I2CISRC	I2C Interrupt Source		<a href="#">Go</a>
Bh	I2CEMDR	I2C Extended Mode		<a href="#">Go</a>
Ch	I2CPSC	I2C Prescaler		<a href="#">Go</a>
20h	I2CFFTX	I2C FIFO Transmit		<a href="#">Go</a>
21h	I2CFFRX	I2C FIFO Receive		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 26-10 shows the codes that are used for access types in this section.

**Table 26-10. I2C\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 26.7.2.1 I2COAR Register (Offset = 0h) [Reset = 0000h]

I2COAR is shown in [Figure 26-21](#) and described in [Table 26-11](#).

Return to the [Summary Table](#).

The I2C own address register (I2COAR) is a 16-bit register. The I2C module uses this register to specify its own TARGET address, which distinguishes it from other TARGETs connected to the I2C-bus. If the 7-bit addressing mode is selected (XA = 0 in I2CMDR), only bits 6-0 are used write 0s to bits 9-7.

**Figure 26-21. I2COAR Register**

15	14	13	12	11	10	9	8
RESERVED						OAR	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
OAR							
R/W-0h							

**Table 26-11. I2COAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	OAR	R/W	0h	In 7-bit addressing mode (XA = 0 in I2CMDR): 00h-7Fh Bits 6-0 provide the 7-bit TARGET address of the I2C module. Write 0s to bits 9-7. In 10-bit addressing mode (XA = 1 in I2CMDR): 000h-3FFh Bits 9-0 provide the 10-bit TARGET address of the I2C module. Reset type: SYSRSn

### 26.7.2.2 I2CIER Register (Offset = 1h) [Reset = 0000h]

I2CIER is shown in [Figure 26-22](#) and described in [Table 26-12](#).

Return to the [Summary Table](#).

I2CIER is used by the CPU to individually enable or disable I2C interrupt requests.

**Figure 26-22. I2CIER Register**

15	14	13	12	11	10	9	8
SCL_ECS	RESERVED						
R/W-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED	AAT	SCD	XRDY	RRDY	ARDY	NACK	ARBL
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 26-12. I2CIER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SCL_ECS	R/W	0h	SCL Extended Automatic Clock Stretch interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled
14-7	RESERVED	R	0h	Reserved
6	AAT	R/W	0h	Addressed as TARGET interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled
5	SCD	R/W	0h	Stop condition detected interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled
4	XRDY	R/W	0h	Transmit-data-ready interrupt enable bit. This bit should not be set when using FIFO mode. Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled
3	RRDY	R/W	0h	Receive-data-ready interrupt enable bit. This bit should not be set when using FIFO mode. Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled
2	ARDY	R/W	0h	Register-access-ready interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled
1	NACK	R/W	0h	No-acknowledgment interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled
0	ARBL	R/W	0h	Arbitration-lost interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled

### 26.7.2.3 I2CSTR Register (Offset = 2h) [Reset = 0410h]

I2CSTR is shown in [Figure 26-23](#) and described in [Table 26-13](#).

Return to the [Summary Table](#).

The I2C status register (I2CSTR) is a 16-bit register used to determine which interrupt has occurred and to read status information.

**Figure 26-23. I2CSTR Register**

15	14	13	12	11	10	9	8
SCL_ECS	TDIR	NACKSNT	BB	RSFULL	XSMT	AAT	AD0
R/W1C-0h	R/W1C-0h	R/W1C-0h	R-0h	R-0h	R-1h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	BYTESENT	SCD	XRDY	RRDY	ARDY	NACK	ARBL
R-0h	R/W1C-0h	R/W1C-0h	R-1h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

**Table 26-13. I2CSTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SCL_ECS	R/W1C	0h	<p>SCL Status bit in extended automatic clock stretching mode</p> <p>0: SCL line is pulled high.</p> <p>1: SCL line is pulled low after ACK (or) NACK phase. Writing '1' to this bit releases SCL. SCL line is pulled high.</p> <p>Note: This bit is applicable only for extended clock stretching mode</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCL line is not pulled low in extended automatic clock stretching mode. SCL_ECS bit is cleared by one of the following events:</p> <ul style="list-style-type: none"> <li>- It is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = SCL line is pulled low in extended automatic clock stretching mode.</p>
14	TDIR	R/W1C	0h	<p>TARGET direction bit</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = I2C is not addressed as a TARGET transmitter. TDIR is cleared by one of the following events:</p> <ul style="list-style-type: none"> <li>- It is manually cleared. To clear this bit, write a 1 to it.</li> <li>- Digital loopback mode is enabled.</li> <li>- A START or STOP condition occurs on the I2C bus.</li> </ul> <p>1h (R/W) = I2C is addressed as a TARGET transmitter.</p>
13	NACKSNT	R/W1C	0h	<p>NACK sent bit.</p> <p>This bit is used when the I2C module is in the receiver mode. One instance in which NACKSNT is affected is when the NACK mode is used (see the description for NACKMOD in</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = NACK not sent. NACKSNT bit is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- It is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The I2C module is reset (either when 0 is written to the IRS bit of I2CMDR or when the whole device is reset).</li> </ul> <p>1h (R/W) = NACK sent: A no-acknowledge bit was sent during the acknowledge cycle on the I2C-bus.</p>

**Table 26-13. I2CSTR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12	BB	R	0h	<p>Bus busy bit.</p> <p>BB indicates whether the I2C-bus is busy or is free for another data transfer. See the paragraph following the table for more information</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Bus free. BB is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- The I2C module receives or transmits a STOP bit (bus free).</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = Bus busy: The I2C module has received or transmitted a START bit on the bus.</p>
11	RSFULL	R	0h	<p>Receive shift register full bit.</p> <p>RSFULL indicates an overrun condition during reception. Overrun occurs when new data is received into the shift register (I2CRSR) and the old data has not been read from the receive register (I2CDRR). As new bits arrive from the SDA pin, they overwrite the bits in I2CRSR. The new data will not be copied to ICDRR until the previous data is read.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No overrun detected. RSFULL is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- I2CDRR is read by the CPU. Emulator reads of the I2CDRR do not affect this bit.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = Overrun detected</p>
10	XSMT	R	1h	<p>Transmit shift register empty bit.</p> <p>XSMT = 0 indicates that the transmitter has experienced underflow. Underflow occurs when the transmit shift register (I2CXSR) is empty but the data transmit register (I2CDXR) has not been loaded since the last I2CDXR-to-I2CXSR transfer. The next I2CDXR-to-I2CXSR transfer will not occur until new data is in I2CDXR. If new data is not transferred in time, the previous data may be re-transmitted on the SDA pin.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Underflow detected (empty)</p> <p>1h (R/W) = No underflow detected (not empty). XSMT is set by one of the following events:</p> <ul style="list-style-type: none"> <li>- Data is written to I2CDXR.</li> <li>- The I2C module is reset</li> </ul>
9	AAT	R	0h	<p>Addressed-as-TARGET bit</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = In the 7-bit addressing mode, the AAT bit is cleared when receiving a NACK, a STOP condition, or a repeated START condition. In the 10-bit addressing mode, the AAT bit is cleared when receiving a NACK, a STOP condition, or by a TARGET address different from the I2C peripheral's own TARGET address.</p> <p>1h (R/W) = The I2C module has recognized its own TARGET address or an address of all zeros (general call).</p>
8	AD0	R	0h	<p>Address 0 bits</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = AD0 has been cleared by a START or STOP condition.</p> <p>1h (R/W) = An address of all zeros (general call) is detected.</p>
7	RESERVED	R	0h	Reserved

**Table 26-13. I2CSTR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	BYTESENT	R/W1C	0h	<p>Byte Transmit over indication. BYTESENT is set when the CONTROLLER/TARGET has successfully sent the byte on SCL/SDA lines. This is diagnostic register which needs to be explicitly cleared by Software. In case not cleared the stale status would keep reflecting as no automated clear incorporated to avoid corner conditions.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The I2C module has not finished transmitting the next data byte. BYTESENT is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- It is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = The I2C module has completed the transmission of a byte.</p>
5	SCD	R/W1C	0h	<p>Stop condition detected bit. SCD is set when the I2C sends or receives a STOP condition. The I2C module delays clearing of the I2CMDR[STP] bit until the SCD bit is set.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = STOP condition not detected since SCD was last cleared. SCD is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- I2CISRC is read by the CPU when it contains the value 110b (stop condition detected). Emulator reads of the I2CISRC do not affect this bit.</li> <li>- SCD is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = A STOP condition has been detected on the I2C bus.</p>
4	XRDY	R	1h	<p>Transmit-data-ready interrupt flag bit. When not in FIFO mode, XRDY indicates that the data transmit register (I2CDXR) is ready to accept new data.</p> <p>FCM=0 : When the previous data has been copied from I2CDXR to the transmit shift register (I2CXSR). The CPU can poll XRDY or use the XRDY interrupt request When in FIFO mode, use TXFFINT instead.</p> <p>FCM=1: XRDY is asserted only when next data is required it gets deasserted with write to I2CDXR. Both Polling and interrupt based data transfers are allowed in the FCM mode.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = I2CDXR not ready. XRDY is cleared when data is written to I2CDXR.</p> <p>1h (R/W) = I2CDXR ready: Data has been copied from I2CDXR to I2CXSR.</p> <p>XRDY is also forced to 1 when the I2C module is reset.</p>
3	RRDY	R/W1C	0h	<p>Receive-data-ready interrupt flag bit. When not in FIFO mode, RRDY indicates that the data receive register (I2CDRR) is ready to be read because data has been copied from the receive shift register (I2CRSR) to I2CDRR. The CPU can poll RRDY or use the RRDY interrupt request When in FIFO mode, use RXFFINT instead.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = I2CDRR not ready. RRDY is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- I2CDRR is read by the CPU. Emulator reads of the I2CDRR do not affect this bit.</li> <li>- RRDY is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = I2CDRR ready: Data has been copied from I2CRSR to I2CDRR.</p>



**Table 26-13. I2CSTR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	ARDY	R/W1C	0h	<p>Register-access-ready interrupt flag bit (only Applicable when the I2C module is in the CONTROLLER mode). ARDY indicates that the I2C module registers are ready to be accessed because the previously programmed address, data, and command values have been used. The CPU can poll ARDY or use the ARDY interrupt request</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The registers are not ready to be accessed. ARDY is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- The I2C module starts using the current register contents.</li> <li>- ARDY is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = The registers are ready to be accessed.</p> <p>In the nonrepeat mode (RM = 0 in I2CMMDR): If STP = 0 in I2CMMDR, the ARDY bit is set when the internal data counter counts down to 0. If STP = 1, ARDY is not affected (instead, the I2C module generates a STOP condition when the counter reaches 0).</p> <p>In the repeat mode (RM = 1): ARDY is set at the end of each byte transmitted from I2CDXR.</p>
1	NACK	R/W1C	0h	<p>No-acknowledgment interrupt flag bit. NACK applies when the I2C module is a CONTROLLER transmitter (or) TARGET transmitter. NACK indicates whether the I2C module has detected an acknowledge bit (ACK) or a noacknowledge bit (NACK). The CPU can poll NACK or use the NACK interrupt request.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = ACK received/NACK not received. This bit is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- An acknowledge bit (ACK) has been sent by the TARGET receiver.</li> <li>- NACK is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The CPU reads the interrupt source register (I2CISRC) and the register contains the code for a NACK interrupt. Emulator reads of the I2CISRC do not affect this bit.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = NACK bit received. The hardware detects that a no-acknowledge (NACK) bit has been received.</p> <p>Note: While the I2C module performs a general call transfer, NACK is 1, even if one or more TARGETs send acknowledgment.</p>
0	ARBL	R/W1C	0h	<p>Arbitration-lost interrupt flag bit (only applicable when the I2C module is a CONTROLLER-transmitter).</p> <p>ARBL primarily indicates when the I2C module has lost an arbitration contest with another CONTROLLERtransmitter. The CPU can poll ARBL or use the ARBL interrupt request.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Arbitration not lost. AL is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- AL is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The CPU reads the interrupt source register (I2CISRC) and the register contains the code for an AL interrupt. Emulator reads of the I2CISRC do not affect this bit.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = Arbitration lost. AL is set by any one of the following events:</p> <ul style="list-style-type: none"> <li>- The I2C module senses that it has lost an arbitration with two or more competing transmitters that started a transmission almost simultaneously.</li> <li>- The I2C module attempts to start a transfer while the BB (bus busy) bit is set to 1.</li> </ul> <p>When AL becomes 1, the CNT and STP bits of I2CMMDR are cleared, and the I2C module becomes a TARGET-receiver.</p>

### 26.7.2.4 I2CCLKL Register (Offset = 3h) [Reset = 0000h]

I2CCLKL is shown in [Figure 26-24](#) and described in [Table 26-14](#).

Return to the [Summary Table](#).

I2C Clock low-time divider

**Figure 26-24. I2CCLKL Register**

15	14	13	12	11	10	9	8
I2CCLKL							
R/W-0h							
7	6	5	4	3	2	1	0
I2CCLKL							
R/W-0h							

**Table 26-14. I2CCLKL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	I2CCLKL	R/W	0h	Clock low-time divide-down value. To produce the low time duration of the CONTROLLER clock, the period of the module clock is multiplied by (ICCL + d). d is an adjustment factor based on the prescaler. See the Clock Divider Registers section of the Introduction for details. Note: These bits must be set to a non-zero value for proper I2C clock generation. Reset type: SYSRSn

### 26.7.2.5 I2CCLKH Register (Offset = 4h) [Reset = 0000h]

I2CCLKH is shown in [Figure 26-25](#) and described in [Table 26-15](#).

Return to the [Summary Table](#).

I2C Clock high-time divider

**Figure 26-25. I2CCLKH Register**

15	14	13	12	11	10	9	8
I2CCLKH							
R/W-0h							
7	6	5	4	3	2	1	0
I2CCLKH							
R/W-0h							

**Table 26-15. I2CCLKH Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	I2CCLKH	R/W	0h	<p>Clock high-time divide-down value.</p> <p>To produce the high time duration of the CONTROLLER clock, the period of the module clock is multiplied by (ICCL + d). d is an adjustment factor based on the prescaler. See the Clock Divider Registers section of the Introduction for details.</p> <p>Note: These bits must be set to a non-zero value for proper I2C clock generation.</p> <p>Reset type: SYSRSn</p>

### 26.7.2.6 I2CCNT Register (Offset = 5h) [Reset = 0000h]

I2CCNT is shown in [Figure 26-26](#) and described in [Table 26-16](#).

Return to the [Summary Table](#).

I2CCNT is a 16-bit register used to indicate how many data bytes to transfer when the I2C module is configured as a transmitter, or to receive when configured as a CONTROLLER receiver. In the repeat mode (RM = 1), I2CCNT is not used.

The value written to I2CCNT is copied to an internal data counter. The internal data counter is decremented by 1 for each byte transferred (I2CCNT remains unchanged). If a STOP condition is requested in the CONTROLLER mode (STP = 1 in I2CMDR), the I2C module terminates the transfer with a STOP condition when the countdown is complete (that is, when the last byte has been transferred).

**Figure 26-26. I2CCNT Register**

15	14	13	12	11	10	9	8
I2CCNT							
R/W-0h							
7	6	5	4	3	2	1	0
I2CCNT							
R/W-0h							

**Table 26-16. I2CCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	I2CCNT	R/W	0h	Data count value. I2CCNT indicates the number of data bytes to transfer or receive. If a STOP condition is specified (STP=1) then I2CCNT will decrease after each byte is sent until it reaches zero, which in turn will generate a STOP condition. The value in I2CCNT is a don't care when the RM bit in I2CMDR is set to 1. Reset type: SYSRSn 0h (R/W) = data count value is 65536 1h (R/W) = data count value is 1 2h (R/W) = data count value is 2 FFFFh (R/W) = data count value is 65535

### 26.7.2.7 I2CDRR Register (Offset = 6h) [Reset = 0000h]

I2CDRR is shown in [Figure 26-27](#) and described in [Table 26-17](#).

Return to the [Summary Table](#).

I2CDRR is a 16-bit register used by the CPU to read received data. The I2C module can receive a data byte with 1 to 8 bits. The number of bits is selected with the bit count (BC) bits in I2CMMDR. One bit at a time is shifted in from the SDA pin to the receive shift register (I2CRSR). When a complete data byte has been received, the I2C module copies the data byte from I2CRSR to I2CDRR. The CPU cannot access I2CRSR directly.

If a data byte with fewer than 8 bits is in I2CDRR, the data value is right-justified, and the other bits of I2CDRR(7-0) are undefined. For example, if BC = 011 (3-bit data size), the receive data is in I2CDRR(2-0), and the content of I2CDRR(7-3) is undefined.

When in the receive FIFO mode, the I2CDRR register acts as the receive FIFO buffer.

**Figure 26-27. I2CDRR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
DATA							
R-0h							

**Table 26-17. I2CDRR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	DATA	R	0h	Receive data Reset type: SYSRSn

### 26.7.2.8 I2CTAR Register (Offset = 7h) [Reset = 03FFh]

I2CTAR is shown in [Figure 26-28](#) and described in [Table 26-18](#).

Return to the [Summary Table](#).

The I2C TARGET address register (I2CSAR) is a 16-bit register for storing the next TARGET address that will be transmitted by the I2C module when it is a CONTROLLER. The SAR field of I2CSAR contains a 7-bit or 10-bit TARGET address. When the I2C module is not using the free data format (FDF = 0 in I2CMDR), it uses this address to initiate data transfers with a TARGET, or TARGETs. When the address is nonzero, the address is for a particular TARGET. When the address is 0, the address is a general call to all TARGETs. If the 7-bit addressing mode is selected (XA = 0 in I2CMDR), only bits 6-0 of I2CSAR are used write 0s to bits 9-7.

**Figure 26-28. I2CTAR Register**

15	14	13	12	11	10	9	8
RESERVED						TAR	
R-0h						R/W-3FFh	
7	6	5	4	3	2	1	0
TAR							
R/W-3FFh							

**Table 26-18. I2CTAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	TAR	R/W	3FFh	In 7-bit addressing mode (XA = 0 in I2CMDR): 00h-7Fh Bits 6-0 provide the 7-bit TARGET address that the I2C module transmits when it is in the CONTROLLER-transmitter mode. Write 0s to bits 9-7. In 10-bit addressing mode (XA = 1 in I2CMDR): 000h-3FFh Bits 9-0 provide the 10-bit TARGET address that the I2C module transmits when it is in the CONTROLLER transmitter mode. Reset type: SYSRSn

### 26.7.2.9 I2CDXR Register (Offset = 8h) [Reset = 0000h]

I2CDXR is shown in [Figure 26-29](#) and described in [Table 26-19](#).

Return to the [Summary Table](#).

The CPU writes transmit data to I2CDXR. This 16-bit register accepts a data byte with 1 to 8 bits. Before writing to I2CDXR, specify how many bits are in a data byte by loading the appropriate value into the bit count (BC) bits of I2CMR. When writing a data byte with fewer than 8 bits, make sure the value is right-aligned in I2CDXR. After a data byte is written to I2CDXR, the I2C module copies the data byte to the transmit shift register (I2CXSR). The CPU cannot access I2CXSR directly. From I2CXSR, the I2C module shifts the data byte out on the SDA pin, one bit at a time.

When in the transmit FIFO mode, the I2CDXR register acts as the transmit FIFO buffer.

**Figure 26-29. I2CDXR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
DATA							
R/W-0h							

**Table 26-19. I2CDXR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	DATA	R/W	0h	Transmit data Reset type: SYSRSn

### 26.7.2.10 I2CMDR Register (Offset = 9h) [Reset = 0000h]

I2CMDR is shown in [Figure 26-30](#) and described in [Table 26-20](#).

Return to the [Summary Table](#).

The I2C mode register (I2CMDR) is a 16-bit register that contains the control bits of the I2C module.

**Figure 26-30. I2CMDR Register**

15	14	13	12	11	10	9	8
NACKMOD	FREE	STT	RESERVED	STP	CNT	TRX	XA
R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RM	DLB	IRS	STB	FDF		BC	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h	

**Table 26-20. I2CMDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	NACKMOD	R/W	0h	<p>NACK mode bit. This bit is only applicable when the I2C module is acting as a receiver.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = In the TARGET-receiver mode: The I2C module sends an acknowledge (ACK) bit to the transmitter during each acknowledge cycle on the bus. The I2C module only sends a no-acknowledge (NACK) bit if you set the NACKMOD bit.</p> <p>In the CONTROLLER-receiver mode: The I2C module sends an ACK bit during each acknowledge cycle until the internal data counter counts down to 0. At that point, the I2C module sends a NACK bit to the transmitter. To have a NACK bit sent earlier, you must set the NACKMOD bit</p> <p>1h (R/W) = In either TARGET-receiver or CONTROLLER-receiver mode: The I2C module sends a NACK bit to the transmitter during the next acknowledge cycle on the bus. Once the NACK bit has been sent, NACKMOD is cleared.</p> <p>Important: To send a NACK bit in the next acknowledge cycle, you must set NACKMOD before the rising edge of the last data bit.</p>
14	FREE	R/W	0h	<p>This bit controls the action taken by the I2C module when a debugger breakpoint is encountered.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = When I2C module is CONTROLLER: If SCL is low when the breakpoint occurs, the I2C module stops immediately and keeps driving SCL low, whether the I2C module is the transmitter or the receiver. If SCL is high, the I2C module waits until SCL becomes low and then stops.</p> <p>When I2C module is TARGET: A breakpoint forces the I2C module to stop when the current transmission/reception is complete.</p> <p>1h (R/W) = The I2C module runs free that is, it continues to operate when a breakpoint occurs.</p>
13	STT	R/W	0h	<p>START condition bit (only applicable when the I2C module is a CONTROLLER). The RM, STT, and STP bits determine when the I2C module starts and stops data transmissions (see Table 9-6). Note that the STT and STP bits can be used to terminate the repeat mode, and that this bit is not writable when IRS = 0.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = In the CONTROLLER mode, STT is automatically cleared after the START condition has been generated.</p> <p>1h (R/W) = In the CONTROLLER mode, setting STT to 1 causes the I2C module to generate a START condition on the I2C-bus</p>
12	RESERVED	R	0h	Reserved



**Table 26-20. I2CMDR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	STP	R/W	0h	<p>STOP condition bit (only applicable when the I2C module is a CONTROLLER).</p> <p>In the CONTROLLER mode, the RM,STT, and STP bits determine when the I2C module starts and stops data transmissions. Note that the STT and STP bits can be used to terminate the repeat mode, and that this bit is not writable when IRS=0. When in non-repeat mode, at least one byte must be transferred before a stop condition can be generated. The I2C module delays clearing of this bit until after the I2CSTR[SCD] bit is set. To avoid disrupting the I2C state machine, the user must wait until this bit is clear before initiating a new message.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = STP is automatically cleared after the STOP condition has been generated</p> <p>1h (R/W) = STP has been set by the device to generate a STOP condition when the internal data counter of the I2C module counts down to 0.</p>
10	CNT	R/W	0h	<p>CONTROLLER mode bit.</p> <p>CNT determines whether the I2C module is in the TARGET mode or the CONTROLLER mode. CNT is automatically changed from 1 to 0 when the I2C CONTROLLER generates a STOP condition</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = TARGET mode. The I2C module is a TARGET and receives the serial clock from the CONTROLLER.</p> <p>1h (R/W) = CONTROLLER mode. The I2C module is a CONTROLLER and generates the serial clock on the SCL pin.</p>
9	TRX	R/W	0h	<p>Transmitter mode bit.</p> <p>When relevant, TRX selects whether the I2C module is in the transmitter mode or the receiver mode.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Receiver mode. The I2C module is a receiver and receives data on the SDA pin.</p> <p>1h (R/W) = Transmitter mode. The I2C module is a transmitter and transmits data on the SDA pin.</p>
8	XA	R/W	0h	<p>Expanded address enable bit.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = 7-bit addressing mode (normal address mode). The I2C module transmits 7-bit TARGET addresses (from bits 6-0 of I2CTAR), and its own TARGET address has 7 bits (bits 6-0 of I2COAR).</p> <p>1h (R/W) = 10-bit addressing mode (expanded address mode). The I2C module transmits 10-bit TARGET addresses (from bits 9-0 of I2CTAR), and its own TARGET address has 10 bits (bits 9-0 of I2COAR).</p>
7	RM	R/W	0h	<p>Repeat mode bit (only applicable when the I2C module is a CONTROLLER-transmitter or CONTROLLER-receiver).</p> <p>The RM, STT, and STP bits determine when the I2C module starts and stops data transmissions</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Nonrepeat mode. The value in the data count register (I2CCNT) determines how many bytes are received/transmitted by the I2C module.</p> <p>1h (R/W) = Repeat mode. A data byte is transmitted each time the I2CDXR register is written to (or until the transmit FIFO is empty when in FIFO mode) until the STP bit is manually set. The value of I2CCNT is ignored. The ARDY bit/interrupt can be used to determine when the I2CDXR (or FIFO) is ready for more data, or when the data has all been sent and the CPU is allowed to write to the STP bit.</p>

**Table 26-20. I2CMDR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	DLB	R/W	0h	Digital loopback mode bit. Reset type: SYSRSn 0h (R/W) = Digital loopback mode is disabled. 1h (R/W) = Digital loopback mode is enabled. For proper operation in this mode, the CNT bit must be 1. In the digital loopback mode, data transmitted out of I2CDXR is received in I2CDRR after n device cycles by an internal path, where: $n = ((I2C \text{ input clock frequency/module clock frequency}) \times 8)$ The transmit clock is also the receive clock. The address transmitted on the SDA pin is the address in I2COAR. Note: The free data format (FDF = 1) is not supported in the digital loopback mode.
5	IRS	R/W	0h	I2C module reset bit. Reset type: SYSRSn 0h (R/W) = The I2C module is in reset/disabled. When this bit is cleared to 0, all status bits (in I2CSTR) are set to their default values. 1h (R/W) = The I2C module is enabled. This has the effect of releasing the I2C bus if the I2C peripheral is holding it.
4	STB	R/W	0h	START byte mode bit. This bit is only applicable when the I2C module is a CONTROLLER. As described in version 2.1 of the Philips Semiconductors I2C-bus specification, the START byte can be used to help a TARGET that needs extra time to detect a START condition. When the I2C module is a TARGET, it ignores a START byte from a CONTROLLER, regardless of the value of the STB bit. Reset type: SYSRSn 0h (R/W) = The I2C module is not in the START byte mode. 1h (R/W) = The I2C module is in the START byte mode. When you set the START condition bit (STT), the I2C module begins the transfer with more than just a START condition. Specifically, it generates: <ol style="list-style-type: none"> <li>1. A START condition</li> <li>2. A START byte (0000 0001b)</li> <li>3. A dummy acknowledge clock pulse</li> <li>4. A repeated START condition</li> </ol> Then, as normal, the I2C module sends the TARGET address that is in I2CTAR.
3	FDF	R/W	0h	Free data format mode bit. Reset type: SYSRSn 0h (R/W) = Free data format mode is disabled. Transfers use the 7-/10-bit addressing format selected by the XA bit. 1h (R/W) = Free data format mode is enabled. Transfers have the free data (no address) format described in Section 9.2.5. The free data format is not supported in the digital loopback mode (DLB=1).

**Table 26-20. I2CMDR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	BC	R/W	0h	<p>Bit count bits.</p> <p>BC defines the number of bits (1 to 8) in the next data byte that is to be received or transmitted by the I2C module. The number of bits selected with BC must match the data size of the other device. Notice that when BC = 000b, a data byte has 8 bits. BC does not affect address bytes, which always have 8 bits.</p> <p>Note: If the bit count is less than 8, receive data is right-justified in I2CDRR(7-0), and the other bits of I2CDRR(7-0) are undefined. Also, transmit data written to I2CDXR must be right-justified</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = 8 bits per data byte            1h (R/W) = 1 bit per data byte            2h (R/W) = 2 bits per data byte            3h (R/W) = 3 bits per data byte            4h (R/W) = 4 bits per data byte            5h (R/W) = 5 bits per data byte            6h (R/W) = 6 bits per data byte            7h (R/W) = 7 bits per data byte</p>

### 26.7.2.11 I2CISRC Register (Offset = Ah) [Reset = 0000h]

I2CISRC is shown in [Figure 26-31](#) and described in [Table 26-21](#).

Return to the [Summary Table](#).

The I2C interrupt source register (I2CISRC) is a 16-bit register used by the CPU to determine which event generated the I2C interrupt.

**Figure 26-31. I2CISRC Register**

15	14	13	12	11	10	9	8
RESERVED				WRITE_ZEROS			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
RESERVED				INTCODE			
R-0h				R-0h			

**Table 26-21. I2CISRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-8	WRITE_ZEROS	R/W	0h	TI internal testing bits These reserved bit locations should always be written as zeros. Reset type: SYSRSn
7-4	RESERVED	R	0h	Reserved
3-0	INTCODE	R	0h	Interrupt code bits. The binary code in INTCODE indicates the event that generated an I2C interrupt. A CPU read will clear this field. If another lower priority interrupt is pending and enabled, the value corresponding to that interrupt will then be loaded. Otherwise, the value will stay cleared. The interrupt events below are listed in descending order of priority. That is INTCODE 1 (Arbitration lost) has the highest priority and INTCODE 7 (Addressed as TARGET) has the lowest priority. In the case of an arbitration lost, a no-acknowledgment condition detected, or a stop condition detected, a CPU read will also clear the associated interrupt flag bit in the I2CSTR register. Emulator reads will not affect the state of this field or of the status bits in the I2CSTR register. Reset type: SYSRSn 0h (R/W) = None 1h (R/W) = Arbitration lost 2h (R/W) = No-acknowledgment condition detected 3h (R/W) = Registers ready to be accessed 4h (R/W) = Receive data ready 5h (R/W) = Transmit data ready 6h (R/W) = Stop condition detected 7h (R/W) = Addressed as TARGET 8h (R/W) = Extended Automatic Clock Stretching

### 26.7.2.12 I2CEMDR Register (Offset = Bh) [Reset = 0001h]

I2CEMDR is shown in [Figure 26-32](#) and described in [Table 26-22](#).

Return to the [Summary Table](#).

I2C Extended Mode

**Figure 26-32. I2CEMDR Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED						NACK_CM
R/W-0h		R-0h				R/W-0h	
7	6	5	4	3	2	1	0
SCLKEY			MCS		ECS	FCM	BC
R/W-0h			R/W-0h		R/W-0h	R/W-0h	R/W-1h

**Table 26-22. I2CEMDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R/W	0h	Reserved
14-9	RESERVED	R	0h	Reserved
8	NACK_CM	R/W	0h	NACK Compatibility mode 0: I2CSTR.NACK bit and NACK interrupt gets triggered when NACK is received in Controller Transmitter mode. 1: I2CSTR.NACK bit and NACK interrupt gets triggered when NACK is received in both Controller Transmitter mode and Target Transmitter mode Reset type: SYSRSn
7-4	SCLKEY	R/W	0h	0xA: Key value which needs to be written to enable Clock (SCL) stretching in ExtendedAuto/Manual mode. Any other value than 0xA: Clock (SCL) stretching mode cannot be enable for both Extended Auto/Manual mode Reset type: SYSRSn
3	MCS	R/W	0h	Manual Clock Stretching mode 0: Manual Clock Stretching is disabled and SCL line is pulled high. 1: Manual Clock Stretching is enabled and SCL line is pulled low allowing software to control clock stretching. Note: When SCLKEY is not 0xA, Manual Clock Stretching mode will remain disabled. Reset type: SYSRSn
2	ECS	R/W	0h	Extended Automatic Clock Stretching mode 0: Extended Automatic Clock stretching feature is disabled 1: Extended Automatic Clock stretching feature is enabled. When enabled, I2C target automatically clock stretches after every ACK / NACK cycle. Note: When SCLKEY is not 0xA, Extended Automatic Clock stretching mode will remain disabled. Reset type: SYSRSn
1	FCM	R/W	0h	Forward Compatibility mode. This bit when programmed brings the functionality of Tx request only when Tx data required regardless of data status in Tx buffer for non-FIFO mode. This register affects the XRDY behavior hence needs to be set after releasing the IRS (I2CMDR[5]). Reset type: SYSRSn

**Table 26-22. I2CEMDR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	BC	R/W	1h	<p>Backwards compatibility mode.</p> <p>This bit affects the timing of the transmit status bits (XRDY and XSMT) in the I2CSTR register when in TARGET transmitter mode.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = See the 'Backwards Compatibility Mode Bit, TARGET Transmitter' Figure for details.</p> <p>1h (R/W) = See the 'Backwards Compatibility Mode Bit, TARGET Transmitter' Figure for details.</p>

### 26.7.2.13 I2CPSC Register (Offset = Ch) [Reset = 0000h]

I2CPSC is shown in [Figure 26-33](#) and described in [Table 26-23](#).

Return to the [Summary Table](#).

The I2C prescaler register (I2CPSC) is a 16-bit register (see Figure 14-21) used for dividing down the I2C input clock to obtain the desired module clock for the operation of the I2C module. See the device-specific data manual for the supported range of values for the module clock frequency.

IPSC must be initialized while the I2C module is in reset (IRS = 0 in I2CMDR). The prescaled frequency takes effect only when IRS is changed to 1. Changing the IPSC value while IRS = 1 has no effect.

**Figure 26-33. I2CPSC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
IPSC							
R/W-0h							

**Table 26-23. I2CPSC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	IPSC	R/W	0h	I2C prescaler divide-down value. IPSC determines how much the CPU clock is divided to create the module clock of the I2C module: module clock frequency = I2C input clock frequency / (IPSC + 1) Note: IPSC must be initialized while the I2C module is in reset (IRS = 0 in I2CMDR). Reset type: SYSRSn

### 26.7.2.14 I2CFFTX Register (Offset = 20h) [Reset = 0000h]

I2CFFTX is shown in [Figure 26-34](#) and described in [Table 26-24](#).

Return to the [Summary Table](#).

The I2C transmit FIFO register (I2CFFTX) is a 16-bit register that contains the I2C FIFO mode enable bit as well as the control and status bits for the transmit FIFO mode of operation on the I2C peripheral.

**Figure 26-34. I2CFFTX Register**

15	14	13	12	11	10	9	8	
RESERVED	I2CFFEN	TXFFRST	TXFFST					
R-0h	R/W-0h	R/W-0h	R-0h					
7	6	5	4	3	2	1	0	
TXFFINT	TXFFINTCLR	TXFFIENA	TXFFIL					
R-0h	R-0/W1S-0h	R/W-0h	R/W-0h					

**Table 26-24. I2CFFTX Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	I2CFFEN	R/W	0h	I2C FIFO mode enable bit. This bit must be enabled for either the transmit or the receive FIFO to operate correctly. Reset type: SYSRSn 0h (R/W) = Disable the I2C FIFO mode. 1h (R/W) = Enable the I2C FIFO mode.
13	TXFFRST	R/W	0h	Transmit FIFO Reset Reset type: SYSRSn 0h (R/W) = Reset the transmit FIFO pointer to 0000 and hold the transmit FIFO in the reset state. 1h (R/W) = Enable the transmit FIFO operation.
12-8	TXFFST	R	0h	Contains the status of the transmit FIFO: xxxxx Transmit FIFO contains xxxxx bytes. 00000 Transmit FIFO is empty. Note: Since these bits are reset to zero, the transmit FIFO interrupt flag will be set when the transmit FIFO operation is enabled and the I2C is taken out of reset. This will generate a transmit FIFO interrupt if enabled. To avoid any detrimental effects from this, write a one to the TXFFINTCLR once the transmit FIFO operation is enabled and the I2C is taken out of reset. Reset type: SYSRSn
7	TXFFINT	R	0h	Transmit FIFO interrupt flag. This bit cleared by a CPU write of a 1 to the TXFFINTCLR bit. If the TXFFIENA bit is set, this bit will generate an interrupt when it is set. Reset type: SYSRSn 0h (R/W) = Transmit FIFO interrupt condition has not occurred. 1h (R/W) = Transmit FIFO interrupt condition has occurred.
6	TXFFINTCLR	R-0/W1S	0h	Transmit FIFO Interrupt Flag Clear Reset type: SYSRSn 0h (R/W) = Writes of zeros have no effect. Reads return a 0. 1h (R/W) = Writing a 1 to this bit clears the TXFFINT flag.
5	TXFFIENA	R/W	0h	Transmit FIFO Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disabled. TXFFINT flag does not generate an interrupt when set. 1h (R/W) = Enabled. TXFFINT flag does generate an interrupt when set.



**Table 26-24. I2CFFTX Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-0	TXFFIL	R/W	0h	Transmit FIFO interrupt level. These bits set the status level that will set the transmit interrupt flag. When the TXFFST4-0 bits reach a value equal to or less than these bits, the TXFFINT flag will be set. This will generate an interrupt if the TXFFIENA bit is set. Because the I2C on this device has a 16-level transmit FIFO, these bits cannot be configured for an interrupt of more than 16 FIFO levels. Reset type: SYSRSn

### 26.7.2.15 I2CFFRX Register (Offset = 21h) [Reset = 0000h]

I2CFFRX is shown in [Figure 26-35](#) and described in [Table 26-25](#).

Return to the [Summary Table](#).

The I2C receive FIFO register (I2CFFRX) is a 16-bit register that contains the control and status bits for the receive FIFO mode of operation on the I2C peripheral.

**Figure 26-35. I2CFFRX Register**

15	14	13	12	11	10	9	8	
RESERVED		RXFFRST	RXFFST					
R-0h		R/W-0h	R-0h					
7	6	5	4	3	2	1	0	
RXFFINT	RXFFINTCLR	RXFFIENA	RXFFIL					
R-0h	R-0/W1S-0h	R/W-0h	R/W-0h					

**Table 26-25. I2CFFRX Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13	RXFFRST	R/W	0h	I2C receive FIFO reset bit Reset type: SYSRSn 0h (R/W) = Reset the receive FIFO pointer to 0000 and hold the receive FIFO in the reset state. 1h (R/W) = Enable the receive FIFO operation.
12-8	RXFFST	R	0h	Contains the status of the receive FIFO: xxxxx Receive FIFO contains xxxxx bytes 00000 Receive FIFO is empty. Reset type: SYSRSn
7	RXFFINT	R	0h	Receive FIFO interrupt flag. This bit cleared by a CPU write of a 1 to the RXFFINTCLR bit. If the RXFFIENA bit is set, this bit will generate an interrupt when it is set Reset type: SYSRSn 0h (R/W) = Receive FIFO interrupt condition has not occurred. 1h (R/W) = Receive FIFO interrupt condition has occurred.
6	RXFFINTCLR	R-0/W1S	0h	Receive FIFO interrupt flag clear bit. Reset type: SYSRSn 0h (R/W) = Writes of zeros have no effect. Reads return a zero. 1h (R/W) = Writing a 1 to this bit clears the RXFFINT flag.
5	RXFFIENA	R/W	0h	Receive FIFO interrupt enable bit. Reset type: SYSRSn 0h (R/W) = Disabled. RXFFINT flag does not generate an interrupt when set. 1h (R/W) = Enabled. RXFFINT flag does generate an interrupt when set.
4-0	RXFFIL	R/W	0h	Receive FIFO interrupt level. These bits set the status level that will set the receive interrupt flag. When the RXFFST4-0 bits reach a value equal to or greater than these bits, the RXFFINT flag is set. This will generate an interrupt if the RXFFIENA bit is set. Note: Since these bits are reset to zero, the receive FIFO interrupt flag will be set if the receive FIFO operation is enabled and the I2C is taken out of reset. This will generate a receive FIFO interrupt if enabled. To avoid this, modify these bits on the same instruction as or prior to setting the RXFFRST bit. Because the I2C on this device has a 16-level receive FIFO, these bits cannot be configured for an interrupt of more than 16 FIFO levels. Reset type: SYSRSn

Chapter 27

## **Power Management Bus Module (PMBus)**

---



This chapter describes the features and operation of the Power Management Bus (PMBus) module.

<b>27.1 Introduction</b> .....	<b>3228</b>
<b>27.2 Configuring Device Pins</b> .....	<b>3230</b>
<b>27.3 Target Mode Operation</b> .....	<b>3230</b>
<b>27.4 Controller Mode Operation</b> .....	<b>3241</b>
<b>27.5 Software</b> .....	<b>3252</b>
<b>27.6 PMBUS Registers</b> .....	<b>3253</b>

## 27.1 Introduction

The PMBus module provides an interface between the microcontroller and devices compliant with the SMI Forum PMBus Specification Part I version 1.0 and Part II version 1.1. The PMBus is based on SMBus, which uses a similar physical layer to the I2C. This chapter assumes you are familiar with the PMBus, SMBus, and I2C bus specifications.

### 27.1.1 PMBUS Related Collateral

#### Foundational Materials

- [C2000 Academy - PMBUS](#)
- [Seven things to know about PMBus \(Video\)](#)

#### Getting Started Materials

- [C28x PMBus Communications Stack User's Guide Application Report](#)
- [Software Implementation of PMBus over I2C for TMS320F2803x Application Report](#)

#### Expert Materials

- [9 things you need to know about PMBus Point-of-Load Power \(Video\)](#)

### 27.1.2 Features

The PMBus module has the following features:

- Compliance with the SMI Forum PMBus Specification (Part I v1.0 and Part II v1.1)
- Support for controller and target modes
- Ability to support Zero Hold Time (mentioned in SMBus3.0 specs)
- 5V Fail safe IO and 20mA sink current support. Refer to the device data sheet for more details
- Ability to support  $V_{IH} = 1.35V$ . Refer to the device data sheet for more details
- Support for I2C modes
- Support for three speeds:
  - Standard Mode: Up to 100kHz
  - Fast Mode: Up to 400kHz
  - Fast Mode Plus: Up to 1MHz
- Packet error checking
- CONTROL and ALERT signals
- Clock high and low time-outs
- Four-byte transmit and receive buffers
- One maskable interrupt, which can be generated by several conditions:
  - Receive data ready
  - Transmit buffer empty
  - Target address received
  - End of message
  - ALERT input asserted
  - Clock low time-out
  - Clock high time-out
  - Bus free

### 27.1.3 Block Diagram

Figure 27-1 shows the block diagram for PMBus. The PMBus module handles the lower levels of the PMBus protocol. In addition to controlling signal levels and timing, parsing addresses, and buffering data, the PMBus module also directly supports complex transactions such as Read Word and Process Call.

There are four PMBus signals:

- **SCL** is the bus clock. SCL is normally controlled by the controller, but can be held low by a target to delay a transaction and allow more time for processing.
- **SDA** is the bidirectional data line.
- **CONTROL** is a target input that can trigger an interrupt. CONTROL can be used to shut down a target device.
- **ALERT** is a target output/controller input that allows a target to request attention from the controller.

The SDA and SCL timings produced by the module are derived from SYSCLK. To comply with the PMBus timing specs, the bit clock divider must be set by way of the PMBTIMCLK register to provide a bit clock with respect to the module's configured speed.




Figure 27-1. PMBus Module Block Diagram

## 27.2 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification is set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pullups are configured in the GPyPUD register.

---

### Note

The GPIO configuration register GPyODR must be set to normal mode when the PMBus is used. The open-drain operation for PMBus is managed by the PMBus module

To support a wider range of PMBus IO levels, certain GPIOs have configurable fail-safe systems,  $V_{IH}$  minimum thresholds, and configurable sinking capabilities. **Specifically, the configurable sink current support is mandated for fast plus mode.**

---

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

## 27.3 Target Mode Operation

This section describes the configuration and operation of the PMBus module in target mode.

### 27.3.1 Configuration

To configure the module, write a clock divider to the PMBCTRL register's CLKDIV field to produce a bit clock frequency with respect to the module's configured speed. To activate target mode, set the TARGET\_EN bit in the PMBCTRL register. Next, set up the PMBTCCR register. The following options are configurable:

- Target address and mask (TARGET\_ADDR and TARGET\_MASK): Sets the target address and mask for message acceptance.
- Manual target address acknowledgment (MAN\_TARGET\_ACK): When enabled, allows software to decide whether to acknowledge (ACK) an address. When disabled, the decision to ACK is made automatically based on the target address and mask.
- PEC enable (PEC\_ENA): Set this bit if Packet Error Checking (PEC) is used on the bus.
- Manual command byte acknowledgment (MAN\_CMD): Similar to manual target acknowledgment, setting this bit allows software to decide whether to acknowledge (ACK) a command byte.
- Number of bytes to acknowledge automatically (RX\_BYTE\_ACK\_CNT): This is normally set to the maximum value, which allows the entire receive buffer to be used. However, smaller values can be used if the application requires that erroneous messages be detected and not acknowledged (NACKed) as soon as possible.

Manual acknowledgment is done by writing a one to the PMBACK register. Even with automatic acknowledgment, some writes to PMBACK are required. If the message (not including the address) is longer than 4 bytes, each packet of 4 bytes must be acknowledged. The PMBus module stretches the clock (hold the clock low) until an ACK is issued. The module then pulls the data line low and releases the clock, providing the ACK signal to the controller.

If the complete message or the last part of the message is less than 4 bytes (or the RX\_BYTE\_ACK\_CNT limit), do not write to PMBACK.

Writing a zero to the PMBACK bit sends a NACK. This can only be done when the module is waiting for an acknowledgment. If a zero is written at any other time, the NACK is issued during the next message.

### 27.3.2 Message Handling

This section describes some of the message types for PMBus and how to determine which message type is being received in target mode. This section is oriented toward the most efficient mode of operation – with automatic address and command acknowledgment and is also oriented toward having Packet Error Checking (PEC) enabled.

If automatic address acknowledgment is disabled, all messages start by setting the TARGET\_ADDR\_READY bit high. Read commands have two instructions one for the read and one for the write. If automatic command acknowledgment is enabled, the DATA READY bit is set high, as well. If the message has no PEC, the number of bytes available is n-1. For example with PEC, a QUICK COMMAND has one byte. With no PEC, a QUICK COMMAND has zero bytes.

Note that the byte count does not increment as bytes arrive. No bits are set in the PMBST register until a stop message is received, the receive buffer is full, or a fault occurs. Then, all appropriate bit values are placed in the register together. All that is necessary to receive a quick command is to ACK the message by writing a one to the PMBACK register.

#### 27.3.2.1 Quick Command

Quick Commands ([Figure 27-2](#)) received by the PMBus module in target mode require a simple acknowledgment of the received device address. In automatic address acknowledge mode, the module processes the quick command without firmware interaction. Upon receipt of the end of message, the firmware has the option to read the received address in the PMBHTA register. In manual address acknowledge mode, the address is acknowledged by writing to the PMBACK register.




**Figure 27-2. Quick Command Message**

### 27.3.2.2 Send Byte

A Send Byte message (Figure 27-3) consists of the device address, a single data byte, and an optional PEC byte. To process the PEC byte correctly, PEC processing must be enabled in the PMBTCR register. In automatic address acknowledge mode, the data and optional PEC byte are acknowledged without firmware interaction. The module generates an End of Message interrupt, reads the status register and finds the data ready indication bit set. In manual mode, the address is acknowledged by the firmware, while the remaining data and PEC bytes are acknowledged by the module.

The PMBus module stores Data Byte #0 into the PMBRXBUF register. The data byte is stored into bits 7-0. In non-PEC mode, the RX Byte Count in the PMBSTS register indicates one byte received. If PEC processing is enabled, the PEC byte is also stored into the PMBRXBUF register, with the PEC byte residing in bits 15-8. The RX Byte Count in the PMBSTS register indicates two bytes received. The PEC Valid bit in the PMBSTS register indicates the validity of the received PEC byte.


When a Send Byte message is received, the Data Ready bit is set along with the EOM and, assuming that the PEC is valid, the PEC valid bit. The read byte count (RD\_BYTE\_COUNT) register contains a 2. All that is necessary to receive a send byte command is to ACK the message by writing a 1 to the PMBACK register. Before doing the ACK, read the byte from the lowest byte of the PMBRXBUF register.



**Figure 27-3. Send Byte Message With and Without PEC**

### 27.3.2.3 Receive Byte

A Receive Byte message (Figure 27-4) consists of the device address, a single data byte, and an optional PEC byte. In automatic address acknowledge mode, the firmware receives a data request interrupt following reception of the target address. The data byte to be sent to the controller is stored into bits 7-0 of the PMBTXBUF register and Transmit Byte Count bits within the PMBTCR register are set to a value of 1. If PEC processing is enabled, the Transmit PEC bit (bit 19) within the PMBTCR register is set to 1, along with the Enable PEC bit (bit 15). The module automatically appends the calculated PEC byte at the completion of the message.



**Figure 27-4. Receive Byte Message With and Without PEC**




#### 27.3.2.4 Write Byte and Write Word

The Write Byte and Write Word messages (Figure 27-5) consist of a target address, a command word, transmitted data bytes and an optional PEC byte. In automatic address acknowledge mode, the data bytes and optional PEC byte are acknowledged without firmware interaction. The acknowledgment of the command word is configured through the PMBTCCR register. The firmware receives an End of Message interrupt in all cases except for Write Word with PEC message, reads the status register and finds the data ready indication bit set.

In the case of a Write Word with PEC byte message, the data ready interrupt is enabled after receiving 4 bytes (command byte, the 2 data bytes and the PEC byte). The firmware reads the data from the PMBRXBUF register and must write the PMBACK register to acknowledge back to the controller. The PMBus module holds SCL low until the firmware responds to the received data.

In all other cases, the EOM interrupt is received and data can be read from the PMBRXBUF register. The firmware is not required to send an acknowledgment back to the controller.

The Write Byte message looks exactly the same as the Send Byte, except the RD\_BYTE\_COUNT register contains a 3. The Write Word message has a RD\_BYTE\_COUNT of 4.




**Figure 27-5. Write Byte and Write Word Messages With and Without PEC**

### 27.3.2.5 Read Byte and Read Word

The Read Byte and Read Word messages (Figure 27-6) consist of a target address, a command word, received data bytes from a target, and an optional PEC byte. Address and command acknowledgment is configured through the PMBTCR register. In automatic mode, the PMBus module provides a data ready and data request interrupt following receipt of a repeated start and target address. The received command byte is found in bits 7-0 of the PMBRXBUF register. The firmware responds to the data request by programming the data bytes into the PMBTXBUF register and the TX Byte Count bits in the PMBTCR register. If PEC processing is enabled, the Transmit PEC bit must also be asserted. An EOM interrupt indicates completion of the message to the Controller.

When the repeated start (Sr) signal is received, the Data Ready bit is asserted with a RD\_BYTE\_COUNT of 1. At this point, the operation cannot be distinguished from a group command Send Byte message. When the same device address is sent out with a read, the Data Request bit is asserted. If data has already been written to the PMTXBUF register before the Device Address is received, the Data Request bit is not asserted. So if group commands are also expected, read the Data Ready with a RD\_BYTE\_COUNT of 1, and then wait and see whether the next event is an EOM or a Data Request. If the event is an EOM, the command must be processed as a group send byte. If the event is a Data Request, the command must be processed as a read. Depending on the command, the event can be a read byte, word, or block. If the PMBus module is polled, both the Data Ready and the Data Request bits can possibly be set between polling intervals. This must be considered in the design of the firmware.


Once the read command is recognized, you must respond by writing data to the PMBTXBUF register. Make sure that the values in the PMBTCR register are correct. The transmit byte count and PEC bit must be set appropriately. For a read byte, the transmit byte count can be loaded with a 1. If the transmission of a PEC byte is desired, the TX\_PEC bit must be set. After this, the data can be written to PMBTXBUF, which starts the transmission. All bytes must be written to PMBTXBUF at the same time. After the controller receives the message, the controller NACKs the last byte to indicate that the correct number of bytes have been received. This causes the EOM bit to be set in the PMBSTS register, indicating to the firmware that the Read Byte message is complete.



**Figure 27-6. Read Byte and Read Word Messages With and Without PEC**

### 27.3.2.6 Process Call


The Process Call (Figure 27-7) protocol consists of a Write Word message, followed by a Read Word message, without a stop condition between the two messages. Address and command acknowledgment is configured through the PMBTCR register. In automatic mode, following receipt of the repeated start and target address, the PMBus module provides a data ready and a data request interrupt. The repeated start bit is set in the PMBSTS register to indicate the receipt of the first part of the Process Call message. The received command byte is found in bits 7-0 of the PMBRXBUF register, while the two data bytes received from the controller can be found in bits 23-8. Upon receipt of the repeated start and a data request from the module, the firmware programs the PMBTXBUF with the 2 data bytes to be sent to the controller. If PEC processing is enabled, the Transmit PEC bit within the PMBTCR register is asserted. The EOM interrupt indicates the read word portion of the Process Call message has been completed by the module.



**Figure 27-7. Process Call Message With and Without PEC**

### 27.3.2.7 Block Write

The Block Write (Figure 27-8) protocol is similar to Write Word in structure, except that there are more than 2 data bytes in the message. Following the receipt of the command byte, the block length and 2 data bytes, the PMBus module provides a data ready interrupt. The module waits for the firmware to read the received data and program the acknowledge register. While waiting for an ACK from the firmware, the module drives the clock line low, stalling the bus. The data ready interrupts continue for the duration of the message at a frequency of every 4 data bytes. The number of bytes received can be found within the PMBSTS register. At the end of the message, less than 4 bytes can be stored in the PMBRXBUF register. The PEC Valid bit can be checked to determine if the received PEC value is accurate.




**Figure 27-8. Block Write Message With and Without PEC**

### 27.3.2.8 Block Read

The Block Read (Figure 27-9) protocol is similar to a Read Word in structure, except that there are more than 2 data bytes in the message. Following the receipt of the repeated target address, a data ready and data request interrupt is generated by the PMBus module. The command byte received from the controller can be found in bits 7-0 of the PMBRXBUF register. The SCL line is held low until the firmware programs data bytes into the PMBTXBUF register. The firmware is required to load the block length into bits 7-0 of the PMBTXBUF register during the initial programming of the register. After 4 bytes have been transmitted, the module issues a data request interrupt and holds SCL low again until the firmware has programmed additional data into the PMBTXBUF register.


Block read starts the same as Read Word or Read Byte, but TX\_COUNT is loaded with a 4 the first time, and TX\_PEC is not set. Instead of waiting for an EOM after the first transmission, the firmware instead waits for a Data Request, indicating that the controller is ready for more data. Until the last 4 or less bytes, the firmware simply writes a 4 to TX\_COUNT and then writes the 4 bytes to PMBTXBUF. TX\_PEC is left cleared. Then when the last 4 or fewer bytes are to be transmitted, the firmware writes out the appropriate byte count, sets the TX\_PEC bit, and writes the data to PMBTXBUF. The PMBus module writes out the data, followed by the PEC, and then the EOM bit is set when the controller NACKs the PEC.



**Figure 27-9. Block Read Message With and Without PEC**

### 27.3.2.9 Block Write-Block Read Process Call

The Block Write-Block Read Process Call (Figure 27-10) protocol combines the Block Write and Block Read protocols, removing the stop condition between the two messages. The processing of the Block Read-Block Write Process Call message is similar to the mode of operation for the Process Call message. After acknowledgment of the address and command bytes, the PMBus module generates a data ready interrupt upon detection of 4 data bytes or a repeated start condition. After receiving the repeated start, the firmware is required to load transmit data to send to the controller. Bits 7-0 of the initial programming of the PMBTXBUF register must represent the byte count of the block data sent to the controller.




**Figure 27-10. Block Write-Block Read Process Call Message With and Without PEC**

### 27.3.2.10 Alert Response

The Alert Response Message (Figure 27-11) is utilized when the controller detects an alert condition from a target on the PMBus. In automatic address acknowledge mode, upon detection of the Alert Response Address, the PMBus module provides an acknowledgment to the controller and sends the programmed target address within the PMBTCR register. The module only responds to the message if the Alert En bit within PMBCTRL register has been previously set. After receiving the Alert Response message, the module clears the alert condition and the enable bit within the PMBCTRL register.

In manual address acknowledge mode, the firmware must read the received address from the PMBRXBUF register and transmit the desired target address back to the controller. The PMBCTRL register must be reprogrammed to disable the Alert En bit used to initiate the Alert Response message from the controller.




**Figure 27-11. Alert Response Message**


### 27.3.2.11 Extended Command

The PMBus module provides support for extended commands that allow for an extra 256 command codes. Both command bytes are stored in the PMBRXBUF register along with the data bytes. In recognizing the extended command messages, the Repeated Start bit and the Rd Byte Count Bits within the PMBSTS register are utilized. For Extended Command Write Byte and Write Word messages (Figure 27-12), the two command bytes are stored in bits 15-0 of the PMBRXBUF register. The initial command byte must hold the command extension code, representing utilization of the extended command protocol. The Repeated Start bit is also set, received after the retransmission of the device address. The Rd Byte Count equals 3 for an Ext Cmd Write Byte message and 4 for an Ext Cmd Write Word message.

For the Extended Command Read Byte and Read Word messages (Figure 27-13), the module generates a data ready and data request interrupt following reception of the repeated device address. The two command bytes are found in bits 15-0 of the PMBRXBUF register, with the initial command byte matching the command extension code. The firmware is required to load transmit data to complete the message back to the controller.



**Figure 27-12. Extended Command Write Byte and Write Word Messages With and Without PEC**




**Figure 27-13. Extended Command Read Byte and Read Word Messages With and Without PEC**

### 27.3.2.12 Group Command

The PMBus module supports the Group Command protocol. The Group Command (Figure 27-14) protocol is used to send commands to more than one device within the same message. When devices on the bus detect the stop condition at the conclusion of the Group Command message, the received commands are executed concurrently. Following address and command acknowledgment, the module provides a data ready interrupt upon detection of 4 data bytes or the transmission of a repeated start on the bus. The firmware must wait for the EOM interrupt before processing the received command, as required by the use of the Group Command message.

For Group Commands, the data ready bit is set as soon as the repeated start is received. The data can then be read into memory. But the data must not be acted upon until the EOM bit is set, which occurs when all of the messages have been received. Other than this delayed EOM, there is no difference for the target firmware in receiving a Group Command than any other write message.



**Figure 27-14. Group Command Message With and Without PEC**



## 27.4 Controller Mode Operation

This section describes the configuration and operation of the PMBus module in controller mode.

### 27.4.1 Configuration

First, write a clock divider to the PMBCTRL register CLKDIV field to produce a bit clock frequency with respect to the module's configured speed. To activate controller mode, set the CONTROLLER\_EN bit and clear the TARGET\_EN bit in the PMBCTRL register. For each transaction, set up the PMBCCR register. The following options are configurable:

- Target address (TARGET\_ADDR): Sets the target address for the next transaction.
- PEC enable (PEC\_ENA): If Packet Error Checking (PEC) is used on the bus, set this bit.
- Extended command code enable (EXT\_CMD): When set, uses two bytes for commands.
- Command code enable (CMD\_ENA): When set, sends a command byte at the start of the transaction.
- Byte count (BYTE\_COUNT): Determines the number of data bytes to transfer. This does not include the block length byte, which is generated automatically when needed.
- Special command enables (GRP\_CMD and PRC\_CALL): Enables special behavior for group commands and process calls.

Writing to the PMBCCR register starts a transfer.

Manual acknowledgment of received data is not needed.

### 27.4.2 Message Handling

This section describes the behavior and required configuration for each command type.

#### 27.4.2.1 Quick Command

Quick commands (Figure 27-15) are initiated in controller mode by simply programming the desired target device address into the PMBCCR. The byte count within the PMBCCR register is configured to 0 bytes by writing all zeros to bits 15-8. Upon transmission of the device address, the PMBus module monitors the target acknowledgment of the address. If the address is not acknowledged, the NACK bit within the status register is enabled and the PMBus module automatically sends a stop condition on the bus to terminate the message. If the address is acknowledged, a data request is issued to the processor. The firmware writes a zero to the PMBACK to terminate the message, forcing the PMBus modules to write a stop condition onto the bus.




**Figure 27-15. Quick Command Message**

### 27.4.2.2 Send Byte

A Send Byte message (Figure 27-16) consists of the device address, a single data byte, and an optional PEC byte. To initiate a Send Byte message, the data byte to be transmitted to the target is loaded into bits 7-0 of the PMBTXBUF register. The PMBCCR register is configured with the device address. To transmit a PEC byte with the message, the PEC\_EN bit within the PMBCCR register is asserted high when the address is programmed.

After programming the PMBCCR register, the PMBus module transmits the Send Byte message. The firmware can wait for an End of Message interrupt from the PMBus module. Upon receipt of the EOM interrupt, the PMBSTS register is read to verify the target properly acknowledged the transmitted data.




**Figure 27-16. Send Byte Message With and Without PEC**

### 27.4.2.3 Receive Byte

A Receive Byte message (Figure 27-17) consists of the device address, a single data byte, and an optional PEC byte. Data is being read from the target in a Receive Byte message. To initiate a Receive Byte message, the firmware programs the device address, the R/W bit and the optional PEC\_EN into the PMBCCR register. The R/W bit is enabled high to indicate a read message type (data transmitted from target to controller).

After programming the PMBCCR register, the PMBus module transmits the Receive Byte message. The firmware can wait for an End of Message interrupt from the PMBus module to verify the accuracy of the message transmission. Upon receipt of the EOM interrupt, the PMBSTS register is read to verify proper target acknowledgment of the device address and to determine if any data is available for reading in the PMBRXBUF register. If PEC\_EN was asserted in the PMBCCR register, the PEC\_VALID bit in the PMBSTS register is also checked to make sure a proper PEC byte was received from the target with the received data.




**Figure 27-17. Receive Byte Message With and Without PEC**

#### 27.4.2.4 Write Byte and Write Word

The Write Byte and Write Word messages (Figure 27-18) consist of a device address, a command byte, transmitted data bytes, and an optional PEC byte. Write Byte messages include a single byte, while the Write Word messages support transmission of 2 bytes to the corresponding target module. Similar to the Send Byte protocol, the PMBCCR register is configured to send 1 or 2 bytes, the CMD\_EN bit is set to enable command byte transmission and the optional PEC\_EN bit is set.

With the command byte transmission enabled, the format of the PMBTXBUF register differs from the Send Byte protocol. In bits 7-0, the firmware must program the command byte to be sent to the target. The data bytes are programmed into bits 15-8 and bits 23-16.

After programming the PMBCCR register, the PMBus module transmits the Write Byte/Word message. The firmware can wait for an End of Message interrupt from the module to verify the accuracy of the message transmission. The PMBSTS register indicates if the target acknowledged the message properly.



**Figure 27-18. Write Byte and Write Word Messages With and Without PEC**

### 27.4.2.5 Read Byte and Read Word

The Read Byte and Read Word messages (Figure 27-19) consist of a device address, a command byte, received data bytes from a target, and an optional PEC byte. Read Byte messages include a single byte, while the Read Word message protocol supports receipt of 2 bytes from the target. Similar to the Receive Byte Protocol, the PMBCCR register is configured to receive 1 or 2 bytes, the CMD\_EN bit is set and the PEC\_EN is configured to expect or not expect a PEC byte appended to the message. The PMBus module automatically terminates the message after the expected number of bytes is received from the target or if the target does not properly acknowledge any portion of the message.

In addition to programming the PMBCCR register, the firmware is expected to load the command byte into bits 7-0 of the PMBTXBUF register. Any data received from the target is found in the PMBRXBUF register.



**Figure 27-19. Read Byte and Read Word Messages With and Without PEC**


### 27.4.2.6 Process Call

The Process Call (Figure 27-20) protocol consists of a Write Word message, followed by a Read Word message, without a stop condition between the two messages. A PEC byte can be appended to the read data from the target as an option to the message protocol. The PMBCCR register includes a PRC\_CALL bit, which enables the transmission of a Process Call message onto the PMBus. The PMBus module automatically generates a repeated start condition and initiates the Read Word portion of the message when the process call bit is enabled.

To complete the Write Word portion of the Process Call, the PMBTXBUF register is loaded with the command byte in bits 7-0 and the data bytes are loaded into bits 23-8 of the register.

After programming the PMBCCR register, the PMBus module transmits the Process Call Message. The firmware can wait for an End of Message interrupt from the module to determine the validity of the message. Upon the receipt of the EOM, the PMBSTS register can indicate the receipt of 2 bytes from the Read Word portion of the Process Call message and the status of the target acknowledgment of the transmit data. If PEC processing is enabled, the PEC\_VAL bit within the PMBSTS register indicates the accuracy of the PEC byte received from the target during the Read Word part of the message.

The PRC\_CALL bit within the PMBCCR register must be disabled for the next non-Process Call message. Note that any write to the PMBCCR register initiates a message, so reconfiguration of the controller is not recommended until the firmware requires a new message to be transmitted.



**Figure 27-20. Process Call Message With and Without PEC**


### 27.4.2.7 Block Write

The Block Write (Figure 27-21) protocol is similar to a Write Word in structure, with the exception of transmission of more than 2 data bytes in the message. Additionally, the first data byte following the command byte specifies the length of the block of data bytes. As with a majority of the message protocols, the PEC byte can be appended to the end of the write data to the target.

To initiate a Block Write message on the bus, the PMBCCR register is programmed with the block length in the Byte Count bits. The block length is the number of data bytes, excluding the command byte and the first data byte that contains the block length. The PMBus module automatically inserts the block length into the message, if the number of data bytes specified by the firmware exceeds 2. The initial write data is loaded into the PMBTXBUF register. With bits 7-0 representing the command byte, the remaining 3 bytes represent the first 3 data bytes following the block length.

Following programming of the PMBCCR register, the Block Write message is transmitted. If the block length exceeds 3 bytes, the PMBus module provides a data request interrupt, indicating the need for additional data bytes in the PMBTXBUF register. The PMBus module assumes that if more than 4 bytes are needed to complete the message, the firmware utilizes all 4 bytes when programming the PMBTXBUF register. If less than 4 bytes are needed to finish the Block Write message, the firmware only needs to program the appropriate bits of the PMBTXBUF register.

Upon completion of the message, the PMBus module issues an EOM interrupt. The PMBSTS register can be checked to verify the target accepted the block of write data.




**Figure 27-21. Block Write Message With and Without PEC**

**27.4.2.8 Block Read**

The Block Read (Figure 27-22) protocol is similar to a Read Word in structure, with the exception that there are more than 2 data bytes received from the target. The first data byte transmitted by the target represents the block length of the data being written by the target. If PEC processing is enabled, the target appends a PEC byte to the end of the message.

To initiate a Block Read message on the PMBus, the PMBCCR register is programmed with the block length in the Byte Count bits. This count excludes the command byte, any target address and the block length bytes in the message. The command byte to be transmitted to the target is written into bits 7-0 of the PMBTXBUF register prior to the programming of the PMBCCR register.


After configuring the PMBCCR register, the Block Read message is transmitted. The module interrupts the firmware upon receipt of 4 data bytes from the target. If the block length is 3, the EOM interrupt is received concurrently with the data ready interrupt. Otherwise, only a data ready interrupt is asserted, indicating 4 bytes are ready for reading by the firmware. At the end of the message, less than 4 bytes can be stored in the PMBRXBUF register. The RX Byte Count bits in the PMBSTS register indicate the number of bytes available in the final data transfer. The firmware can verify the received PEC upon detection of the End of Message interrupt.



**Figure 27-22. Block Read Message With and Without PEC**

### 27.4.2.9 Block Write-Block Read Process Call


The Block Write-Block Read Process Call (Figure 27-23) protocol combines the Block Write and Block Read protocols, removing the stop condition between the two messages. The operation of the controller is similar to a Block Write operation. Loading the block length into the byte count bits of the PMBCCR register provides the length of the Block Write portion of the message. In addition, the PRC\_CALL bit within the PMBCCR register must be enabled. Upon completion of the Block Write part of the message, the PMBus module automatically issues a Repeated Start condition on the PMBus and starts transmission of the Block Read portion of the message. Operation of the PMBus module after the Repeated Start condition is the same as a simple Block Read Message.



**Figure 27-23. Block Write-Block Read Process Call Message With and Without PEC**

### 27.4.2.10 Alert Response

The Alert Response Message (Figure 27-24) is utilized when the controller detects an alert condition from a target. In controller mode, the Alert Response Message is simply a Receive Byte message with PEC disabled and the target address set to 0xC (Alert Response address). The PMBus module detects the alert condition on an input and interrupts the firmware indicating the assertion of an alert condition (target desires to communicate with the controller). Programming the PMBCCR register with the Alert Response address initiates the Alert Response message and provides the device address of the target requesting service. The device address is found in the PMBRXBUF register following receipt of the EOM interrupt.




**Figure 27-24. Alert Response Message**




### 27.4.2.11 Extended Command

The PMBus module provides support for extended commands which allow for an extra 256 command codes. By asserting the EXT\_CMD bit within the PMBCCR register, two command bytes are transmitted on the message protocol. Extended commands can be added to the Write Byte and Write Word (Figure 27-25) and the Read Byte and Read Word (Figure 27-26) protocols. Operation of the PMBus module in extended command mode is similar to these formats. In programming the write data or first part of the read message, the second command byte is loaded into bits 15-8 of the PMBTXBUF register with the remaining data bytes. The remaining operation of the module is identical to the previous protocols, except for the inclusion of a Repeated Start condition and target address in the write messages. No support is required by firmware for these additional bytes in the write messages. The module interprets the EXT\_CMD bit and makes the appropriate format changes.




**Figure 27-25. Extended Command Write Byte and Write Word Messages With and Without PEC**



**Figure 27-26. Extended Command Read Byte and Read Word Messages With and Without PEC**

### 27.4.2.12 Group Command

The Group Command (Figure 27-27) protocol is used to send commands to more than one device within the same message. When devices on the bus detect the stop condition at the conclusion of the Group Command message, the received commands are executed concurrently. To initiate a Group Command, the GRP\_CMD bit within the PMBCCR register must be set when programming the target address for the first device in the message. The rest of the message is processed as a write byte/word message. At the conclusion of the first part of the Group Command message, the firmware programs the next device address in the PMBCCR register. The PMBus module sends a repeated start on the bus and begins the next part of the message. When programming the last device address of the Group Command message, the firmware must disable the GRP\_CMD bit when programming the PMBCCR register.



**Figure 27-27. Group Command Message With and Without PEC**

## 27.5 Software

### 27.5.1 PMBUS Registers to Driverlib Functions

**Table 27-1. PMBUS Registers to Driverlib Functions**

File	Driverlib Function
<b>PMBCCR</b>	
pmbus.h	PMBus_configController
pmbus.h	PMBus_setTargetAddress
<b>PMBTXBUF</b>	
pmbus.c	PMBus_putTargetData
pmbus.c	PMBus_putControllerData
<b>PMBRXBUF</b>	
pmbus.c	PMBus_getData
<b>PMBACK</b>	
pmbus.c	PMBus_ackAddress
pmbus.c	PMBus_ackCommand
pmbus.h	PMBus_ackTransaction
pmbus.h	PMBus_nackTransaction
<b>PMBSTS</b>	
pmbus.c	PMBus_getInterruptStatus
pmbus.h	PMBus_getStatus
<b>PMBINTM</b>	
pmbus.c	PMBus_initTargetMode
pmbus.c	PMBus_configTarget
pmbus.c	PMBus_initControllerMode
pmbus.c	PMBus_configModuleClock
pmbus.c	PMBus_configModuleClockMode
pmbus.c	PMBus_configBusClock
pmbus.h	PMBus_enableInterrupt
pmbus.h	PMBus_disableInterrupt
pmbus.h	PMBus_enableI2CMode
pmbus.h	PMBus_disableI2CMode
<b>PMBTCR</b>	
pmbus.c	PMBus_initTargetMode
pmbus.c	PMBus_configTarget
pmbus.c	PMBus_putTargetData
pmbus.c	PMBus_ackAddress
pmbus.c	PMBus_ackCommand
pmbus.h	PMBus_setOwnAddress
<b>PMBHTA</b>	
pmbus.c	PMBus_verifyPEC
pmbus.h	PMBus_getOwnAddress
pmbus.h	PMBus_getCurrentAccessType
<b>PMBCTRL</b>	
pmbus.c	PMBus_initTargetMode
pmbus.c	PMBus_initControllerMode
pmbus.c	PMBus_configModuleClock

**Table 27-1. PMBUS Registers to Driverlib Functions (continued)**

File	Driverlib Function
pmbus.c	PMBus_configModuleClockMode
pmbus.c	PMBus_configBusClock
pmbus.h	PMBus_disableModule
pmbus.h	PMBus_enableModule
pmbus.h	PMBus_enableI2CMode
pmbus.h	PMBus_disableI2CMode
pmbus.h	PMBus_assertAlertLine
pmbus.h	PMBus_deassertAlertLine
pmbus.h	PMBus_setCtrlIntEdge
pmbus.h	PMBus_setClkLowTimeoutIntEdge
pmbus.h	PMBus_enableZeroHoldTime
pmbus.h	PMBus_disableZeroHoldTime
<b>PMBTIMCTL</b>	
pmbus.c	PMBus_configBusClock
<b>PMBTIMCLK</b>	
pmbus.c	PMBus_configBusClock
<b>PMBTIMSTSETUP</b>	
pmbus.c	PMBus_configBusClock
<b>PMBTIMBIDLE</b>	
pmbus.c	PMBus_configBusClock
<b>PMBTIMLOWTIMEOUT</b>	
pmbus.c	PMBus_configBusClock
<b>PMBTIMHIGHTIMEOUT</b>	
pmbus.c	PMBus_configBusClock

## 27.6 PMBUS Registers

This Section describes the PMBUS Registers.

### 27.6.1 PMBUS Base Address Table

**Table 27-2. PMBUS Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
PmbusaRegs	<a href="#">PMBUS_REGS</a>	PMBUSA_BASE	0x0000_6400	YES	YES	YES	YES

## 27.6.2 PMBUS\_REGS Registers

Table 27-3 lists the memory-mapped registers for the PMBUS\_REGS registers. All register offset addresses not listed in Table 27-3 should be considered as reserved locations and the register contents should not be modified.

**Table 27-3. PMBUS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	PMBCCR	PMBUS CONTROLLER Mode Control Register	EALLOW	<a href="#">Go</a>
2h	PMBTXBUF	PMBUS Transmit Buffer		<a href="#">Go</a>
4h	PMBRXBUF	PMBUS Receive buffer		<a href="#">Go</a>
6h	PMBACK	PMBUS Acknowledge Register		<a href="#">Go</a>
8h	PMBSTS	PMBUS Status Register		<a href="#">Go</a>
Ah	PMBINTM	PMBUS Interrupt Mask Register	EALLOW	<a href="#">Go</a>
Ch	PMBTCR	PMBUS TARGET Mode Configuration Register	EALLOW	<a href="#">Go</a>
Eh	PMBHTA	PMBUS Hold TARGET Address Register		<a href="#">Go</a>
10h	PMBCTRL	PMBUS Control Register	EALLOW	<a href="#">Go</a>
12h	PMBTIMCTL	PMBUS Timing Control Register	EALLOW	<a href="#">Go</a>
14h	PMBTIMCLK	PMBUS Clock Timing Register	EALLOW	<a href="#">Go</a>
16h	PMBTIMSTSETUP	PMBUS Start Setup Time Register	EALLOW	<a href="#">Go</a>
18h	PMBTIMBIDLE	PMBUS Bus Idle Time Register	EALLOW	<a href="#">Go</a>
1Ah	PMBTIMLOWTIMEOUT	PMBUS Clock Low Timeout Value Register	EALLOW	<a href="#">Go</a>
1Ch	PMBTIMHIGHTIMEOUT	PMBUS Clock High Timeout Value Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 27-4 shows the codes that are used for access types in this section.

**Table 27-4. PMBUS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
RC	R C	Read to Clear
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 27.6.2.1 PMBCCR Register (Offset = 0h) [Reset = 0000000h]

PMBCCR is shown in [Figure 27-28](#) and described in [Table 27-5](#).

Return to the [Summary Table](#).

PMBUS CONTROLLER Mode Control Register

**Figure 27-28. PMBCCR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED			PRC_CALL	GRP_CMD	PEC_ENA	EXT_CMD	CMD_ENA
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
BYTE_COUNT							
R/W-0h							
7	6	5	4	3	2	1	0
TARGET_ADDR							RW
R/W-0h							R/W-0h

**Table 27-5. PMBCCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-21	RESERVED	R	0h	Reserved
20	PRC_CALL	R/W	0h	0 = Default state for all messages besides Process Call message 1 = Enables transmission of Process Call message Reset type: SYSRSn
19	GRP_CMD	R/W	0h	0 = Default state for all messages besides Group Command message 1 = Enables transmission of Group Command message Reset type: SYSRSn
18	PEC_ENA	R/W	0h	0 = Disables PEC processing 1 = Enables PEC byte transmission/reception Reset type: SYSRSn
17	EXT_CMD	R/W	0h	0 = Use 1 byte for Command Code 1 = Use 2 bytes for Command Code Reset type: SYSRSn
16	CMD_ENA	R/W	0h	0 = Disables use of command code on CONTROLLER initiated messages 1 = Enables use of command code on CONTROLLER initiated messages Reset type: SYSRSn
15-8	BYTE_COUNT	R/W	0h	Indicates number of data bytes transmitted in current message. Byte count does not include any device addresses, command words or block lengths in block messages. In block messages, the PMBus Interface automatically inserts the block length into the message based on the byte count setting. The firmware only needs to load the address, command words and data to be transmitted. PMBus Interface supports byte writes up to 255 bytes. Reset type: SYSRSn

**Table 27-5. PMBCCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-1	TARGET_ADDR	R/W	0h	Specifies the address of the TARGET to which the current message is directed towards. Reset type: SYSRSn
0	RW	R/W	0h	0 = Message is a write transaction (data from CONTROLLER to TARGET) 1 = Message is a read transaction (data from TARGET to CONTROLLER) Reset type: SYSRSn



### 27.6.2.2 PMBTXBUF Register (Offset = 2h) [Reset = 0000000h]

PMBTXBUF is shown in [Figure 27-29](#) and described in [Table 27-6](#).

Return to the [Summary Table](#).

PMBUS Transmit Buffer

**Figure 27-29. PMBTXBUF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TXDATA																															
R/W-0h																															

**Table 27-6. PMBTXBUF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TXDATA	R/W	0h	Bits 31-24: BYTE3 - Last data byte transmitted from Transmit Data Buffer Bits 23-16: BYTE2 - Third data byte transmitted from Transmit Data Buffer Bits 15-8: BYTE1 - Second data byte transmitted from Transmit Data Buffer Bits 7-0: BYTE0 - First data byte transmitted from Transmit Data Buffer Reset type: SYSRSn

### 27.6.2.3 PMBRXBUF Register (Offset = 4h) [Reset = 00000000h]

PMBRXBUF is shown in [Figure 27-30](#) and described in [Table 27-7](#).

Return to the [Summary Table](#).

PMBUS Receive buffer

**Figure 27-30. PMBRXBUF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RXDATA																															
R-0h																															

**Table 27-7. PMBRXBUF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RXDATA	R	0h	Bits 31-24: BYTE3 - Last data byte received in Receive Data Buffer Bits 23-16: BYTE2 - Third data byte received in Receive Data Buffer Bits 15-8: BYTE1 - Second data byte received in Receive Data Buffer Bits 7-0: BYTE0 - First data byte received in Receive Data Buffer Reset type: SYSRSn

### 27.6.2.4 PMBACK Register (Offset = 6h) [Reset = 0000000h]

PMBACK is shown in [Figure 27-31](#) and described in [Table 27-8](#).

Return to the [Summary Table](#).

PMBUS Acknowledge Register

**Figure 27-31. PMBACK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ACK
R-0h															R/W-0h

**Table 27-8. PMBACK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	ACK	R/W	0h	0 = NACK received data 1 = Acknowledge received data, bit clears upon issue of ACK on PMBus Reset type: SYSRSn

### 27.6.2.5 PMBSTS Register (Offset = 8h) [Reset = 00340000h]

PMBSTS is shown in [Figure 27-32](#) and described in [Table 27-9](#).

Return to the [Summary Table](#).

PMBUS Status Register

**Figure 27-32. PMBSTS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED		SCL_RAW	SDA_RAW	CONTROL_RAW	ALERT_RAW	CONTROL_EDGE	ALERT_EDGE
R-0h		R-1h	R-1h	R-0h	R-1h	RC-0h	RC-0h
15	14	13	12	11	10	9	8
CONTROLLER	LOST_ARB	BUS_FREE	UNIT_BUSY	RPT_START	TARGET_ADD_R_READY	CLK_HIGH_DETECTED	CLK_LOW_TIME_OUT
RC-0h	RC-0h	RC-0h	RC-0h	RC-0h	RC-0h	RC-0h	RC-0h
7	6	5	4	3	2	1	0
PEC_VALID	NACK	EOM	DATA_REQUEST	DATA_READY	RD_BYTE_COUNT		
RC-0h	RC-0h	RC-0h	RC-0h	RC-0h	RC-0h		

**Table 27-9. PMBSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21	SCL_RAW	R	1h	0 = PMBus clock pin observed at logic level low 1 = PMBus clock pin observed at logic level high Reset type: SYSRSn
20	SDA_RAW	R	1h	0 = PMBus data pin observed at logic level low 1 = PMBus data pin observed at logic level high Reset type: SYSRSn
19	CONTROL_RAW	R	0h	0 = Control pin observed at logic level low 1 = Control pin observed at logic level high Reset type: SYSRSn
18	ALERT_RAW	R	1h	0 = Alert pin observed at logic level low 1 = Alert pin observed at logic level high Reset type: SYSRSn
17	CONTROL_EDGE	RC	0h	0 = Control pin has not transitioned 1 = Control pin has been asserted by another device on PMBus Reset type: SYSRSn
16	ALERT_EDGE	RC	0h	0 = Alert pin has not transitioned 1 = Alert pin has been asserted by another device on PMBus Reset type: SYSRSn
15	CONTROLLER	RC	0h	0 = PMBus Interface in TARGET Mode or Idle Mode 1 = PMBus Interface in CONTROLLER Mode Reset type: SYSRSn
14	LOST_ARB	RC	0h	0 = CONTROLLER has attained control of PMBus 1 = CONTROLLER has lost arbitration and control of PMBus Reset type: SYSRSn

**Table 27-9. PMBSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	BUS_FREE	RC	0h	0 = PMBus processing current message 1 = PMBus available for new message Reset type: SYSRSn
12	UNIT_BUSY	RC	0h	0 = PMBus Interface is idle, ready to transmit/receive message 1 = PMBus Interface is busy, processing current message Reset type: SYSRSn
11	RPT_START	RC	0h	0 = No Repeated Start received by interface 1 = Repeated Start condition received by interface Reset type: SYSRSn
10	TARGET_ADDR_READY	RC	0h	0 = Indicates no TARGET address is available for reading 1 = TARGET address ready to be read from Receive Data Register (Bits 6:0) Reset type: SYSRSn
9	CLK_HIGH_DETECTED	RC	0h	0 = No Clock High condition detected 1 = Clock High exceeded 50us during message Reset type: SYSRSn
8	CLK_LOW_TIMEOUT	RC	0h	0 = No clock low timeout detected 1 = Clock low timeout detected, clock held low for greater than 35ms Reset type: SYSRSn
7	PEC_VALID	RC	0h	0 = Received PEC not valid (if EOM is asserted) 1 = Received PEC is valid Note: PEC_VALID status is don't care during the message. This will have a valid value only after EOM. Reset type: SYSRSn
6	NACK	RC	0h	0 = Data transmitted has been accepted by receiver 1 = Receiver has not accepted transmitted data Reset type: SYSRSn
5	EOM	RC	0h	0 = Message still in progress or PMBus in idle state. 1 = End of current message detected Reset type: SYSRSn
4	DATA_REQUEST	RC	0h	0 = No data needed by PMBus Interface 1 = PMBus Interface request additional data. PMBus clock stretching enabled to stall bus Reset type: SYSRSn
3	DATA_READY	RC	0h	0 = No data available for reading by processor 1 = PMBus Interface read buffer full, firmware required to read data prior to further bus activity. PMBus clock stretching enabled to stall bus until data is read by firmware. Reset type: SYSRSn
2-0	RD_BYTE_COUNT	RC	0h	0 = No received data 1 = 1 byte received. Data located in Receive Data Register, Bits 7-0 2 = 2 bytes received. Data located in Receive Data Register, Bits 15-0 3 = 3 bytes received. Data located in Receive Data Register, Bits 23-0 4 = 4 bytes received. Data located in Receive Data Register, Bits 31-0 Reset type: SYSRSn

### 27.6.2.6 PMBINTM Register (Offset = Ah) [Reset = 00003FFh]

PMBINTM is shown in [Figure 27-33](#) and described in [Table 27-10](#).

Return to the [Summary Table](#).

PMBUS Interrupt Mask Register

**Figure 27-33. PMBINTM Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						CLK_HIGH_DETECT	LOST_ARB
R-0h						R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
CONTROL	ALERT	EOM	TARGET_ADDR_READY	DATA_REQUEST	DATA_READY	BUS_LOW_TIME_OUT	BUS_FREE
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 27-10. PMBINTM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	CLK_HIGH_DETECT	R/W	1h	0 = Generates interrupt if clock high exceeds 50us during message 1 = Disables interrupt generation for Clock High detection Reset type: SYSRSn
8	LOST_ARB	R/W	1h	0 = Generates interrupt upon assertion of Lost Arbitration flag 1 = Disables interrupt generation upon assertion of Lost Arbitration flag Reset type: SYSRSn
7	CONTROL	R/W	1h	0 = Generates interrupt upon assertion of Control flag 1 = Disables interrupt generation upon assertion of Control flag Reset type: SYSRSn
6	ALERT	R/W	1h	0 = Generates interrupt upon assertion of Alert flag 1 = Disables interrupt generation upon assertion of Alert flag Reset type: SYSRSn
5	EOM	R/W	1h	0 = Generates interrupt upon assertion of End of Message flag 1 = Disables interrupt generation upon assertion of End of Message flag Reset type: SYSRSn
4	TARGET_ADDR_READY	R/W	1h	0 = Generates interrupt upon assertion of TARGET Address Ready flag 1 = Disables interrupt generation upon assertion of TARGET Address Ready flag Reset type: SYSRSn
3	DATA_REQUEST	R/W	1h	0 = Generates interrupt upon assertion of Data Request flag 1 = Disables interrupt generation upon assertion of Data Request flag Reset type: SYSRSn

**Table 27-10. PMBINTM Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	DATA_READY	R/W	1h	0 = Generates interrupt upon assertion of Data Ready flag 1 = Disables interrupt generation upon assertion of Data Ready flag Reset type: SYSRSn
1	BUS_LOW_TIMEOUT	R/W	1h	0 = Generates interrupt upon assertion of Clock Low Timeout flag 1 = Disables interrupt generation upon assertion of Clock Low Timeout flag Reset type: SYSRSn
0	BUS_FREE	R/W	1h	0 = Generates interrupt upon assertion of Bus Free flag 1 = Disables interrupt generation upon assertion of Bus Free flag Reset type: SYSRSn

### 27.6.2.7 PMBTCR Register (Offset = Ch) [Reset = 00607F7Ch]

PMBTCR is shown in [Figure 27-34](#) and described in [Table 27-11](#).

Return to the [Summary Table](#).

PMBUS TARGET Mode Configuration Register

**Figure 27-34. PMBTCR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED	RX_BYTE_ACK_CNT	MAN_CMD	TX_PEC	TX_COUNT			
R-0h	R/W-3h	R/W-0h	R/W-0h	R/W-0h			
15	14	13	12	11	10	9	8
PEC_ENA	TARGET_MASK						
R/W-0h	R/W-7Fh						
7	6	5	4	3	2	1	0
MAN_TARGET_ACK	TARGET_ADDR						
R/W-0h	R/W-7Ch						

**Table 27-11. PMBTCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22-21	RX_BYTE_ACK_CNT	R/W	3h	Configures number of data bytes to automatically acknowledge when receiving data in TARGET mode. 00 = 1 byte received by TARGET. Firmware is required to manually acknowledge every received byte. 01 = 2 bytes received by TARGET. Hardware automatically acknowledges the first received byte. Firmware is required to manually acknowledge after the second received byte. 10 = 3 bytes received by TARGET. Hardware automatically acknowledges the first 2 received bytes. Firmware is required to manually acknowledge after the third received byte. 11 = 4 bytes received by TARGET. Hardware automatically acknowledges the first 3 received bytes. Firmware is required to manually acknowledge after the fourth received byte Reset type: SYSRSn
20	MAN_CMD	R/W	0h	0 = TARGET automatically acknowledges received command code 1 = Data Request flag generated after receipt of command code, firmware required to issue ACK to continue message Reset type: SYSRSn
19	TX_PEC	R/W	0h	Asserted when the TARGET needs to send a PEC byte at end of message. PMBus Interface will transmit the calculated PEC byte after transmitting the number of data bytes indicated by TX Byte Cnt(Bits 18:16). Reset type: SYSRSn



**Table 27-11. PMBTCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18-16	TX_COUNT	R/W	0h	<p>0 = No bytes valid            1 = One byte valid, Byte #0 (Bits 7:0 of Transmit Data Register)            2 = Two bytes valid, Bytes #0 and #1 (Bits 15:0 of Transmit Data Register)            3 = Three bytes valid, Bytes #0-2 (Bits 23:0 of Transmit Data Register)            4 = Four bytes valid, Bytes #0-3 (Bits 31:0 of Transmit Data Register)</p> <p>Reset type: SYSRSn</p>
15	PEC_ENA	R/W	0h	<p>0 = PEC processing disabled            1 = PEC processing enabled</p> <p>Reset type: SYSRSn</p>
14-8	TARGET_MASK	R/W	7Fh	<p>Used in address detection, the TARGET mask enables acknowledgement of multiple device addresses by the TARGET. Writing a '0' to a bit within the TARGET mask enables the corresponding bit in the TARGET address to be either '1' or '0' and still allow for a match. Writing a '0' to all bits in the mask enables the PMBus Interface to acknowledge any device address. Upon power-up, the TARGET mask defaults to 7Fh, indicating the TARGET will only acknowledge the address programmed into the TARGET Address (Bits 6-0).</p> <p>Reset type: SYSRSn</p>
7	MAN_TARGET_ACK	R/W	0h	<p>0 = TARGET automatically acknowledges device address specified in TARGET_ADDR, Bits 6:0            1 = Enables the Manual TARGET Address Acknowledgement Mode. Firmware is required to read received address and acknowledge on every message</p> <p>Note:            When bit 31 (I2C_mode) of PMBCTRL register is set it is recommended to use manual acknowledging of TARGET address only (MAN_TARGET_ACK =1).</p> <p>Reset type: SYSRSn</p>
6-0	TARGET_ADDR	R/W	7Ch	<p>Configures the current device address of the TARGET. Used in automatic TARGET address acknowledge mode (default mode). The PMBus Interface will compare the received device address with the value stored in the TARGET Address bits and the mask configured in the TARGET Mask bits. If matching, the TARGET will acknowledge the device address.</p> <p>Reset type: SYSRSn</p>

### 27.6.2.8 PMBHTA Register (Offset = Eh) [Reset = 0000000h]

PMBHTA is shown in [Figure 27-35](#) and described in [Table 27-12](#).

Return to the [Summary Table](#).

PMBUS Hold TARGET Address Register

**Figure 27-35. PMBHTA Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
TARGET_ADDR							TARGET_RW
R-0h							R-0h

**Table 27-12. PMBHTA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-1	TARGET_ADDR	R	0h	Stored device address acknowledged by the TARGET Reset type: SYSRSn
0	TARGET_RW	R	0h	Stored R/W bit from address acknowledged by the TARGET 0 = Write Access 1 = Read Access Reset type: SYSRSn

### 27.6.2.9 PMBCTRL Register (Offset = 10h) [Reset = 0020000h]

PMBCTRL is shown in [Figure 27-36](#) and described in [Table 27-13](#).

Return to the [Summary Table](#).

PMBUS Control Register

**Figure 27-36. PMBCTRL Register**

31	30	29	28	27	26	25	24
I2CMODE	ZH_EN	RESERVED		CLKDIV			
R/W-0h	R/W-0h	R-0h		R/W-0h			
23	22	21	20	19	18	17	16
CLKDIV	CONTROLLER_EN	TARGET_EN	CLK_LO_DIS	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-1h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	SDA_DIR	SDA_VALUE	SDA_MODE	CNTL_DIR	CNTL_VALUE	CNTL_MODE	ALERT_DIR
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
ALERT_VALUE	ALERT_MODE	CNTL_INT_EDGE	FAST_MODE_PLUS	FAST_MODE	BUS_LO_INT_EDGE	ALERT_EN	RESET
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 27-13. PMBCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	I2CMODE	R/W	0h	0 = PMBUS mode 1 = I2C mode Reset type: SYSRSn
30	ZH_EN	R/W	0h	PMBus Zero data Hold Time Enable 0: PMBus Zero Hold Time Disabled. Doesn't support zero hold time mentioned in SMBus3.0 specification. 1: PMBus Zero Hold Time Enable. Supports zero hold time mentioned in SMBus3.0 specification Reset type: SYSRSn
29-28	RESERVED	R	0h	Reserved
27-23	CLKDIV	R/W	0h	The clock to the PMBUS transmit/receive FSMs (FSM_CLK) is divided version of the SYSCLK clock. Frequency(FSM_CLK) = Frequency(SYSCLK)/(CLKDIV+1) Note: FSM_CLK should be less than (or) equal to 10MHz in standard and fast mode. FSM_CLK should be between 20-25MHz in fast mode plus. Reset type: SYSRSn
22	CONTROLLER_EN	R/W	0h	0 = Disables PMBus CONTROLLER capability 1 = Enables PMBus CONTROLLER capability Reset type: SYSRSn
21	TARGET_EN	R/W	1h	0 = Disables PMBus TARGET capability 1 = Enables PMBus TARGET capability Reset type: SYSRSn
20	CLK_LO_DIS	R/W	0h	0 = Clock Low Timeout Enabled 1 = Clock Low Timeout Disabled Reset type: SYSRSn
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved

**Table 27-13. PMBCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	SDA_DIR	R/W	0h	0 = PMBus data pin configured as output 1 = PMBus data pin configured as input Reset type: SYSRSn
13	SDA_VALUE	R/W	0h	0 = PMBus data pin driven low in GPIO Mode 1 = PMBus data pin driven high in GPIO Mode Reset type: SYSRSn
12	SDA_MODE	R/W	0h	0 = PMBus data pin driven low in GPIO Mode 1 = PMBus data pin driven high in GPIO Mode Reset type: SYSRSn
11	CNTL_DIR	R/W	0h	0 = Control pin configured as output 1 = Control pin configured as input Reset type: SYSRSn
10	CNTL_VALUE	R/W	0h	0 = Control pin driven low in GPIO Mode 1 = Control pin driven high in GPIO Mode Reset type: SYSRSn
9	CNTL_MODE	R/W	0h	0 = Control pin configured in functional mode (Default) 1 = Control pin configured as GPIO Reset type: SYSRSn
8	ALERT_DIR	R/W	0h	0 = Alert pin configured as output 1 = Alert pin configured as input Reset type: SYSRSn
7	ALERT_VALUE	R/W	0h	0 = Alert pin driven low in GPIO Mode 1 = Alert pin driven high in GPIO Mode Reset type: SYSRSn
6	ALERT_MODE	R/W	0h	0 = Alert pin configured in functional mode 1 = Aler3 pin configured as GPIO Reset type: SYSRSn
5	CNTL_INT_EDGE	R/W	0h	0 = Interrupt generated on falling edge of Control 1 = Interrupt generated on rising edge of Control Reset type: SYSRSn
4	FAST_MODE_PLUS	R/W	0h	0 = Standard 100 KHz mode enabled 1 = Fast Mode Plus enabled (1MHz operation on PMBus) Reset type: SYSRSn
3	FAST_MODE	R/W	0h	0 = Standard 100 KHz mode enabled 1 = Fast Mode enabled (400KHz operation on PMBus) Reset type: SYSRSn
2	BUS_LO_INT_EDGE	R/W	0h	0 = Interrupt generated on rising edge of clock low timeout 1 = Interrupt generated on falling edge of clock low timeout Reset type: SYSRSn
1	ALERT_EN	R/W	0h	0 = PMBus Alert is not driven by TARGET, pulled up high on PMBus 1 = PMBus Alert driven low by TARGET Reset type: SYSRSn
0	RESET	R/W	0h	0 = No reset of internal state machines (Default) 1 = Control state machines are reset to initial states Note: Status register PMBSTS should be explicitly cleared by reading the register after softrest as this will not be cleared by Software Reset. Reset type: SYSRSn

### 27.6.2.10 PMBTIMCTL Register (Offset = 12h) [Reset = 0000000h]

PMBTIMCTL is shown in [Figure 27-37](#) and described in [Table 27-14](#).

Return to the [Summary Table](#).

PMBUS Timing Control Register

**Figure 27-37. PMBTIMCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							TIM_OVERRIDE
R-0h							R/W-0h

**Table 27-14. PMBTIMCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	TIM_OVERRIDE	R/W	0h	0 PMBUS FSMs uses the default settings of the timing parameters. 1 PMBUS FSMs would use the settings in following registers: * PMBTIMCLK * PMBTIMSTSETUP * PMBTIMBIDLE * PMBTIMLOWTIMEOUT * PMBTIMHIGHTIMEOUT Reset type: SYSRSn

### 27.6.2.11 PMBTIMCLK Register (Offset = 14h) [Reset = 0060002Fh]

PMBTIMCLK is shown in [Figure 27-38](#) and described in [Table 27-15](#).

Return to the [Summary Table](#).

PMBUS Clock Timing Register

**Figure 27-38. PMBTIMCLK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED								CLK_FREQ							
R-0h								R/W-60h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								CLK_HIGH_LIMIT							
R-0h								R/W-2Fh							

**Table 27-15. PMBTIMCLK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	CLK_FREQ	R/W	60h	Defines the number of PMBUS FSM input clock in the PMBUS CONTROLLER clock period. Number of FSM clocks in the one clock period = (CLK_FREQ+4) Reset type: SYSRSn
15-8	RESERVED	R	0h	Reserved
7-0	CLK_HIGH_LIMIT	R/W	2Fh	Defines the number of PMBUS FSM input clock in the PMBUS CONTROLLER clock high pulse. Number of FSM clocks in the one clock high pulse = (CLK_HIGH_LIMIT+3) Reset type: SYSRSn

### 27.6.2.12 PMBTIMSTSETUP Register (Offset = 16h) [Reset = 000002Fh]

PMBTIMSTSETUP is shown in [Figure 27-39](#) and described in [Table 27-16](#).

Return to the [Summary Table](#).

PMBUS Start Setup Time Register

**Figure 27-39. PMBTIMSTSETUP Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															TSU_STA																
R-0h															R/W-2Fh																

**Table 27-16. PMBTIMSTSETUP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	TSU_STA	R/W	2Fh	Determines the Setup time between last rise edge of the PMBUS CONTROLLER clock and the next start edge, TSU_STA value defines the setup time in terms of PMBUS FSM clock cycles. Reset type: SYSRSn

### 27.6.2.13 PMBTIMBIDLE Register (Offset = 18h) [Reset = 000001F3h]

PMBTIMBIDLE is shown in [Figure 27-40](#) and described in [Table 27-17](#).

Return to the [Summary Table](#).

PMBUS Bus Idle Time Register

**Figure 27-40. PMBTIMBIDLE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												BUSIDLE																			
R-0h												R/W-1F3h																			

**Table 27-17. PMBTIMBIDLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9-0	BUSIDLE	R/W	1F3h	Determines the duration for which PMBUS clock and Data are 1 , to conclude that the bus is IDLE. BUSIDLE value is in terms of number of PMBUS FSM clock cycles. Reset type: SYSRSn



### 27.6.2.14 PMBTIMLOWTIMEOUT Register (Offset = 1Ah) [Reset = 0005572Fh]

PMBTIMLOWTIMEOUT is shown in [Figure 27-41](#) and described in [Table 27-18](#).

Return to the [Summary Table](#).

PMBUS Clock Low Timeout Value Register

**Figure 27-41. PMBTIMLOWTIMEOUT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												CLKLOWTIMEOUT																			
R-0h												R/W-0005572Fh																			

**Table 27-18. PMBTIMLOWTIMEOUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-0	CLKLOWTIMEOUT	R/W	0005572Fh	Determines the duration for which PMBUS clock if low , will result in a clock low timeout condition. CLKLOWTIMEOUT value is in terms of number of PMBUS FSM clock cycles. Reset type: SYSRSn

### 27.6.2.15 PMBTIMHIGHTIMOUT Register (Offset = 1Ch) [Reset = 00001F3h]

PMBTIMHIGHTIMOUT is shown in [Figure 27-42](#) and described in [Table 27-19](#).

Return to the [Summary Table](#).

PMBUS Clock High Timeout Value Register

**Figure 27-42. PMBTIMHIGHTIMOUT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED							CLKHIGHTIMOUT								
R-0h							R/W-1F3h								

**Table 27-19. PMBTIMHIGHTIMOUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9-0	CLKHIGHTIMOUT	R/W	1F3h	Determines the duration for which PMBUS clock if high , will result in a clock high timeout condition. CLKHIGHTIMOUT value is in terms of number of PMBUS FSM clock cycles. Reset type: SYSRSn

Chapter 28

# Modular Controller Area Network (MCAN)

---



This chapter describes the Modular Controller Area Network (MCAN). MCAN supports both classic CAN and CAN FD protocols.

<b>28.1 MCAN Introduction</b> .....	<b>3276</b>
<b>28.2 MCAN Environment</b> .....	<b>3277</b>
<b>28.3 CAN Network Basics</b> .....	<b>3278</b>
<b>28.4 MCAN Integration</b> .....	<b>3279</b>
<b>28.5 MCAN Functional Description</b> .....	<b>3281</b>
<b>28.6 Software</b> .....	<b>3318</b>
<b>28.7 MCAN Registers</b> .....	<b>3325</b>

## 28.1 MCAN Introduction

The Controller Area Network (CAN) is a serial communications protocol that efficiently supports distributed real-time control with a high level of reliability. CAN has high immunity to electrical interference and the ability to detect various type of errors. In CAN, many short messages are broadcast to the entire network, which provides data consistency in every node of the system.

The MCAN module supports both classic CAN and CAN FD (CAN with flexible data-rate) protocols. The CAN FD feature allows higher throughput and increased payload per data frame. Classic CAN and CAN FD devices can coexist on the same network without any conflict provided that partial network transceivers, which can detect and ignore CAN FD without generating bus errors, are used by the classic CAN devices. The MCAN module is compliant to ISO 11898-1:2015.

### Note

The availability of the CAN FD feature is dependent on the device's part number. Refer to the device data sheet for more information.

Figure 28-1 shows an overview of the MCAN module.




Figure 28-1. MCAN Module Overview

### 28.1.1 MCAN Related Collateral

#### Foundational Materials

- [C2000 Academy - MCAN](#)
- [CAN and CAN FD Overview](#) (Video)
- [CAN and CAN FD Protocol](#) (Video)

#### Getting Started Materials

- [Getting Started with the MCAN \(CAN FD\) Module Application Report](#)

### 28.1.2 MCAN Features

The MCAN module implements the following features:

- Conforms with CAN Protocol 2.0 A, B and ISO 11898-1:2015
- Full CAN FD support (up to 64 data bytes)
- AUTOSAR and SAE J1939 support
- Up to 32 dedicated transmit buffers
- Configurable transmit FIFO, up to 32 elements
- Configurable transmit queue, up to 32 elements
- Configurable transmit Event FIFO, up to 32 elements
- Up to 64 dedicated receive buffers
- Two configurable receive FIFOs, up to 64 elements each
- Up to 128 filter elements
- Loop-back mode for self-test
- Maskable interrupt (two configurable interrupt lines, correctable ECC, counter overflow, and clock stop or wakeup)
- Non-maskable interrupt (uncorrectable ECC)
- Two clock domains (CAN clock and host clock)
- ECC check for Message RAM
- Clock stop and wakeup support
- Timestamp counter
- 1-Mbps nominal bit rate, 5-Mbps data bit rate

Non-supported features:

- Host bus firewall
- Clock calibration
- Debug over CAN

### 28.2 MCAN Environment

The CAN network physical layer consists of a two-wire differential bus, usually twisted pair, and provides a high level of interference immunity. An external CAN transceiver IC is needed to access the bus.

Figure 28-2 shows typical MCAN wiring. Table 28-1 describes the external signals of the MCAN module.




Figure 28-2. MCAN Typical Bus Wiring

**Table 28-1. MCAN I/O Description**

Module Signal	I/O	Description	Value at Reset
MCAN_RX	Input	Serial data input from external CAN transceiver.	HiZ
MCAN_TX	Output	Serial data output to external CAN transceiver.	HiZ

**Note**

See the *Terminal Configurations and Functions* section in the device data sheet and the *General-Purpose Input/Output (GPIO)* chapter to configure this peripheral to be connected to the device pins.

## 28.3 CAN Network Basics

The network basics are:

- The CAN bus is a 2-wire differential bus using non-return-to-zero (NRZ) encoding and has two states:
  - Recessive state (logical 1)
  - Dominant state (logical 0)
- When the bus is idle, any node can initiate a transmission to any other node (or nodes). When two or more nodes (ECUs) attempt to transmit at the same time, a non-destructive arbitration technique makes sure messages are sent in order of priority and no messages are lost.
- The message transmission is multicast. Data messages transmitted are identifier-based, not address-based.
- The content of the message is labeled by the identifier that is unique throughout the network (for example: RPM, temperature, position, pressure, and so forth).
- All nodes on the network receive the message and each performs an acceptance test on the identifier. If the message is relevant, the message is processed; otherwise, the message is ignored.
- The unique identifier also determines the priority of the message (the lower the numerical value of the identifier, the higher the priority).
- Data is transmitted and received using message frames, consisting of the following basic fields:
  - Arbitration field
  - Control field
  - Data field (up to 8 bytes for classical CAN and up to 64 bytes for CAN FD)
  - CRC field
  - ACK field

For more information, see *ISO 11898-1:2015: CAN data link layer and physical signaling*.

### 28.4 MCAN Integration

Figure 28-3 shows the integration of the MCAN module in the device.




Figure 28-3. MCAN Integration

Table 28-2 and Table 28-3 summarize the integration of the MCAN module in the device.

**Table 28-2. MCAN Clocks and Resets**

Destination Signal Name	Source Signal Name	Description
<b>Clocks</b>		
MCAN_ICLK	SYSCLK	Interface clock for the MCAN module
MCAN_FCLK	MCANxBIT Clock	Bit timing clock for MCAN
<b>Resets</b>		
MCAN_RST	RESET	Asynchronous reset signal to the MCAN module

**Table 28-3. MCAN Hardware Requests**

Interrupt Requests <sup>(1)</sup>		
Source Signal Name	Description	
MCANSS_INT0	MCAN interrupt 0	
MCANSS_INT1	MCAN interrupt 1	
ECC_CORR_PLS_INT	MCAN ECC interrupt	
WAKE_AND_TS_PLS_INT	MCAN timestamp and wakeup interrupt	
MCAN_IRQ_ECC_UNCORR	MCAN ECC uncorrectable interrupt	
Filter Event Connections		
Source Signal Name	Trigger Input	Description
MCAN_FEVT0	EPWM XBAR <sup>(2)</sup> CLB XBAR <sup>(3)</sup> CLA Trigger <sup>(4)</sup>	MCAN RX Filter Event 1
MCAN_FEVT1	EPWM XBAR <sup>(2)</sup> CLB XBAR <sup>(3)</sup> CLA Trigger <sup>(4)</sup>	MCAN RX Filter Event 2
MCAN_FEVT2	EPWM XBAR <sup>(2)</sup> CLB XBAR <sup>(3)</sup> CLA Trigger <sup>(4)</sup>	MCAN RX Filter Event 3

(1) See the PIE Channel Mapping section in the *System Control and Interrupts* chapter for interrupt assignments.

(2) See the ePWM XBAR Mux Configuration table in the *Crossbar (X-BAR)* chapter for the trigger position.

(3) See the CLB X-BAR Mux Configuration table in the *Crossbar (X-BAR)* chapter for the trigger position.

(4) See the Configuration Options table in the *Control Law Accelerator (CLA)* chapter for the trigger value.

### Note

For more information about the CLA\_triggers, see the *Control Law Accelerator (CLA)* chapter.

For more information about the CLB XBAR, see the *Configurable Logic Block (CLB)* chapter.

For more information about the ePWM XBAR module, see the *Enhanced Pulse Width Modulator (ePWM)* chapter.



## 28.5 MCAN Functional Description

The MCAN module performs CAN protocol communication according to ISO 11898-1:2015. The data bit rate can be programmed to values up to 5Mbps. Additional transceiver hardware is required for the connection to the physical layer (CAN bus).

For communication on a CAN network, individual message frames can be configured. The message frames and identifier masks are stored in the Message RAM.

All functions concerning the handling of messages are implemented in the Message Handler.

The register set of the MCAN module can be accessed directly using the module interface. These registers are used to control and configure the CAN core and the Message Handler, and to access the Message RAM.

Figure 28-4 shows the MCAN module block diagram, followed by the description of the MCAN module blocks.




Figure 28-4. MCAN Block Diagram

- **CAN Core:** The CAN core consists of the CAN protocol controller and the Rx/Tx shift register. The CAN handles all ISO 11898-1:2015 protocol functions and supports 11-bit and 29-bit identifiers.
- **Message Handler:** the Message Handler (Rx Handler and Tx Handler) is a state machine that controls the data transfer between the single-ported Message RAM and the CAN core's Rx/Tx shift register. The Message Handler also handles the acceptance filtering and Interrupt generation as programmed in the control registers.
- **Message RAM:** the main purpose of the Message RAM is to store Rx/Tx messages, Tx Event elements, and Message ID Filter elements (for more information, see [Section 28.5.16](#)).
- **Message RAM Interface:** enables a connection between the Message RAM and the other blocks in the MCAN module.
- **Registers and Message Object Access:** Data consistency is provided by indirect accesses to the message objects. During normal operation, all software and DMA accesses to the Message RAM are done through interface registers. The interface registers have the same word-length as the Message RAM.
- **Module Interface:** The MCAN module registers are accessed by the user's software through a 32-bit peripheral bus interface.
- **Clocking:** Two clocks are provided to the MCAN module: the peripheral synchronous clock (interface clock - MCAN\_ICLK) and the peripheral asynchronous clock (functional clock - MCAN\_FCLK).
- **Extension Interface:** All selected internal status and control signals are routed to this interface (except for the indication signals of configuration change enable bit (MCAN\_CCCR.CCE) and Interrupt Register bits (MCAN\_IR)).

### 28.5.1 Module Clocking Requirements

Two clocks are provided to the MCAN module:

- Host Clock : peripheral synchronous clock (MCAN\_ICLK) as the general module clock source, and
- CAN Clock: peripheral asynchronous clock (MCAN\_FCLK) provided to the CAN core for generating the CAN bit timing.

Within the MCAN module, there is a synchronization mechanism implemented to make sure there is safe data transfer between the two clock domains. There is synchronization between the signals from the Host clock domain to the CAN clock domain and conversely, and between the reset signal (MCAN\_RST) to the Host clock domain and to the CAN clock domain.

---

#### Note

MCAN\_ICLK must always be higher or equal to MCAN\_FCLK, to achieve a stable functionality of the MCAN module:  $f_{ICLK} \geq f_{FCLK}$

---

The CAN-FD supports higher speeds of operation and as such has more stringent timing requirements than the classic CAN. For performance, TI recommends using the lowest N-divider value that maintains a working PLL REF\_CLK for the system. Lower N-divider values increase the loop bandwidth of the PLL, which in turn improves timing margins for CAN-FD.

### 28.5.2 Interrupt Requests

The MCAN module generates interrupt requests and is configured using the Host CPU. The Suspend mode prevents the interrupt requests from propagating to the Host CPU. The MCAN core has two interrupt lines and 30 internal interrupt sources. Each source can be configured to drive one of the two interrupt lines. The interrupts are level high interrupts. The MCAN core provides two interrupt requests (MCANSS\_INT0 and MCANSS\_INT1).

For more information, see the following registers:

- Interrupt Register (MCAN\_IR)
- Interrupt Enable (MCAN\_IE)
- Interrupt Line Select (MCAN\_ILS)
- Interrupt Line Enable (MCAN\_ILE)

The MCAN module supports External Timestamp Counter. The External Timestamp Counter produces an interrupt when the count rolls over (see [Section 28.5.10.1](#)).

For more information, see the following registers:

- Interrupt Clear Shadow Register (MCANSS\_ICS)
- Interrupt Raw Status Register (MCANSS\_IRS)
- Interrupt Enable Clear Shadow Register (MCANSS\_IECS)
- Interrupt Enable Register (MCANSS\_IE)
- Interrupt Enable Status Register (MCANSS\_IES)
- End Of Interrupt Register (MCANSS\_EOI)
- External Timestamp Prescaler Register (MCANSS\_EXT\_TS\_PRESCALER)
- External Timestamp Unserviced Interrupts Counter Register (MCANSS\_EXT\_TS\_UNSERVICED\_INTR\_CNTR)

To clear IRQ\_INT0, IRQ\_INT1, and TS\_WAKE interrupts, write to the EOI bit field for the corresponding interrupt number that is described in the MCANSS\_EOI register. When the MCAN is used by the CPU, in addition to clearing the interrupt sources, clear the interrupt by writing 1 to PIEACK register in the bit position for group 9 (refer to the *PIE Channel Mapping* section of the *System Control and Interrupts* chapter) for successive MCAN interrupts to be recognized.

The MCAN module is capable of issuing an ECC interrupt. After clearing the ECC interrupt source, the application software must also write a 1 to the EOI registers (MCANERR\_SEC\_EOI.EOI\_WR/MCANERR\_DED\_EOI.EOI\_WR). For more information, see [Section 28.5.12.2](#).

### 28.5.3 Operating Modes

The operating modes are discussed in the following sections.

#### 28.5.3.1 Software Initialization

A software initialization begins when the MCAN\_CCCR.INIT bit is set to 1. This is done either by software or by a hardware reset, when an uncorrected bit error is detected in the Message RAM, or by going to a Bus\_Off state. While the MCAN\_CCCR.INIT bit is set, the message transfer is stopped and the status of the output TX pin is recessive (high). The counters of the Error Management Logic (EML) are unchanged. Setting the MCAN\_CCCR.INIT bit does not change any configuration register. Resetting the MCAN\_CCCR.INIT bit finishes the software initialization. After waiting for the occurrence of a sequence of 11 consecutive recessive bits (indication for Bus\_Idle state) the message transfer starts.

Access to the MCAN configuration registers is only enabled when both MCAN\_CCCR.INIT and MCAN\_CCCR.CCE bits are set (write protection).

The MCAN\_CCCR.CCE bit can only be set/reset while the MCAN\_CCCR.INIT = 1. The MCAN\_CCCR.CCE bit is automatically reset when the MCAN\_CCCR.INIT bit is reset.

The following registers are reset when the MCAN\_CCCR.CCE bit is set:

- MCAN\_HPMS - High Priority Message Status
- MCAN\_RXF0S - Rx FIFO 0 Status
- MCAN\_RFX1S - Rx FIFO 1 Status
- MCAN\_TXFQS - Tx FIFO/Queue Status
- MCAN\_TXBRP - Tx Buffer Request Pending
- MCAN\_TXBTO - Tx Buffer Transmission Occurred
- MCAN\_TXBCF - Tx Buffer Cancellation Finished
- MCAN\_TXEFS - Tx Event FIFO Status

The Timeout Counter value MCAN\_TOCV.TOC field is preset to the value configured by the MCAN\_TOCC.TOP field when the MCAN\_CCCR.CCE bit is set.

In addition, the Tx Handler and Rx Handler are held in idle state while MCAN\_CCCR.CCE = 1.

The following registers are only writable while MCAN\_CCCR.CCE = 0

- MCAN\_TXBAR - Tx Buffer Add Request
- MCAN\_TXBCR - Tx Buffer Cancellation Request

MCAN\_CCCR.TEST and MCAN\_CCCR.MON bits can only be set by the Host CPU while MCAN\_CCCR.INIT = 1 and MCAN\_CCCR.CCE = 1. Both bits are reset at any time. The MCAN\_CCCR.DAR bit can only be set/reset while MCAN\_CCCR.INIT = 1 and MCAN\_CCCR.CCE = 1.

[Table 28-4](#) shows the steps to configure the MCAN module.

**Table 28-4. Steps to Configure MCAN Module**

Step	Operation	Description	Pseudo Code
1	Initialize MCAN_CCCR	Set MCAN_CCCR.INIT bit and check that the bit has been set	INIT = 1; If INIT ≠ 1, wait until set
2	Unlock protected registers	Set MCAN_CCCR.CCE bit	CCE = 1;
3	Configure CAN mode	Set MCAN_CCCR.FDOE bit to CAN FD	FDOE = 1 for CAN FD FDOE = 0 for Classic CAN
4	Configure Bit Rate Switching	Set MCAN_CCCR.BRSE bit	BRSE = 1 for bit rate switching BRSE = 0 for no bit rate switching
5	Set nominal bit timing <sup>(1)</sup>	Set MCAN_NBTP register	
6	Lock protected registers	Clear MCAN_CCCR.CCE bit	CCE = 0;

**Table 28-4. Steps to Configure MCAN Module (continued)**

Step	Operation	Description	Pseudo Code
7	Return MCAN module to normal operation	Clear MCAN_CCCR.INIT bit and check that the bit has been cleared	INIT = 0; If INIT ≠ 0, wait until cleared

(1) See the MCAN\_NBTP register on how to program CAN bit timing in the *MCAN\_REGS Registers* section.

### 28.5.3.2 Normal Operation

Once the MCAN module is initialized and the MCAN\_CCCR.INIT bit is reset to zero, the MCAN module synchronizes to the CAN bus and is ready for communication. After passing the acceptance filtering, received messages including Message Identifier (ID) and Data Length Code (DLC) are stored into a dedicated Rx Buffer or into Rx FIFO 0/Rx FIFO 1.


For messages to be transmitted, dedicated Tx buffers, and a Tx FIFO or a Tx queue can be initialized or updated.

#### Note

The automated transmission upon reception of remote frames is not supported.

### 28.5.3.3 CAN FD Operation

The CAN FD standard allows extended frames to be sent, up to 64 data bytes in a single frame at a higher bit rate for the data phase of a frame, up to 5Mbps. The CAN FD standard introduces the ability to switch from one bit rate to another. Extended Data Length (EDL), as shown in [Figure 28-5](#) and described in [Table 28-5](#), sets a data length of up to 8 or 64 data bytes. Bit Rate Switching (BRS) indicates whether two bit rates (the data phase is transmitted at a different bit rate compared to the arbitration phase) are enabled.



\* 17 bit CRC for data fields with up to 16 bytes

mcan-004a

**Figure 28-5. CAN FD Frame**
**Table 28-5. CAN FD Frame Description**

Bit	Description
SOF	Start of Frame
IDE	Identifier extension (for 29 bit extended ID)
FDF	Flexible Data Format
BRS	Bit Rate Switching
ESI	Error Status Indicator
DLC	Data Length Code
CRC	Cyclic Redundancy check

There are two variants of CAN FD frame transmission:

- CAN FD frame transmission without bit rate switching
- CAN FD frame transmission where control field, data field, and CRC field are transmitted with a higher bit rate than the beginning and the end of the frame

The previously reserved bit in CAN frames with 11-bit identifiers and the first previously reserved bit in CAN frames with 29-bit identifiers are now decoded as the FDF bit. In the CAN frames, FDF = recessive (logical 1) signifies a CAN FD frame, FDF = dominant (logical 0) signifies a Classic CAN frame. In a CAN FD frame, the two bits following FDF - res and BRS, decide whether the bit rate inside of this CAN FD frame is switched. A CAN FD bit rate switch is signified by res = dominant and BRS = recessive. Note that the coding of res = recessive is reserved for future expansion of the protocol. If the MCAN module receives a frame with FDF = recessive and res = recessive, the MCAN signals a Protocol Exception Event by setting the MCAN\_PSR.PXE bit. When Protocol Exception Handling is enabled (MCAN\_CCCR.PXHD = 0), this causes the operation state to change from Receiver (MCAN\_PSR.ACT = 10) to Integrating (MCAN\_PSR.ACT = 00) at the next sample point. In case Protocol Exception Handling is disabled (MCAN\_CCCR.PXHD = 1), the MCAN treats a recessive bit as an error and responds with an error frame.

CAN FD operation is enabled by programming the MCAN\_CCCR.FDOE bit. If MCAN\_CCCR.FDOE = 1, transmission and reception of CAN FD frames is enabled. Transmission and reception of Classic CAN frames is always possible. Whether a CAN FD frame or a Classic CAN frame is transmitted can be configured using the FDF bit in the respective Tx Buffer element.

With MCAN\_CCCR.FDOE = 0, received frames are interpreted as Classic CAN frames, which leads to the transmission of an error frame when receiving a CAN FD frame. When CAN FD operation is disabled, no CAN FD frames are transmitted even if the FDF bit of a Tx Buffer element is set. The MCAN\_CCCR.FDOE and MCAN\_CCCR.BRSE bits can only be changed while the MCAN\_CCCR.INIT and MCAN\_CCCR.CCE bits are both set. With MCAN\_CCCR.FDOE = 0, the setting of bits FDF and BRS is ignored and frames are transmitted in Classic CAN format.

With MCAN\_CCCR.FDOE = 1 and MCAN\_CCCR.BRSE = 0, only FDF bit of a Tx Buffer element is evaluated. With MCAN\_CCCR.FDOE = 1 and MCAN\_CCCR.BRSE = 1, transmission of CAN FD frames with bit rate switching is enabled. All Tx Buffer elements with bits FDF and BRS set are transmitted in CAN FD format with bit rate switching.

A mode change during CAN operation is only recommended under the following conditions:

- The failure rate in the CAN FD data phase is significantly higher than in the CAN FD arbitration phase. In this case, disable the CAN FD bit rate switching option for transmissions.
- During system startup, all nodes are transmitting Classic CAN messages until verified that the nodes are able to communicate in CAN FD format. If this is true, all nodes switch to CAN FD operation.
- Wakeup messages in CAN Partial Networking must be transmitted in Classic CAN format.
- End-of-line programming in case not all nodes are CAN FD capable. Non CAN FD nodes are held in Silent mode until programming has completed. Then all nodes switch back to Classic CAN communication.


The coding of the DLC in the CAN FD format differs from the standard CAN format. The DLC codes 0 to 8 have the same coding as in standard CAN (0 to 8 data bytes), the codes 9 to 15, which in standard CAN all code a data field of 8 bytes, are coded according to [Table 28-6](#).

**Table 28-6. DLC Coding in CAN FD**

DLC	9	10	11	12	13	14	15
Number of Data Bytes	12	16	20	24	32	48	64

For CAN FD frames, the bit timing is switched inside the frame after the BRS (Bit Rate Switch) bit in case this bit is recessive. In the CAN FD arbitration phase, before the BRS bit, the nominal CAN bit timing (see [Figure 28-6](#)) is used as configured by the Nominal Bit Timing and Prescaler Register (MCAN\_NBTP). In the following CAN FD data phase, the data phase bit timing is used as configured by the Data Bit Timing and Prescaler Register

(MCAN\_DBTP). The bit timing is switched back from the data phase timing at the CRC delimiter or when an error is detected, whichever occurs first.



**Figure 28-6. CAN Bit Timing**

The maximum configurable data phase bit timing depends on the CAN clock frequency (MCAN\_FCLK). Example: with MCAN\_FCLK = 20MHz and the shortest configurable bit time of 4  $t_q$  (time quanta), the bit rate in the data phase is 5Mbit/s.

In both data frame formats, CAN FD and CAN FD with bit rate switching, the value of the Error Status Indicator (ESI) bit depends on the transmitter error state (see MCAN\_PSR.RESI bit) monitored at the start of the transmission. If the transmitter has an error passive flag, the ESI bit is transmitted recessive; else, the ESI bit is transmitted dominant.

## 28.5.4 Transmitter Delay Compensation

### 28.5.4.1 Description

When only one CAN FD node is transmitting and all other nodes are receivers, the length of the bus line has no impact. When transmitting using the TX pin, the MCAN module receives the transmitted data from the CAN transceiver using the RX pin. The received data is delayed. If the transmitter delay is greater than TSEG1 (time segment before sample point), a bit error is detected.


The MCAN module provides a delay compensation mechanism to compensate for the transmitter delay. The compensation mechanism enables transmission with higher bit rates during the CAN FD data phase independent of the delay of a specific CAN transceiver. Without transmitter delay compensation the bit rate in the data phase is limited by the transmitter delay.

The mechanism enables configurations where the data bit time is shorter than the transmitter delay (it is described in detail in ISO 11898-1:2015). The transmitter delay compensation is enabled by setting the MCAN\_DBTP.TDC bit to 1.

The delayed transmit data is compared against the received data at the Secondary Sample Point (SSP) to check for bit errors during the data phase of transmitting nodes. If a bit error is detected, the transmitter reacts on this bit error at the next following regular sample point. During the arbitration phase, the delay compensation is always disabled.

The received bit is compared against the transmitted bit at the SSP. The SSP position is defined as the sum of the measured delay from the MCAN's transmit output TX pin through the transceiver to the receive input RX pin plus the transmitter delay compensation offset configured by the MCAN\_TDCR.TDCO field (see [Figure 28-7](#)). The transmitter delay compensation offset is used to adjust the position of the SSP inside the received bit (example: half of the bit time in the data phase). The position of the SSP is rounded down to the next integer number of  $mtq$ .

The actual transmitter delay compensation value can be checked by reading the MCAN\_PSR.TDCV field. This field is cleared when the MCAN\_CCCR\_INIT bit is set and is updated at each transmission of CAN FD frame while the MCAN\_DBTP.TDC bit is set.



mcan-005

Figure 28-7. Transmitter Delay Measurement

#### 28.5.4.2 Transmitter Delay Compensation Measurement

When transmitter delay compensation is enabled (by programming `MCAN_DBTP.TDC = 1`), the measurement is started within each transmitted CAN FD frame at the falling edge of FDF bit to bit r0. The measurement is stopped when this edge is seen at the receive input RX pin of the transmitter. The resolution of this measurement is one mtq (see Figure 28-7). The mtq (minimum time quantum) dimension is equal to the CAN clock period (`MCAN_FCLK`).

The use of a transmitter delay compensation filter window can be enabled by programming the `MCAN_TDCR.TDCF` field. This filter feature defines a minimum value for the SSP position to avoid the case in which a dominant glitch inside the received FDF bit ends the delay compensation measurement before the falling edge of the received res bit, resulting in an early taken SSP position. Dominant edges on the RX pin that result in an earlier SSP position are ignored for transmitter delay measurement. The measurement is stopped when the SSP position is at least `MCAN_TDCR.TDCF` field and the RX pin is low.

The following boundary conditions must be considered:

- The sum of the measured delay from the TX pin to the RX pin and the configured transmitter delay compensation offset (`MCAN_TDCR.TDCO` field) is less than 6 bit-times in the data phase.
- The sum of the measured delay from the TX pin to the RX pin and the configured transmitter delay compensation offset (`MCAN_TDCR.TDCO`) field is less than or equal to 127 mtq. In case this sum exceeds 127 mtq, the maximum value of 127 mtq is used for transmitter delay compensation.
- The data phase ends at the sample point of the CRC delimiter, that stops checking of receive bits at the SSPs.

### 28.5.5 Restricted Operation Mode

In restricted operation mode, the CAN node is able to receive data and remote frames and to give acknowledgment to valid frames, but the node does not send data frames, remote frames, active error frames, or overload frames. In case of an error condition or overload condition, the node does not send dominant bits; instead the node waits for the occurrence of bus idle condition to resynchronize to the CAN communication. The receive and transmit error counters (MCAN\_ECR.REC and MCAN\_ECR.TEC) are frozen while CAN error logging (MCAN\_ECR.CEL) is active. The Host CPU can set the MCAN module into Restricted Operation Mode by setting the MCAN\_CCCR.ASM bit. The bit can only be set by the Host CPU at any time when both MCAN\_CCCR.CCE and MCAN\_CCCR.INIT bits are set to 1.


The restricted operation mode is automatically entered when the Tx Handler is not able to read data from the Message RAM in time. To leave restricted operation mode, the Host CPU has to reset the MCAN\_CCCR.ASM bit. This mode can be used in applications that adapt themselves to different CAN bit rates. In this case, the application tests different bit rates and leaves the restricted operation mode after the node has received a valid frame.

#### Note

The Restricted Operation Mode must not be combined with the Loop Back Mode.

### 28.5.6 Bus Monitoring Mode

Entering bus monitoring mode is done by setting the MCAN\_CCCR.MON bit to 1. In this mode (see ISO 11898-1:2015, *Bus Monitoring* section), the MCAN module is able to receive valid data and remote frames, but cannot start a transmission. The MCAN module sends only recessive bits on the CAN bus. If the MCAN module is required to send a dominant bit (ACK bit, overload flag, active error flag), the bit is rerouted internally so that the MCAN module monitors this dominant bit, although the CAN bus can remain in recessive state. In bus monitoring mode, the MCAN\_TXBRP register is held in reset state. The bus monitoring mode can be used to analyze the traffic on a CAN bus without affecting the bus by the transmission of dominant bits. [Figure 28-8](#) shows the connection of the TX and RX signals to the MCAN module in bus monitoring mode.



**Figure 28-8. Connection of Signals in Bus Monitoring Mode**



### 28.5.7 Disabled Automatic Retransmission (DAR) Mode

According to the CAN Specification (see ISO11898-1:2015, *Recovery Management* section), the MCAN module provides means for automatic retransmission of frames that have lost arbitration or that have been disturbed by errors during transmission. By default automatic retransmission is enabled (see the MCAN\_CCCR.DAR bit).

#### 28.5.7.1 Frame Transmission in DAR Mode

In DAR mode, the automatic retransmission of frames that have lost arbitration or that have been disturbed by errors during transmission is disabled. A Tx buffer's Tx Request Pending (MCAN\_TXBRP[xx]) TRPx bit is reset after successful transmission, when a transmission has not yet been started at the point of cancellation, has been aborted due to lost arbitration, or when an error occurred during frame transmission.

Successful transmission:

- Corresponding Tx Buffer Transmission Occurred (MCAN\_TXBTO[xx]) TOx bit is set
- Corresponding Tx Buffer Cancellation Finished (MCAN\_TXBCF[xx]) CFx bit is not set

Successful transmission in spite of cancellation:

- Corresponding Tx Buffer Transmission Occurred (MCAN\_TXBTO[xx]) TOx bit is set
- Corresponding Tx Buffer Cancellation Finished (MCAN\_TXBCF[xx]) CFx bit is set

Arbitration lost or frame transmission disturbed:

- Corresponding Tx Buffer Transmission Occurred (MCAN\_TXBTO[xx]) TOx bit is not set
- Corresponding Tx Buffer Cancellation Finished (MCAN\_TXBCF[xx]) CFx bit is set

In the case of a successful frame transmission, and if storage of Tx events is enabled, a Tx Event FIFO element is written with Event Type ET = 10 (transmission in spite of cancellation).

### 28.5.8 Clock Stop Mode

Entering clock stop mode is controlled by the input clock stop request signal or MCAN\_CCCR.CSR bit. As long as the clock stop request signal is active, the MCAN\_CCCR.CSR bit is read as 1. When all pending transmission requests have completed, the MCAN module waits until bus idle state is detected. Then the MCAN module sets the MCAN\_CCCR.INIT to 1 to prevent any further CAN transfers. The MCAN module acknowledges that the module is ready for power down by setting the output clock stop acknowledge signal to 1 and the MCAN\_CCCR.CSA bit to 1. In this state, before the clocks are switched off, further register accesses can be made. A write access to the MCAN\_CCCR.INIT bit has no effect. Now the module clock inputs MCAN\_ICLK and MCAN\_FCLK can be switched off.

To leave power-down mode, the application has to turn on the module clocks before resetting the input clock stop request signal respectively the MCAN\_CCCR.CSR flag bit. The MCAN acknowledges this by resetting the output clock stop acknowledge signal respectively the MCAN\_CCCR.CSA flag bit. Afterwards, the application can restart CAN communication by resetting the MCAN\_CCCR.INIT bit.

Restoring the clocks from clock stop mode needs to be done according to how the clock stop was initiated.

The MCAN module supports two external clock stop modes:

- Immediate
- Graceful

In a graceful clock stop mode when the clock stop request is asserted, the MCAN core responds with a clock stop acknowledge when all pending Tx messages have been processed and an Idle line had been detected. The MCAN\_CCCR.INIT bit is set, the MCAN core goes and stays Idle.

The automatic wakeup feature is enabled by setting the MCANSS\_CTRL.AUTOWAKEUP and MCANSS\_CTRL.WAKEUPREQEN bits to 1 (for more information, see [Section 28.5.8.2](#)). When an external clock stop request is removed and no suspend request is active, a read-modify-write to the MCAN\_CCCR.INIT bit is performed to clear the bit.

### 28.5.8.1 Suspend Mode

The MCAN module supports two suspend modes:

- Immediate
- Graceful

In a graceful suspend mode (see the MCANSS\_CTRL.DBGSUSP\_FREE bit) when the suspend request is asserted, a clock stop request to the MCAN core is performed. The MCAN core responds with a clock stop acknowledge when all pending Tx messages have been processed and an Idle line had been detected. At that point, the MCAN\_CCCR.INIT bit is set and the MCAN core stays Idle. The suspend state can be verified by reading the MCAN\_CCCR.INIT bit.

The automatic wakeup feature is enabled by setting the MCANSS\_CTRL.AUTOWAKEUP and MCANSS\_CTRL.WAKEUPREQEN bits to 1 (for more information, see [Section 28.5.8.2](#)). When suspend request is removed, if no external clock stop request is active, a read-modify-write to the MCAN\_CCCR.INIT bit is performed to clear the bit.

During suspend mode the auto-clear feature is disabled. The following register fields have an auto-clear feature:

- MCAN\_ECR.CEL
- MCAN\_PSR.LEC
- MCAN\_PSR.DLEC
- MCAN\_PSR.RESI
- MCAN\_PSR.RBRS
- MCAN\_PSR.RFDF
- MCAN\_PSR.PXE

### 28.5.8.2 Wakeup Request


Issuing a clock stop request puts the MCAN module into power-down mode (Sleep Mode). During transition from IDLE to ACTIVE, if the MCANSS\_CTRL.AUTOWAKEUP and MCANSS\_CTRL.WAKEUPREQEN bits are enabled, after the MCAN Core responds to the removal of the clock stop request with removing the clock stop acknowledge, a read-modify-write is issued to clear the MCAN\_CCCR.INIT bit and the MCAN core resumes operation.

If the MCANSS\_CTRL.WAKEUPREQEN bit is set, the MCAN module provides a wakeup request on the following wakeup event:

- The receive RX pin is dominant (logical 0)

The wakeup request is deasserted when any of the following conditions occur:

- Clock stop request is removed and clock stop acknowledge is deasserted
- A reset is applied to the MCAN module



**Figure 28-9. Auto Wakeup Enabled Exit from Power Down**

### 28.5.9 Test Modes

The MCAN\_TEST register write access is enabled by setting the test mode enable MCAN\_CCCR.TEST bit to 1. The MCAN\_TEST register allows the configuration of the test modes and test functions.

The transmit (TX) pin has four different output functions which can be selected by programming the MCAN\_TEST.TX field. The default function is the serial data output. The pin can also be driven with a constant dominant or recessive value. It is also possible to drive the sample-point signal to monitor the bit-timing.

The actual value of the receive (RX) pin can be monitored from MCAN\_TEST.RX bit. Both functions can be used to check the physical layer. Due to the synchronization mechanism between the CAN clock (MCANx\_FCLK) and Host clock (MCANx\_ICLK) domain, there can be a delay of several Host clock periods between writing to the MCAN\_TEST.TX field until the new configuration is visible at the output TX pin. This applies also when reading input RX pin by way of the MCAN\_TEST.RX bit.


#### Note

Test modes can be used for self-test only. The software control for TX pin interferes with all CAN protocol functions. It is not recommended to use test modes for an application.

#### 28.5.9.1 External Loop Back Mode

The MCAN module can be set into external loop back mode by programming MCAN\_TEST.LBCK to 1. In loop back mode, the MCAN treats the transmitted messages as received messages and stores the messages (if the messages pass acceptance filtering) into an Rx Buffer or an Rx FIFO. [Figure 28-10](#) shows the connection of the TX and RX pins to the MCAN module in external loop back mode.

This mode is provided for hardware self-test. To be independent from external stimulation, the MCAN module ignores acknowledge errors (recessive bit sampled in the acknowledge slot of a data/remote frame) in loop back mode. In this mode, the MCAN module performs an internal feedback from the Tx output to the Rx input. The actual value of the RX input pin is disregarded by the MCAN module. The transmitted messages are monitored at the TX pin.



**Figure 28-10. External Loop Back Mode**

### 28.5.9.2 Internal Loop Back Mode

The MCAN module can be set into internal loop back mode by programming MCAN\_TEST.LBCK and MCAN\_CCCR.MON bits to 1. The internal loop back mode is used for a Hot Self-test. The Hot Self-test allows the MCAN module to be tested without affecting a running CAN system connected to the TX and RX pins. In this mode, the RX pin is disconnected from the MCAN module and the TX pin is held recessive. Figure 28-11 shows the connection of the TX and RX pins to the MCAN module in internal loop back mode.




Figure 28-11. Internal Loop Back Mode

### 28.5.10 Timestamp Generation

The MCAN module has integrated a 16-bit wrap-around counter for timestamp generation. The timestamp counter prescaler MCAN\_TSCC.TCP field can be configured to clock the counter in multiples of CAN bit times (1-16). The counter is readable by way of the MCAN\_TSCV.TSC field. A write access to the MCAN\_TSCV register resets the counter to zero. When the timestamp counter wraps around the interrupt MCAN\_IR.TSW flag is set. On start of a frame reception/transmission the counter value is captured and stored into the timestamp section of an Rx Buffer/Rx FIFO (RXTS[15:0]) or Tx Event FIFO (TXTS[15:0]) element. For more information, see Section 28.5.16.


### 28.5.10.1 External Timestamp Counter

For CAN FD operation mode, the MCAN core requires an external timestamp counter (see Figure 28-12). An externally generated 16-bit vector can substitute the integrated 16-bit CAN bit time counter (internal timestamp counter) for receive and transmit timestamp generation. An external 16-bit timestamp counter can be used by programming the MCAN\_TSCC.TSS field.

The external timestamp counter uses the interface clock (MCANx\_ICLK) as a reference clock. The MCAN core accepts a 16-bit timestamp. A 24-bit prescaler provides a programmable resolution for the timestamp (see MCANSS\_EXT\_TS\_PRESCALER.PRESCALER bit field). The external timestamp counter can be enabled or disabled through the MCANSS\_CTRL.EXT\_TS\_CNTR\_EN bit. When disabled, the counter is reset back to zero. While enabled, the counter keeps incrementing. When the timestamp rolls over, the MCAN\_IRQ\_TS interrupt is generated.

When the timestamp rolls over, the MCANSS\_IRS register is set. The MCANSS\_IE register can be affected by writing to the MCANSS\_IESS register to set or to the MCANSS\_IECS register to clear. The MCANSS\_IESS register is a shadow register mapped to the same address as the MCANSS\_IE register. The level interrupt is a reflection of both MCANSS\_IRS and MCANSS\_IE being set. The MCANSS\_IES register reflects the level interrupt. When a rollover event occurs, the interrupt counter is incremented. Writing to the MCANSS\_ICS register to clear the MCANSS\_IRS register also decrements the interrupt counter. Writing to the MCANSS\_EOI register issues another pulse, if the interrupt counter is not zero.

The rollover event can be artificially simulated by software through writing to the Interrupt Set Shadow register (MCANSS\_ISS). The MCANSS\_ISS register is a shadow register mapped to the same address as the MCANSS\_IRS register.



mcan-021

**Figure 28-12. External Timestamp Counter Interrupt**

### 28.5.11 Timeout Counter

The MCAN module has an integrated 16-bit timeout counter. The timeout counter is used to signal timeout conditions for the Rx FIFO 0, Rx FIFO 1, and Tx Event FIFO Message RAM elements. The timeout counter is configured using the MCAN\_TOCC register and is enabled using the MCAN\_TOCC.ETOC bit. The timeout counter operates as down-counter and uses the same prescaler programmed by the MCAN\_TSCC.TCP field as the timestamp counter. The actual counter value can be monitored from the MCAN\_TOCV.TOC field. The timeout counter can be started only when MCAN\_CCCR.INIT = 0 and stopped when MCAN\_CCCR.INIT = 1 (example: when the MCAN enters Bus\_Off state). The operation mode is selected by the MCAN\_TOCC.TOS field. When continuous mode is selected, the counter starts when MCAN\_CCCR.INIT = 0, a write to the MCAN\_TOCV register presets the counter to the value configured by the MCAN\_TOCC.TOP field and continues down-counting.

In case the timeout counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by the MCAN\_TOCC.TOP field. Down-counting is started when the first FIFO element is stored. Writing to the MCAN\_TOCV register has no effect. When the counter reaches zero, the interrupt MCAN\_IR.TOO flag is set.

In continuous mode, the counter is immediately restarted at the value configured by the MCAN\_TOCC.TOP field.

---

#### Note

The clock signal for the timeout counter is derived from the CAN core sample point signal. Therefore, the point in time where the timeout counter is decremented can vary due to the synchronization/re-synchronization mechanism of the CAN core. If the baud rate switch feature in CAN FD is used, the timeout counter is clocked differently in arbitration and data field.

---

### 28.5.12 Safety

The Message Memory is wrapped in an ECC wrapper providing SECDED parity functionality. The ECC wrapper is controlled by an ECC aggregator.

#### 28.5.12.1 ECC Wrapper

The ECC wrapper provides single error correction (SEC) and double error detection (DED) parity to the message memory content. The ECC wrapper has side band signals for error notification. The ECC Wrapper implements an error injection test mode.

The error correction is done using a lazy write back. When an error is detected, the error is noted in a FIFO queue that waits for an access gap to write the data back and refresh the memory. If a transaction writes new data to the compromised entry before the lazy write back completes, the write back is discarded.

#### 28.5.12.2 ECC Aggregator

This section describes the functional details of the ECC aggregator module.

##### 28.5.12.2.1 ECC Aggregator Overview

The ECC aggregator module supports the following general features:

- Provides a mechanism to control and monitor the ECC RAM in the MCAN module.
- Provides software access to all the ECC related registers.
- Supports software readable status of ECC single/double-bit errors and associated info such as RAM address and data bits that are in error.
- Aggregates level pending status from the ECC RAM into a single interrupt to the Host CPU.

The following feature is not supported:

- Statistics such as tracking the number of single and double-bit errors. If needed, these operations can be handled by software.

### 28.5.12.2.2 ECC Aggregator Registers

There are three groups of registers in the ECC aggregator module:

- **Global registers:** Aggregator Revision Register (MCANERR\_REV), ECC Vector Register (MCANERR\_VECTOR), Misc Status Register (MCANERR\_STAT), ECC Control Register (MCANERR\_CTRL), and ECC Wrapper Revision Register (MCANERR\_WRAP\_REV).
- **Control and status registers:** ECC Error Control Registers (MCANERR\_ERR\_CTRL1 and MCANERR\_ERR\_CTRL2) and ECC Error Status Registers (MCANERR\_ERR\_STAT1, MCANERR\_ERR\_STAT2, and MCANERR\_ERR\_STAT3).
- **Interrupt registers:** interrupt status, interrupt enable set, interrupt enable clear, and EOI (End Of Interrupt) registers that are part of a standard interrupt module. For more information, see the following registers:
  - MCANERR\_SEC\_EOI
  - MCANERR\_SEC\_STATUS
  - MCANERR\_SEC\_ENABLE\_SET
  - MCANERR\_SEC\_ENABLE\_CLR
  - MCANERR\_DED\_EOI
  - MCANERR\_DED\_STATUS
  - MCANERR\_DED\_ENABLE\_SET
  - MCANERR\_DED\_ENABLE\_CLR

### 28.5.12.3 Reads to ECC Control and Status Registers

The reads to the ECC control and status registers are triggered by writing a 'read message' to the ECC Vector Register as:

- Software writes value (the ECC RAM ID) to the MCANERR\_VECTOR.ECC\_VECTOR field to select the ECC RAM for control or status.
- Software writes 1 to the MCANERR\_VECTOR.RD\_SVBUS bit to trigger a read.
- Software writes read address to the MCANERR\_VECTOR.RD\_SVBUS\_ADDRESS field.
- Software then polls the MCANERR\_VECTOR.RD\_SVBUS\_DONE bit to check if the bit is 1. This bit indicates that the read operation has completed.
- Software reads the data from the ECC control or status register. The following clock cycle (MCAN\_ICLK) returns the read data.

### 28.5.12.4 ECC Interrupts

The ECC aggregator module aggregates the level pending status from the ECC RAM into a single EOI-handshake based interrupt to the Host CPU. Software is expected to follow the sequence described:

- Software enables the interrupts for the ECC RAM by writing to the MCANERR\_SEC\_ENABLE\_SET/MCANERR\_DED\_ENABLE\_SET register.
- Software writes the ECC RAM ID in the MCANERR\_VECTOR.ECC\_VECTOR.
- Software writes the MCANERR\_VECTOR.RD\_SVBUS bit to trigger the read.
- Software writes the MCANERR\_ERR\_STAT1 register address to the MCANERR\_VECTOR.RD\_SVBUS\_ADDRESS field. Software needs to load the 'read message' in the rMCANERR\_VECTOR register again, if the software needs to read the MCANERR\_ERR\_STAT2 register.
- Software polls the MCANERR\_VECTOR.RD\_SVBUS\_DONE bit. When this bit is set, a read of the MCANERR\_ERR\_STAT1/MCANERR\_ERR\_STAT2 register is performed.
- After the interrupt has been serviced, software clears the interrupt status by writing to the MCANERR\_ERR\_STAT1.CLR\_ECC\_SEC or MCANERR\_ERR\_STAT1.CLR\_ECC\_DED bit depending on the type of the ECC error.
- Software polls the MCANERR\_ERR\_STAT1 register to verify that the status bit has been cleared.
- Software writes to the MCANERR\_SEC\_EOI/MCANERR\_DED\_EOI register to clear the interrupt.
- After clearing the ECC interrupt source, the application software must also write 1 to the MCANERR\_SEC\_EOI.EOI\_WR/MCANERR\_DED\_EOI.EOI\_WR bits.



### 28.5.13 Rx Handling

The Rx Handler controls the following operations:

- Acceptance filtering
- The transfer of received messages to the Rx buffers or to one of the two Rx FIFOs (Rx FIFO 0 or Rx FIFO 1)
- Rx FIFO Put and Get Index operations

#### 28.5.13.1 Acceptance Filtering

The MCAN module employs two sets of acceptance filters - one set for standard and one set for extended identifiers. These filters can be assigned to an Rx Buffer or to one of the two Rx FIFOs.

The main features of the filter elements are:

- Each filter element can be configured as:
  - Range filter (from - to)
  - Filter for specific IDs (for one or two dedicated IDs)
  - Classic bit mask filter
- Each filter element can be enabled/disabled individually
- Each filter element can be configured for acceptance or rejection filtering
- Filters are checked sequentially and execution (acceptance filtering procedure) stops at the first matching filter element or when the end of the filter list is reached

Related configuration registers are:

- Global Filter Configuration (MCAN\_GFC) register
- Standard ID Filter Configuration (MCAN\_SIDFC) register
- Extended ID Filter Configuration (MCAN\_XIDFC) register
- Extended ID AND Mask (MCAN\_XIDAM) register

Depending on the configuration of the filter element (see SFEC/EFEC in [Section 28.5.16](#)) if filter matches, one of the following actions is performed:

- Received frame is stored in FIFO 0 or FIFO 1
- Received frame is stored in Rx Buffer
- Received frame is stored in Rx Buffer and generation of pulse at filter event pin is performed. This is high level single MCAN\_ICLK pulse.
- Received frame is rejected
- Set High Priority Message interrupt flag MCAN\_IR.HPM
- Set High Priority Message interrupt flag MCAN\_IR.HPM and store received frame in FIFO 0 or FIFO 1

Acceptance filtering starts when complete Message ID is received. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If a filter element matches - the Rx Handler starts writing the received message data in portions of 32-bit to the matching Rx Buffer or Rx FIFO. If an error condition occurs (for example: CRC error), this message is rejected with the following impact on the affected Rx Buffer or Rx FIFO:

- Rx Buffer: New Data flag (MCAN\_NDAT1/MCAN\_NDAT2) of matching Rx Buffer is not set, but Rx Buffer (partly) overwritten with received data (for error type, see MCAN\_PSR.LEC and MCAN\_PSR.DLEC fields, respectively).
- Rx FIFO: Put index of matching Rx FIFO is not updated, but related Rx FIFO element (partly) overwritten with received data (for error type, see MCAN\_PSR.LEC and MCAN\_PSR.DLEC fields, respectively). If matching Rx FIFO is configured to operate in overwrite mode, the boundary conditions described in [Section 28.5.13.2.2](#) must be considered.

---

#### Note

When an accepted message is written to one of the two Rx FIFOs, or into an Rx Buffer, the unmodified received identifier is stored independent of the filters used. The result of the acceptance filter process is strongly depending on the sequence of configured filter elements.

---

### 28.5.13.1.1 Range Filter

Each filter element can be configured to operate as Range Filter (Standard Filter Type SFT = 00/Extended Filter Type EFT = 00). The filter matches for all received message frames with IDs in the range from SFID1 to SFID2 (SFID2  $\geq$  SFID1) respectively in the range from EFID1 to EFID2 (EFID2  $\geq$  EFID1). For more information see [Section 28.5.16.5](#) and [Section 28.5.16.6](#).

There are two options for range filtering of extended frames:

- Extended Filter Type EFT = 00: The Extended ID AND Mask (MCAN\_XIDAM) is used for Range Filtering. The Message ID of received frames is ANDed with the Extended ID AND Mask (MCAN\_XIDAM) before the range filter is applied.
- Extended Filter Type EFT = 11: The Extended ID AND Mask (MCAN\_XIDAM) is not used for Range Filtering.

### 28.5.13.1.2 Filter for Specific IDs

Each filter element can be configured to filter one or two dedicated Message IDs (Standard Filter Type SFT = 01/Extended Filter Type EFT = 01). To filter only one specific Message ID, the filter element has to be configured with SFID1 = SFID2 respectively EFID1 = EFID2. For more information, see [Section 28.5.16.5](#) and [Section 28.5.16.6](#).

### 28.5.13.1.3 Classic Bit Mask Filter

Classic bit mask filtering can filter groups of Message IDs (Standard Filter Type SFT = 10/Extended Filter Type EFT = 10). This is done by masking single bits of a received Message ID. In this case SFID1/EFID1 element is used as Message ID filter, while the SFID2/EFID2 element is used as filter mask.

A 0 bit at the filter mask (SFID2/EFID2) masks out the corresponding bit position of the configured Message ID filter (SFID1/EFID1) and the value of the received Message ID at that bit position is not relevant for acceptance filtering. Only those bits of the received Message ID where the corresponding mask bits are 1 are relevant for acceptance filtering.

There are two interesting cases:


- All mask bits are 1: a match occurs only when the received Message ID and the configured Message ID filter are identical.
- All mask bits are 0: all Message IDs match.

28.5.13.1.4 Standard Message ID Filtering

Figure 28-13 shows the standard Message ID (11-bit ID) filtering flow. Section 28.5.16.5 describes the standard Message ID filter element.

The Remote Transmission Request (RTR) and Extended Identifier (XTD) bits of the received frames are compared against the list of configured filter elements. This is controlled by the following registers:

- Global Filter Configuration (MCAN\_GFC) register
- Standard ID Filter Configuration (MCAN\_SIDFC) register



mcan-009

Figure 28-13. Standard Message ID Filter Path


28.5.13.1.5 Extended Message ID Filtering

Figure 28-14 shows the extended Message ID (29-bit ID) filtering flow. Section 28.5.16.6 describes the extended Message ID filter element.

The Remote Transmission Request (RTR) and Extended Identifier (XTD) bits of the received frames are compared against the list of configured filter elements. This is controlled by the following registers:

- Global Filter Configuration (MCAN\_GFC) register
- Extended ID Filter Configuration (MCAN\_XIDFC) register

Note that before the filter list is executed, the received identifier is ANDed with the Extended ID AND Mask (MCAN\_XIDAM).



mcan-010

Figure 28-14. Extended Message ID Filter Path


28.5.13.2 Rx FIFOs

The configuration of the Rx FIFOs (Rx FIFO 0 and Rx FIFO 1) can be done by way of the MCAN\_RXF0C and MCAN\_RXF1C registers. Each Rx FIFO can be configured to store up to 64 received messages.

After acceptance filtering the received messages that passed are transferred to the Rx FIFO. The filter mechanisms available for the Rx FIFO 0 and Rx FIFO 1 are described in Section 28.5.13.1. The Rx FIFO element is described in Section 28.5.16.2.

The Rx FIFO watermark can be used to prevent an Rx FIFO overflow. If the Rx FIFO fill level reaches the Rx FIFO watermark configured by the MCAN\_RXFnC[30:24].FnWM bit (where: n = 0 or 1), an interrupt flag MCAN\_IR.RF0W/MCAN\_IR.RF1W is set.

When the Rx FIFO Put Index reaches the Rx FIFO Get Index (MCAN\_RXFnS[21:16].FnPI = MCAN\_RXFnS[13:8].FnGI), an Rx FIFO Full condition is signaled by the MCAN\_RXFnS[24].FnF status bit and interrupt flag MCAN\_IR.RF0F/MCAN\_IR.RF1F is set. Figure 28-15 shows Rx FIFO Status. The FIFOs fill level is presented in the MCAN\_RXFnS[6:0].FnFL field (the number of elements stored in Rx FIFO).



mcan-011

Figure 28-15. Rx FIFO Status

Rx FIFOs start address in the Message RAM (MCAN\_RXFnC[15:2].FnSA field) has to be configured when reading from an Rx FIFO (Rx FIFO Get Index - MCAN\_RXFnS[13:8].FnGI). Table 28-7 presents Rx Buffer/Rx FIFO Element Size for different Rx Buffer/Rx FIFO Data Field Size which is configured by way of the MCAN\_RXESC register.

Table 28-7. Rx Buffer/Rx FIFO Element Size

MCAN_RXESC Register RBDS/F0DS/F1DS Bits	Data Field [bytes]	FIFO Element Size [RAM words]
000	8	4
001	12	5
010	16	6
011	20	7
100	24	8
101	32	10
110	48	14
111	64	18

### 28.5.13.2.1 Rx FIFO Blocking Mode

The Rx FIFO blocking mode is the default operation mode for the Rx FIFOs and is configured by  $MCAN\_RXFnC[31].FnOM = 0$ .

If an Rx FIFO full condition is reached ( $MCAN\_RXFnS[21:16].FnPI = MCAN\_RXFnS[13:8].FnGI$ ), no further messages are written to the corresponding Rx FIFO until at least one message has been read out and the Rx FIFO Get Index has been incremented. An Rx FIFO full condition is signaled by the  $MCAN\_RXFnS[24].FnF = 1$  and interrupt flag  $MCAN\_IR.RF0F/MCAN\_IR.RF1F$  is set.


In case a message is received while the corresponding Rx FIFO is full, this message is rejected and the message lost condition is signaled by  $MCAN\_RXFnS[25].RFnL = 1$  and interrupt flag  $MCAN\_IR.RF0L/MCAN\_IR.RF1L$  is set.

### 28.5.13.2.2 Rx FIFO Overwrite Mode

The Rx FIFO overwrite mode is configured by  $MCAN\_RXFnC[31].FnOM = 1$ . When an Rx FIFO full condition is reached ( $MCAN\_RXFnS[21:16].FnPI = MCAN\_RXFnS[13:8].FnGI$ ) signaled by  $MCAN\_RXFnS[24].FnF = 1$ , the next accepted message for the FIFO overwrites the oldest FIFO message. Put index/Get index are both incremented by one.

In overwrite mode if an Rx FIFO full condition is signaled, reading of the Rx FIFO elements starts at least at get index + 1. The reason for this is a received message is written to the Message RAM (Put index) while the Host CPU is reading from the Message RAM (Get index). In this case, inconsistent data can be read from the respective Rx FIFO element. The problem is solved by adding an offset to the Get index when reading from the Rx FIFO. The offset depends on how fast the Host CPU accesses the Rx FIFO. Figure 28-16 shows an offset of two with respect to the Get index when reading the Rx FIFO. In this case, the two messages stored in element 1 and 2 are lost.

After reading from the Rx FIFO, the number of the last element read has to be written to the Rx FIFO Acknowledge Index  $MCAN\_RXFnA[5:0].FnAI$ . This increments the get index to that element number. In case the Put index has not been incremented to this Rx FIFO element, the Rx FIFO full condition is reset ( $MCAN\_RXFnS[24].FnF = 0$ ).



**Figure 28-16. Rx FIFO Overflow Handling**

### 28.5.13.3 Dedicated Rx Buffers

The MCAN supports up to 64 dedicated Rx buffers. The start address of the Rx buffers section in the Message RAM is configured by way of the MCAN\_RXBC.RBSA field. To store in an Rx Buffer a Standard or Extended Message ID Filter Element with SFEC/EFEC = 111 and SFID2/EFID2[10:9] = 00 has to be configured (see [Section 28.5.16.5](#) and [Section 28.5.16.6](#)).

After a received message has been accepted by a filter element, the message is stored into the Rx Buffer in the Message RAM referenced by the filter element (the format is the same as for an Rx FIFO element). In addition, the flag MCAN\_IR.DRX (message stored in Dedicated Rx Buffer) is set.

[Table 28-8](#) shows an example filter configuration for Rx buffers.

**Table 28-8. Example Filter Configuration for Rx Buffers**

Filter Element	SFID1[10:0] EFID1[28:0]	SFID2[10:9] EFID2[10:9]	SFID2[5:0] EFID2[5:0]
0	ID message 1	00	00 0000
1	ID message 2	00	00 0001
2	ID message 3	00	00 0010

After the last word of a matching received message has been written to the Message RAM, the respective New Data flag in register MCAN\_NDAT1/MCAN\_NDAT1 is set. As long as the New Data flag is set, the respective Rx Buffer is locked against updates from received matching frames. The New Data flags must be reset by the Host CPU by writing a 1 to the respective bit position.

While an Rx buffer New Data flag is set, a Message ID Filter Element referencing this specific Rx Buffer does not match, causing the acceptance filtering to continue. Following Message ID Filter Elements can cause the received message to be stored into another Rx Buffer, into an Rx FIFO, or the message can be rejected, depending on filter configuration.

#### 28.5.13.3.1 Rx Buffer Handling

Rx Buffer Handling include the following steps:

- Reset interrupt flag MCAN\_IR.DRX
- Read New Data registers
- Read messages from Message RAM
- Reset New Data flags of processed messages

### 28.5.14 Tx Handling

The Tx handler is used to handle the Tx requests. The Tx handler controls the transfer of transmit messages from the dedicated Tx buffers, the Tx FIFO, and the Tx Queue to the CAN Core, the Tx Event FIFO, and the Put and Get Index operations. The MCAN module supports up to 32 Tx buffers. These Tx buffers can be configured as dedicated Tx buffers, Tx FIFO, or Tx Queue and as combination of dedicated Tx buffers/Tx FIFO or dedicated Tx buffers/Tx Queue. For each Tx Buffer element Classical CAN or CAN FD transmission mode can be configured. [Section 28.5.16.3](#) describes the Tx Buffer Element. [Table 28-9](#) shows the possible configurations for message transmission.

**Table 28-9. Possible Configurations for Message Transmission**

MCAN_CCCR Register		Tx Buffer Element		Frame Transmission
BRSE	FDOE	FDL	BRS	
ignored	0	ignored	ignored	Classic CAN
0	1	0	ignored	Classic CAN
0	1	1	ignored	CAN FD without bit rate switching
1	1	0	ignored	Classic CAN
1	1	1	0	CAN FD without bit rate switching
1	1	1	1	CAN FD with bit rate switching

When the Tx Buffer Request Pending (MCAN\_TXBRP) register is updated, or when a transmission has been started the Tx Handler starts scanning to check for the highest priority pending Tx request. The Tx Buffer with the lowest Message ID has highest priority.

---

**Note**

AUTOSAR requires at least three Tx Queue buffers and support of transmit cancellation.

---

#### 28.5.14.1 Transmit Pause

The transmit pause feature is intended for use in CAN networks where the CAN Message IDs are specific and cannot easily be changed. These Message IDs can have a higher priority than other defined Message IDs, while in a specific application the relative priority can be inverse. This allows for a case where one ECU sends a burst of CAN messages that cause another ECU CAN messages to be delayed (paused).

The transmit pause feature is enabled by the MCAN\_CCCR.TXP bit. By default this bit is disabled (MCAN\_CCCR.TXP = 0). Each time after successfully transmitted message, a pause for two CAN bit times occurs before the start of the next transmission. This allows the other CAN nodes in the network to transmit messages even if the Message IDs have lower priority.

#### 28.5.14.2 Dedicated Tx Buffers

Dedicated Tx buffers are intended for message transmission under complete control of the Host CPU.

There are two options:

- Each dedicated Tx Buffer is configured with a specific Message ID.
- Two or more dedicated Tx buffers are configured with the same Message ID. In this case the Tx Buffer with the lowest buffer number is transmitted first.

After the data section has been updated, a transmission is requested by an Add Request. This is done using the MCAN\_TXBAR[x]ARn bit (where x = 0 to 31). The requested messages arbitrate internally with messages from an optional Tx FIFO or Tx Queue and externally with messages on the CAN bus, and are sent out according to the Message ID.

[Table 28-10](#) shows Tx Buffer/Tx FIFO/Tx Queue Element Size. A Dedicated Tx Buffer allocates element size 32-bit words in the Message RAM. The start address of a dedicated Tx Buffer in the Message RAM is calculated by adding transmit buffer index from 0 to 31 (MCAN\_TXFQS.TFQP) × Element size to the Tx Buffer start address MCAN\_TXBC.TBSA field.

**Table 28-10. Tx Buffer, Tx FIFO, Tx Queue Element Size**

MCAN_TXESC.TBDS	Data Field (bytes)	Element Size (RAM Words)
000	8	4
001	12	5
010	16	6
011	20	7
100	24	8
101	32	10
110	48	14
111	64	18



### 28.5.14.3 Tx FIFO

Tx FIFO mode is configured by setting bit MCAN\_TXBC.TFQM = 0. The stored in the Tx FIFO messages are transmitted starting with the message referenced by the Get Index MCAN\_TXFQS.TFGI field. After each transmission the Get Index is incremented until the Tx FIFO is empty. The Tx FIFO Free Level MCAN\_TXFQS.TFFL field indicates the number of the available free Tx FIFO elements. The Tx FIFO allows transmission of messages with the same Message ID from different Tx buffers in the order these messages have been written to the Tx FIFO.

New transmit messages must be written to the Tx FIFO starting with the Tx Buffer referenced by the Put Index MCAN\_TXFQS.TFQP field. After each Add Request (MCAN\_TXBAR[x] ARn = 1), the Put Index is incremented to the next free Tx FIFO element. When the Put Index reaches the Get Index (MCAN\_TXFQS.TFQP = MCAN\_TXFQS.TFGI), Tx FIFO Full condition is signaled by bit MCAN\_TXFQS.TFQF = 1. In this case, no further messages must be written to the Tx FIFO until the next message is transmitted and the Get Index is incremented.

The number of requested Tx buffers must not exceed the number of free Tx buffers, as indicated by the Tx FIFO Free Level MCAN\_TXFQS.TFFL field.

In case a transmission request for the Tx Buffer referenced by the Get Index is canceled, the Get Index is incremented to the next Tx Buffer with pending transmission request and the Tx FIFO Free Level MCAN\_TXFQS.TFFL field is recalculated. In case transmission cancellation is applied to any other Tx Buffer, the Get Index and the FIFO Free Level remain unchanged.

A Tx FIFO element allocates element size 32-bit words in the Message RAM (see [Table 28-10](#)). The start address of the next available (free) Tx FIFO Buffer is calculated by adding Tx FIFO/Queue Put Index MCAN\_TXFQS.TFQP (from 0 to 31) × Element Size to the Tx Buffer Start Address MCAN\_TXBC.TBSA field.

### 28.5.14.4 Tx Queue

Tx Queue mode is configured by setting bit MCAN\_TXBC.TFQM = 1. The stored in the Tx Queue messages are transmitted starting with the highest priority message (lowest Message ID). In case two or more Queue buffers are configured with the same Message ID, the Queue Buffer with the lowest buffer number is transmitted first.

New transmit messages must be written to the Tx FIFO starting with the Tx Buffer referenced by the Put Index MCAN\_TXFQS.TFQP field. Each Add Request cyclically increments the Put Index to the next free Tx Buffer. In case of Tx Queue Full condition (MCAN\_TXFQS.TFQF = 1), the Put Index is not valid and no further message must be written to the Tx Queue until at least one of the requested messages is sent out or a pending transmission request is canceled.

The application can use the MCAN\_TXBRP register instead of the Put Index and can place messages to any Tx Buffer without pending transmission request.

A Tx Queue Buffer allocates element size 32-bit words in the Message RAM (see [Table 28-10](#)). The start address of the next available (free) Tx Queue Buffer is calculated by adding Tx FIFO/Queue Put Index MCAN\_TXFQS.TFQP (from 0 to 31) × Element Size to the Tx Buffer Start Address MCAN\_TXBC.TBSA field.

### 28.5.14.5 Mixed Dedicated Tx Buffers/Tx FIFO

For this combination the Tx buffers section in the Message RAM is separated in two parts:


- Dedicated Tx buffers: the number of Dedicated Tx buffers is configured by the MCAN\_TXBC.NDTB field
- Tx FIFO: the number of Tx buffers assigned to the Tx FIFO is configured by the MCAN\_TXBC.TFQS field

If the MCAN\_TXBC.TFQS field is empty (zero) - only Dedicated Tx buffers are used.

Tx prioritization:

- Scan Dedicated Tx buffers and oldest pending Tx FIFO Buffer (referenced by the MCAN\_TXFQS.TFGI field)
- Buffer with lowest Message ID gets highest priority and is transmitted next

[Figure 28-17](#) shows Mixed Dedicated Tx buffers/Tx FIFO example.


**Figure 28-17. Mixed Dedicated Tx Buffers /Tx FIFO (example)**

#### 28.5.14.6 Mixed Dedicated Tx Buffers/Tx Queue

For this combination the Tx buffers section in the Message RAM is separated in two parts:


- Dedicated Tx buffers: the number of Dedicated Tx buffers is configured by the MCAN\_TXBC.NDTB field
- Tx Queue: the number of Tx buffers assigned to the Tx Queue is configured by the MCAN\_TXBC.TFQS field

If MCAN\_TXBC.TFQS field is empty (zero) - only Dedicated Tx buffers are used.

Tx prioritization:

- Scan all Tx buffers with activated transmission request
- Tx Buffer with lowest Message ID gets highest priority and is transmitted next

Figure 28-18 shows Mixed Dedicated Tx buffers/Tx Queue example.


**Figure 28-18. Mixed Dedicated Tx Buffers /Tx Queue (example)**

#### 28.5.14.7 Transmit Cancellation

This feature is especially intended for gateway and AUTOSAR based applications. The Host CPU can cancel a requested transmission from a dedicated Tx Buffer or a Tx Queue Buffer by setting bit MCAN\_TXBCR[n].CRn = 1 (where n = 0 to 31). The corresponding bit position n is equivalent to the number of the Tx buffer.

Transmit cancellation is not intended for Tx FIFO operation.

Successful cancellation is signaled by setting the corresponding bit of the MCAN\_TXBCF register (MCAN\_TXBCF[n].CFn = 1).

If transmission from a Tx Buffer is already ongoing and a transmit cancellation is requested, the corresponding MCAN\_TXBRP[n].TRPn bit remains set as long as the transmission is in progress. If the transmission was

successful, the corresponding MCAN\_TXBTO[n].TON and MCAN\_TXBCF[n].CFn bits are set. If the transmission was not successful, only the corresponding bit MCAN\_TXBCF[n].CFn = 1.

---

#### Note

If a pending transmission is canceled immediately before this transmission has started, a short time window occurs where no transmission is started even if another message is also pending in this node. This can enable another node to transmit a message that can have a lower priority than the second message in this node.

---

#### 28.5.14.8 Tx Event Handling

To support Tx Event Handling, the Message RAM has implemented a Tx Event FIFO section. Up to 32 Tx Event FIFO elements can be configured. [Section 28.5.16.4](#) describes the Tx Event FIFO element. After message transmission on the CAN bus, Message ID and Timestamp are stored in a Tx Event FIFO element. To link a Tx Event to a Tx Event FIFO element, the Message Marker from the transmitted Tx Buffer is copied into the Tx Event FIFO element.

A Tx Event FIFO full condition is signaled by the MCAN\_IR.TEFF bit. In this case no further elements are written to the Tx Event FIFO until at least one element has been read out and the Tx Event FIFO Get Index has been incremented (MCAN\_TXEFS.EFGI). In case a Tx Event occurs while the Tx Event FIFO is full, this event is rejected and interrupt flag MCAN\_IR.TEFL bit is set.

The Tx Event FIFO watermark can be configured to avoid a Tx Event FIFO overflow. When the Tx Event FIFO fill level reaches the Tx Event FIFO watermark configured by the MCAN\_TXEFC.EFWM field, interrupt flag MCAN\_IR.TEFW is set. When reading from the Tx Event FIFO, two times the Tx Event FIFO Get Index MCAN\_TXEFS.EFGI field has to be added to the Tx Event FIFO start address MCAN\_TXEFC.EFSA field.

#### 28.5.15 FIFO Acknowledge Handling

The Get Indices of the two Rx FIFOs (Rx FIFO 0 or Rx FIFO 1) and the Tx Event FIFO are controlled by writing to the corresponding FIFO Acknowledge Index (see MCAN\_RXF0A, MCAN\_RXF1A, and MCAN\_TXEFA). Writing to the FIFO Acknowledge Index sets the FIFO Get Index to the FIFO Acknowledge Index plus one and, thereby, updates the FIFO Fill Level.

There are two use cases:

- A single element has been read from the FIFO: the Get Index value is written to the FIFO Acknowledge Index.
- A sequence of elements has been read from the FIFO: the Get Index value (Index of the last element read) is written to the FIFO Acknowledge Index at the end of that read sequence.

The Host CPU has free access to the Message RAM. Special care has to be taken when reading FIFO elements in an arbitrary order (Get Index not considered). This can be useful when reading a High Priority Message from one of the two Rx FIFOs. In this case, the FIFO Acknowledge Index must not be written because this sets the Get Index to a wrong position and also changes the FIFO's Fill Level. In this case, some of the older FIFO elements can be lost.

---

#### Note

The application has to make sure that a valid value is written to the FIFO Acknowledge Index. The MCAN module does not check for erroneous values.

---

#### 28.5.16 Message RAM

The MCAN module has a Message RAM. The main purpose of the Message RAM is to store:

- Received Messages
- Transmit Messages
- Tx Event Elements
- Message ID Filter Elements

### 28.5.16.1 Message RAM Configuration


The MCAN module is configured to allocate up to words in the Message RAM. The Message RAM has a width of 32 bits.

The address ranges of the Message RAMs is from 0x0005 8000 to 0x0005 8FFF and from 0x0005 A000 to 0x0005 AFFF.

The Message RAM is capable to include each of the sections listed in [Figure 28-19](#). It is not necessary to configure each of the sections (a section in the Message RAM can be 0) and there is no restriction with respect to the sequence of the sections. For parity checking or ECC, a respective number of bits has to be added to each word. When the MCAN module addresses the Message RAM, the MCAN addresses 32-bit words. The start addresses are configurable and are 32-bit word addresses.

The element size can be configured for:

- Rx FIFO 0, by way of the MCAN\_RXESC.F0DS field
- Rx FIFO 1 by way of the MCAN\_RXESC.F1DS field
- Rx buffers, by way of the MCAN\_RXESC.RBDS field
- Tx buffers, by way of the MCAN\_TXESC.TBDS field



**Figure 28-19. Message RAM Configuration**

The Host CPU configures the following information in the Message RAM:

- Start addresses of the memory sections
- Number of elements in each section
- The size of the elements in some sections


#### Note

The MCAN module does not check for errors in the Message RAM configuration. The configuration of the start addresses of the different sections and the number of elements of each section has to be done carefully. This prevents falsification or loss of data.

28.5.16.2 Rx Buffer and FIFO Element

Up to 64 Rx buffers and two Rx FIFOs can be configured in the Message RAM. Each Rx FIFO section can be configured to store up to 64 received messages. The element size can be configured for storage of CAN FD messages with up to 64 bytes data field by way of the MCAN\_RXESC register.

Figure 28-20 shows the Rx Buffer/Rx FIFO element structure. Table 28-11 shows the Rx Buffer/Rx FIFO element field descriptions.



mcan-016

Figure 28-20. Rx Buffer/Rx FIFO Element Structure

Table 28-11. Rx Buffer/Rx FIFO Element Field Descriptions

Word	Bits	Field Name	Description
R0	31	ESI	Error State Indicator <ul style="list-style-type: none"> <li>0x0: Transmitting node is error active</li> <li>0x1: Transmitting node is error passive</li> </ul>
	30	XTD	Extended Identifier Signals to the Host CPU whether the received frame has a standard or extended identifier. <ul style="list-style-type: none"> <li>0x0: 11-bit standard identifier</li> <li>0x1: 29-bit extended identifier</li> </ul>
	29	RTR	Remote Transmission Request Signals to the Host CPU whether the received frame is a data frame or a remote frame. <ul style="list-style-type: none"> <li>0x0: Received frame is a data frame</li> <li>0x1: Received frame is a remote frame</li> </ul> <p><b>Note:</b> There are no remote frames in CAN FD format. In case a CAN FD frame was received (FDF = 1), RTR bit reflects the state of the reserved r1 bit (RES[23]). In CAN FD frames (FDF = 1), the dominant RRS (Remote Request Substitution) bit replaces the RTR (Remote Transmission Request) bit.</p>
	28:0	ID[28:0]	Identifier Standard or extended identifier depending on XTD bit. A standard identifier is stored into ID[28:18].

**Table 28-11. Rx Buffer/Rx FIFO Element Field Descriptions (continued)**

Word	Bits	Field Name	Description
R1	31	ANMF	Accepted Non-matching Frame Acceptance of non-matching frames can be enabled using the MCAN_GFC.ANFS and MCAN_GFC.ANFE fields. <ul style="list-style-type: none"> <li>0x0: Received frame matching filter index FIDX field</li> <li>0x1: Received frame did not match any Rx filter element</li> </ul>
	30:24	FIDX[6:0]	Filter Index 0x0-0x7F (0-127): Index of matching Rx acceptance filter element (invalid if ANMF = 1). Range is 0 to MCAN_SIDFC.LSS - 1 respectively MCAN_XIDFC.LSE - 1.
	23:22	RES	Reserved
	21	FDF	FD Format <ul style="list-style-type: none"> <li>0x0: Standard frame format</li> <li>0x1: CAN FD frame format (new DLC-coding and CRC)</li> </ul>
	20	BRS	Bit Rate Switch <ul style="list-style-type: none"> <li>0x0: Frame received without bit rate switching</li> <li>0x1: Frame received with bit rate switching</li> </ul>
	19:16	DLC[3:0]	Data Length Code <ul style="list-style-type: none"> <li>0x0-0x8 (0-8): CAN + CAN FD: received frame has 0-8 data bytes</li> <li>0x9-0xF (9-15): CAN: received frame has 8 data bytes</li> <li>0x9-0xF (9-15): CAN FD: received frame has 12/16/20/24/32/48/64 data bytes</li> </ul>
R2	15:0	RXTS[15:0]	Rx Timestamp Timestamp Counter value captured on start of frame reception. Resolution depending on configuration of the Timestamp Counter Prescaler MCAN_TSCC.TCP.
	31:24	DB3[7:0]	Data Byte 3
	23:16	DB2[7:0]	Data Byte 2
	15:8	DB1[7:0]	Data Byte 1
R3	7:0	DB0[7:0]	Data Byte 0
	31:24	DB7[7:0]	Data Byte 7
	23:16	DB6[7:0]	Data Byte 6
	15:8	DB5[7:0]	Data Byte 5
Rn	7:0	DB4[7:0]	Data Byte 4
	...	...	...
	31:24	DBm[7:0]	Data Byte m
	23:16	DBm-1[7:0]	Data Byte m-1
Rn	15:8	DBm-2[7:0]	Data Byte m-2
	7:0	DBm-3[7:0]	Data Byte m-3


**Note**

Depending on the configuration of the element size (MCAN\_RXESC), between two and sixteen 32-bit words (Rn = 3-17) are used for storage of a CAN message's data field.

### 28.5.16.3 Tx Buffer Element

The Tx buffers section can be configured to hold dedicated Tx buffers as well as a Tx FIFO/Tx Queue. In case that the Tx buffers section is shared by dedicated Tx buffers and a Tx FIFO/Tx Queue, the dedicated Tx buffers start at the beginning of the Tx buffers section followed by the buffers assigned to the Tx FIFO or Tx Queue. The Tx Handler makes difference between dedicated Tx buffers and Tx FIFO/Tx Queue by way of the MCAN\_TXBC.TFQS and MCAN\_TXBC.NDTB fields. The element size can be configured for storage of CAN FD messages with up to 64 bytes data field by way of the MCAN\_TXESC register.

Figure 28-21 shows the Tx Buffer element structure. Table 28-12 shows the Tx Buffer element field descriptions.



mcan-017

Figure 28-21. Tx Buffer Element Structure

Table 28-12. Tx Buffer Element Field Descriptions

Word	Bits	Field Name	Description
			Error State Indicator
			<ul style="list-style-type: none"> <li>0x0: ESI bit in CAN FD format depends only on error passive flag</li> <li>0x1: ESI bit in CAN FD format transmitted recessive</li> </ul>
	31	ESI	<p><b>Note:</b> The ESI bit of the transmit buffer is ORed with the error passive flag to decide the value of the ESI bit in the transmitted CAN FD frame. As required by the CAN FD protocol specification, an error active node can optionally transmit the ESI bit recessive, but an error passive node always transmits the ESI bit recessive.</p>
			Extended Identifier
T0	30	XTD	<ul style="list-style-type: none"> <li>0x0: 11-bit standard identifier</li> <li>0x1: 29-bit extended identifier</li> </ul>
			Remote Transmission Request
	29	RTR	<ul style="list-style-type: none"> <li>0x0: Transmit data frame</li> <li>0x1: Transmit remote frame</li> </ul> <p><b>Note:</b> When RTR = 1, the MCAN module transmits a remote frame according to ISO11898-1:2015, even if the MCAN_CCCR.FDOE bit enables the transmission in CAN FD format.</p>
			Identifier
	28:0	ID[28:0]	Standard or extended identifier depending on XTD bit. A standard identifier has to be written to ID[28:18].

**Table 28-12. Tx Buffer Element Field Descriptions (continued)**

Word	Bits	Field Name	Description
T1	31:24	MM[7:0]	Message Marker Written by Host CPU during Tx Buffer configuration. Copied into Tx Event FIFO element for identification of Tx message status (see also MM[7:0] field in <a href="#">Table 28-13</a> ).
	23	EFC	Event FIFO Control <ul style="list-style-type: none"> <li>0x0: Don't store Tx events</li> <li>0x1: Store Tx events</li> </ul>
	22	RES	Reserved
	21	FDF	FD Format <ul style="list-style-type: none"> <li>0x0: Frame transmitted in Classic CAN format</li> <li>0x1: Frame transmitted in CAN FD format</li> </ul>
	20	BRS	Bit Rate Switch <ul style="list-style-type: none"> <li>0x0: CAN FD frames transmitted without bit rate switching</li> <li>0x1: CAN FD frames transmitted with bit rate switching</li> </ul> <p><b>Note:</b> ESI, FDF, and BRS bits are only evaluated when CAN FD operation is enabled using the MCAN_CCCR.FDOE bit. BRS bit is only evaluated when MCAN_CCCR.BRSE = 1.</p>
T2	19:16	DLC[3:0]	Data Length Code <ul style="list-style-type: none"> <li>0x0-0x8 (0-8): CAN + CAN FD: transmit frame has 0-8 data bytes</li> <li>0x9-0xF (9-15): CAN: transmit frame has 8 data bytes</li> <li>0x9-0xF (9-15): CAN FD: transmit frame has 12/16/20/24/32/48/64 data bytes</li> </ul>
	15:0	RES	Reserved
	31:24	DB3[7:0]	Data Byte 3
	23:16	DB2[7:0]	Data Byte 2
T3	15:8	DB1[7:0]	Data Byte 1
	7:0	DB0[7:0]	Data Byte 0
	31:24	DB7[7:0]	Data Byte 7
Tn	23:16	DB6[7:0]	Data Byte 6
	15:8	DB5[7:0]	Data Byte 5
	7:0	DB4[7:0]	Data Byte 4
...	...	...	...
Tn	31:24	DBm[7:0]	Data Byte m
	23:16	DBm-1[7:0]	Data Byte m-1
	15:8	DBm-2[7:0]	Data Byte m-2
	7:0	DBm-3[7:0]	Data Byte m-3

**Note**


Depending on the configuration of the element size (MCAN\_TXESC), between two and sixteen 32-bit words (Tn = 3-17) are used for storage of a CAN message's data field.



### 28.5.16.4 Tx Event FIFO Element

Each element stores information about transmitted messages. By reading the Tx Event FIFO the Host CPU gets this information in the order the messages were transmitted. Status information about the Tx Event FIFO can be obtained from the MCAN\_TXEFS register.

Figure 28-22 shows the Tx Event FIFO element structure. Table 28-13 shows the Tx Event FIFO element field descriptions.



mcan-018

**Figure 28-22. Tx Event FIFO Element Structure**

**Table 28-13. Tx Event FIFO Element Field Descriptions**

Word	Bits	Field Name	Description
E0	31	ESI	Error State Indicator <ul style="list-style-type: none"> <li>0x0: Transmitting node is error active</li> <li>0x1: Transmitting node is error passive</li> </ul>
	30	XTD	Extended Identifier <ul style="list-style-type: none"> <li>0x0: 11-bit standard identifier</li> <li>0x1: 29-bit extended identifier</li> </ul>
	29	RTR	Remote Transmission Request <ul style="list-style-type: none"> <li>0x0: Data frame transmitted</li> <li>0x1: Remote frame transmitted</li> </ul>
	28:0	ID[28:0]	Identifier Standard or extended identifier depending on XTD bit. A standard identifier has to be written to ID[28:18].


**Table 28-13. Tx Event FIFO Element Field Descriptions (continued)**

Word	Bits	Field Name	Description
E1	31:24	MM[7:0]	Message Marker Copied from Tx Buffer into Tx Event FIFO element for identification of Tx message status (see also MM[7:0] field in <a href="#">Table 28-12</a> ).
	23:22	ET[1:0]	Event Type <ul style="list-style-type: none"> <li>0x0: Reserved</li> <li>0x1: Tx event</li> <li>0x2: Transmission in spite of cancellation (always set for transmissions in DAR mode)</li> <li>0x3: Reserved</li> </ul>
	21	FDF	FD Format <ul style="list-style-type: none"> <li>0x0: Standard frame format</li> <li>0x1: CAN FD frame format (new DLC-coding and CRC)</li> </ul>
	20	BRS	Bit Rate Switch <ul style="list-style-type: none"> <li>0x0: Frame transmitted without bit rate switching</li> <li>0x1: Frame transmitted with bit rate switching</li> </ul>
	19:16	DLC[3:0]	Data Length Code <ul style="list-style-type: none"> <li>0x0-0x8 (0-8): CAN + CAN FD: frame with 0-8 data bytes transmitted</li> <li>0x9-0xF (9-15): CAN: frame with 8 data bytes transmitted</li> <li>0x9-0xF (9-15): CAN FD: frame with 12/16/20/24/32/48/64 data bytes transmitted</li> </ul>
	15:0	TXTS[15:0]	Tx Timestamp Timestamp Counter value captured on start of frame transmission. Resolution depending on configuration of the Timestamp Counter Prescaler MCAN_TSCC.TCP filed.

### 28.5.16.5 Standard Message ID Filter Element

Up to 128 filter elements can be configured for 11-bit standard IDs. When accessing a Standard Message ID Filter element, the element address is the Filter List Standard Start Address MCAN\_SIDFC.FLSSA field plus the index of the filter element (0-127).

[Figure 28-23](#) shows the Standard Message ID Filter element structure. [Table 28-14](#) shows the Standard Message ID Filter element field descriptions.


**Figure 28-23. Standard Message ID Filter Element Structure**


**Table 28-14. Standard Message ID Filter Element Field Descriptions**

Word	Bits	Field Name	Description
S0	31:30	SFT[1:0]	Standard Filter Type <ul style="list-style-type: none"> <li>0x0: Range filter from SFID1 to SFID2 (SFID2 ≥ SFID1)</li> <li>0x1: Dual ID filter for SFID1 or SFID2</li> <li>0x2: Classic filter: SFID1 = filter; SFID2 = mask</li> <li>0x3: Filter element disabled</li> </ul> <p><b>Note:</b> With SFT = 11 the filter element is disabled and the acceptance filtering continues (same behavior as with SFEC = 000)</p>
			Standard Filter Element Configuration All enabled filter elements are used for acceptance filtering of standard frames. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If SFEC = 100, 101, or 110 match sets interrupt flag MCAN_IR.HPM and, if enabled, an interrupt is generated. In this case, the MCAN_HPMS register is updated with the status of the priority match. <ul style="list-style-type: none"> <li>0x0: Disable filter element</li> <li>0x1: Store in Rx FIFO 0 if filter matches</li> <li>0x2: Store in Rx FIFO 1 if filter matches</li> <li>0x3: Reject ID if filter matches</li> <li>0x4: Set priority if filter matches</li> <li>0x5: Set priority and store in FIFO 0 if filter matches</li> <li>0x6: Set priority and store in FIFO 1 if filter matches</li> <li>0x7: Store into Rx Buffer , configuration of SFT[1:0] ignored</li> </ul>
	26:16	SFID1[10:0]	Standard Filter ID 1 When filtering for Rx buffers this field defines the ID of a standard message to be stored. The received identifiers must match exactly, no masking mechanism is used.
	15:11	RES	Reserved
	10:0	SFID2[10:0]	Standard Filter ID 2 This bit field has a different meaning depending on the configuration of SFEC: <ul style="list-style-type: none"> <li>SFEC = 001-110: Second ID of standard ID filter element</li> <li>SFEC = 111: Filter for Rx buffers</li> </ul>
			This field is decides whether the received message is stored into an Rx Buffer or treated as message A, B, or C of the debug message sequence. <ul style="list-style-type: none"> <li>0x0: Store message into an Rx Buffer</li> <li>0x1: Debug Message A</li> <li>0x2: Debug Message B</li> <li>0x3: Debug Message C</li> </ul> <p><b>Note:</b> Debug feature is not supported.</p>
		SFID2[8:6]	This field is used to control the filter event pins at the Extension Interface. A one at the respective bit position enables generation of a pulse at the related filter event pin with the duration of one MCAN_ICKL period in case the filter matches. <b>Note:</b> Only two filter event pins are supported.
		SFID2[5:0]	This field defines the offset to the Rx Buffer Start Address MCAN_RXBC.RBSA field for storage of a matching message.

### 28.5.16.6 Extended Message ID Filter Element

Up to 64 filter elements can be configured for 29-bit extended IDs. When accessing an Extended Message ID Filter element, the element address is the Filter List Extended Start Address MCAN\_XIDFC.FLESA field plus two times the index of the filter element (0-63).

Figure 28-24 shows the Extended Message ID Filter element structure. Table 28-15 shows the Extended Message ID Filter element field descriptions.



**Figure 28-24. Extended Message ID Filter Element Structure**

**Table 28-15. Extended Message ID Filter Element Field Descriptions**

Word	Bits	Field Name	Description
F0	31:29	EFEC[2:0]	Extended Filter Element Configuration All enabled filter elements are used for acceptance filtering of extended frames. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If EFEC = 100, 101, or 110 match sets interrupt flag MCAN_IR.HPM and, if enabled, an interrupt is generated. In this case, the MCAN_HPMS register is updated with the status of the priority match. <ul style="list-style-type: none"> <li>• 0x0: Disable filter element</li> <li>• 0x1: Store in Rx FIFO 0 if filter matches</li> <li>• 0x2: Store in Rx FIFO 1 if filter matches</li> <li>• 0x3: Reject ID if filter matches</li> <li>• 0x4: Set priority if filter matches</li> <li>• 0x5: Set priority and store in FIFO 0 if filter matches</li> <li>• 0x6: Set priority and store in FIFO 1 if filter matches</li> <li>• 0x7: Store into Rx Buffer or as debug message, configuration of EFT[1:0] ignored</li> </ul>
	28:0	EFID1[28:0]	Extended Filter ID 1 First ID of extended ID filter element. When filtering for Rx buffers this field defines the ID of an extended message to be stored. The received identifiers must match exactly, only XIDAM masking mechanism (see Section 28.5.13.1.5) is used.

**Table 28-15. Extended Message ID Filter Element Field Descriptions (continued)**

Word	Bits	Field Name	Description	
F1	31:30	EFT[1:0]	Extended Filter Type <ul style="list-style-type: none"> <li>0x0: Range filter from EFID1 to EFID2 (EFID2 ≥ EFID1)</li> <li>0x1: Dual ID filter for EFID1 or EFID2</li> <li>0x2: Classic filter: EFID1 = filter, EFID2 = mask</li> <li>0x3: Range filter from EFID1 to EFID2 (EFID2 ≥ EFID1), XIDAM mask not applied</li> </ul>	
			29	RES
	28:0	EFID2[28:0]	Extended Filter ID 2 This bit field has a different meaning depending on the configuration of EFEC: <ul style="list-style-type: none"> <li>EFEC = 001 - 110: Second ID of extended ID filter element</li> <li>EFEC = 111: Filter for Rx buffers</li> </ul>	
			EFID2[10:9]	This field decides whether the received message is stored into an Rx Buffer or treated as message A, B, or C of the debug message sequence. <ul style="list-style-type: none"> <li>0x0: Store message into an Rx Buffer</li> <li>0x1: Debug Message A</li> <li>0x2: Debug Message B</li> <li>0x3: Debug Message C</li> </ul> <p><b>Note:</b> Debug feature is not supported.</p>
			EFID2[8:6]	This field is used to control the filter event pins at the Extension Interface. A one at the respective bit position enables generation of a pulse at the related filter event pin with the duration of one MCAN_ICKL period in case the filter matches. <p><b>Note:</b> Only two filter event pins are supported.</p>
	EFID2[5:0]	This field defines the offset to the Rx Buffer Start Address MCAN_RXBC.RBSA field for storage of a matching message.		

## 28.6 Software

### 28.6.1 MCAN Registers to Driverlib Functions

**Table 28-16. MCAN Registers to Driverlib Functions**

File	Driverlib Function
SS_PID	
-	
SS_CTRL	
-	
SS_STAT	
-	
SS_ICS	
-	
SS_IRS	
-	
SS_IECS	
-	
SS_IE	
-	
SS_IES	
-	
SS_EOI	
-	
SS_EXT_TS_PRESCALER	
-	
SS_EXT_TS_UNSERVICED_INTR_CNTR	
-	
CREL	
-	
ENDN	
-	
DBTP	
-	
TEST	
-	
RWD	
-	
CCCR	
-	
NBTP	
-	
TSCC	
-	
TSCV	
-	
TOCC	
-	

**Table 28-16. MCAN Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TOCV</b>	
-	
<b>ECR</b>	
-	
<b>PSR</b>	
-	
<b>TDCR</b>	
-	
<b>IR</b>	
-	
<b>IE</b>	
-	
<b>ILS</b>	
-	
<b>ILE</b>	
-	
<b>GFC</b>	
-	
<b>SIDFC</b>	
-	
<b>XIDFC</b>	
-	
<b>XIDAM</b>	
-	
<b>HPMS</b>	
-	
<b>NDAT1</b>	
-	
<b>NDAT2</b>	
-	
<b>RXF0C</b>	
-	
<b>RXF0S</b>	
-	
<b>RXF0A</b>	
-	
<b>RXBC</b>	
-	
<b>RXF1C</b>	
-	
<b>RXF1S</b>	
-	
<b>RXF1A</b>	
-	
<b>RXESC</b>	

**Table 28-16. MCAN Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>TXBC</b>	
-	
<b>TXFQS</b>	
-	
<b>TXESC</b>	
-	
<b>TXBRP</b>	
-	
<b>TXBAR</b>	
-	
<b>TXBCR</b>	
-	
<b>TXBTO</b>	
-	
<b>TXBCF</b>	
-	
<b>TXBTIE</b>	
-	
<b>TXBCIE</b>	
-	
<b>TXEFC</b>	
-	
<b>TXEFS</b>	
-	
<b>TXEFA</b>	
-	
<b>ERR_REV</b>	
-	
<b>ERR_VECTOR</b>	
-	
<b>ERR_STAT</b>	
-	
<b>ERR_WRAP_REV</b>	
-	
<b>ERR_CTRL</b>	
-	
<b>ERR_ERR_CTRL1</b>	
-	
<b>ERR_ERR_CTRL2</b>	
-	
<b>ERR_ERR_STAT1</b>	
-	
<b>ERR_ERR_STAT2</b>	
-	



**Table 28-16. MCAN Registers to Driverlib Functions (continued)**

File	Driverlib Function
ERR_ERR_STAT3	
-	
ERR_SEC_EOI	
-	
ERR_SEC_STATUS	
-	
ERR_SEC_ENABLE_SET	
-	
ERR_SEC_ENABLE_CLR	
-	
ERR_DED_EOI	
-	
ERR_DED_STATUS	
-	
ERR_DED_ENABLE_SET	
-	
ERR_DED_ENABLE_CLR	
-	
ERR_AGGR_ENABLE_SET	
-	
ERR_AGGR_ENABLE_CLR	
-	
ERR_AGGR_STATUS_SET	
-	
ERR_AGGR_STATUS_CLR	
-	

### 28.6.2 MCAN Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/mcan

Cloud access to these examples is available at the following link: [dev.ti.com](https://dev.ti.com) [C2000Ware Examples](#).

#### 28.6.2.1 MCAN Internal Loopback with Interrupt

FILE: mcan\_ex1\_loopback.c

This example shows the MCAN Loopback functionality. The internal loopback mode is entered. The sent message should be received by the node. Use the last address of memory for Rx buffer.

##### External Connections

- None.

##### Watch Variables

- error - Checks if there is an error that occurred when the data was sent using internal loopback.

#### 28.6.2.2 MCAN Loopback with Interrupts Example Using SYSCONFIG Tool

FILE: mcan\_ex3\_loopback\_syscfg.c

This example illustrates the MCAN Loopback functionality. The internal loopback mode is entered. The message transmitted would be received by the node. The last address of memory is used for the Rx buffer. Peripheral configuration is done through SYSCONFIG

#### *External Connections*

- None.

#### *Watch Variables*

- error - Checks if there is an error that occurred when the data was sent using internal loopback.

#### **28.6.2.3 MCAN receive using Rx Buffer**

FILE: mcan\_ex4\_receive.c

This example demonstrates the MCAN receive function. Communication is done between two CAN nodes. The transmitting node could be another MCU or a CAN bus analysis tool capable of transmitting CAN FD frames. The transmit and receive pins of the MCAN module should be connected to a CAN transceiver. Nominal Bit Rate of 500 kbps & Data bit rate of 1 Mbps is used

Only Standard frame with message ID 0x4 is received.

If another C2000 MCU is used as the transmitter, mcan\_ex3\_transmit.c can be run on it for the transmit function.

#### *Hardware Required*

- A C2000 board with CAN transceiver

#### *External Connections*

Both nodes should communicate through CAN FD capable transceivers.

- MCAN is on DEVICE\_GPIO\_PIN\_CANRXA (MCANRXA)
- and DEVICE\_GPIO\_PIN\_CANTXA (MCANTXA)

#### *Watch Variables*

- rxMsg

#### **28.6.2.4 MCAN External Reception (with mask filter) into RX-FIFO1**

FILE: mcan\_ex5\_mask\_filter\_receive.c

This example demonstrates Receiving, with mask filter configuration. The transmitting node could be a CAN FD capable controller or a CAN bus analysis tool capable of transmitting CAN FD frames. Bits 0, 1 & 3 of the identifier are masked. So these bits can have any value. This is achieved by using stdFiltElem.sfid1 = 00000001111 and stdFiltElem.sfid2 (mask 0 for X) = 1111110100, which means any message with an ID of 0b0000000X1XX are received and stored into the FIFO. i.e. Following STD IDs are received: 0x004, 0x005, 0x006, 0x007, 0x00C, 0x00D, 0x00E, 0x00F. All other IDs are not received. Classic bit-mask filter is used. This example may be used in conjunction with mcan\_ex3\_transmit.

The transmit and receive pins of the MCAN module should be connected to a CAN Transceiver. Nominal Bit Rate of 500 kbps and Data bit rate of 1 Mbps is used.

#### *Hardware Required*

- A C2000 board with CAN transceiver

#### *External Connections*

Both nodes should communicate through CAN FD capable transceivers.

- MCAN is on DEVICE\_GPIO\_PIN\_CANRXA (MCANRXA)
- and DEVICE\_GPIO\_PIN\_CANTXA (MCANTXA)

#### *Watch Variables*

- rxMsg

### 28.6.2.5 MCAN Classic frames transmission using Tx Buffer

FILE: mcan\_ex7\_classic\_transmit.c

This simple example shows external communication between the MCAN module and another CAN node. It shows how to transmit classic CAN frames. The GPIOs of MCAN should be connected to a CAN Transceiver. Bit Rate is 500 kbps. Extended Identifier 0x15A5A5A5 is transmitted with 8 data bytes.

#### *Hardware Required*

- A C2000 board with CAN transceiver

#### *External Connections*

Both nodes should communicate through CAN transceivers.

- MCAN is on DEVICE\_GPIO\_PIN\_CANRXA (MCANRXA)
- and DEVICE\_GPIO\_PIN\_CANTXA (MCANTXA)

#### *Watch Variables*

- txMsg

### 28.6.2.6 MCAN External Reception (with RANGE filter) into RX-FIFO1

FILE: mcan\_ex8\_range\_filter\_receive.c

This example demonstrates Receiving, with RANGE filter configuration. The transmitting node could be a CAN FD capable controller or a CAN bus analysis tool capable of transmitting CAN FD frames. Only Extended IDs from 0x1FFFFFF23 to 0x1FFFFFF46 are received. Other IDs are not received. RXFIFO1 starts at an offset of 748 (2EC). MCAN Message RAM starts at 0x58000, so received messages will be copied starting at address 0x582EC. Note that as long as the ID matches, "classic" CAN frames will also be received.

The transmit and receive pins of the MCAN module should be connected to a CAN Transceiver. Nominal Bit Rate of 500 kbps and Data bit rate of 1 Mbps is used.

#### *Hardware Required*

- A C2000 board with CAN transceiver

#### *External Connections*

Both nodes should communicate through CAN FD capable transceivers.

- MCAN is on DEVICE\_GPIO\_PIN\_CANRXA (MCANRXA)
- and DEVICE\_GPIO\_PIN\_CANTXA (MCANTXA)

#### *Watch Variables*

- rxMsg

### 28.6.2.7 MCAN External Transmit using Tx Buffer

FILE: mcan\_ex9\_transmit.c

This example demonstrates the MCAN External Transmit function. External communication is done between two CAN nodes. The receiving node could be another MCU or a CAN bus analysis tool capable of Receiving/ACKnowledging transmitted frames. The transmit and receive pins of the MCAN module should be connected to a CAN Transceiver. Nominal Bit Rate of 500 kbps and Data bit rate of 1 Mbps is used. Standard Identifier (STD ID) 0x4 is transmitted with 64 data bytes. #defines that are not required for this test case have been commented out. However, they have been left in the code should the scope of this code be expanded to include Receive and FIFO functions.

If another C2000 MCU is used as the receiver, mcan\_ex4\_receive.c can be run on it for the receive function.

#### *Hardware Required*

- A C2000 board with CAN transceiver

#### *External Connections*

Both nodes should communicate through CAN FD capable transceivers.

- MCAN is on DEVICE\_GPIO\_PIN\_CANRXA (MCANRXA)
- and DEVICE\_GPIO\_PIN\_CANTXA (MCANTXA)

#### *Watch Variables*

- txMsg

#### **28.6.2.8 MCAN receive using Rx Buffer**

FILE: mcan\_ex10\_receive\_multiple\_buffers.c

This example demonstrates how to receive MCAN messages in multiple buffers, including the configuration and handling of the messages. Communication is done between at least two CAN nodes. The transmitting node could be another MCU or a CAN bus analysis tool capable of transmitting CAN FD frames. The transmit and receive pins of the MCAN module should be connected to a CAN transceiver. Nominal Bit Rate of 500 kbps & Data bit rate of 1 Mbps is used

Standard frames with message IDs 0x123, 0x124, 0x125, 0x126 are received. (For Extended frames, same procedure to be followed for configuration by adding Extended Message ID Filter Element(s))

#### *Hardware Required*

- A C2000 board with CAN transceiver

#### *External Connections*

Both nodes should communicate through CAN FD capable transceivers.

- MCAN is on DEVICE\_GPIO\_PIN\_CANRXA (MCANRXA)
- and DEVICE\_GPIO\_PIN\_CANTXA (MCANTXA)

#### *Watch Variables*

- rxMsg

#### **28.6.2.9 MCAN Internal Loopback with Interrupt**

FILE: mcan\_ex12\_receive\_priority.c

This example shows the MCAN Loopback functionality. The internal loopback mode is entered. The sent message should be received by the node. Use the last address of memory for Rx buffer. This example demonstrates the MCAN receive function for High Priority Messages. Messages with Message IDs from the range 0x1 to 0xB are received in Rx FIFO 1, while messages with Message IDs 0x3 and 0x9 are marked as High Priority by the receiving CAN node (frames in itself conform to CAN Protocol, Priority is only marked from the perspective of the receiving CAN Node), following which a separate interrupt is generated and the messages can be read.

#### **28.6.2.10 MCAN External Transmit using Tx Buffer**

FILE: mcan\_ex13\_transmit\_TxEventFIFO.c

This example demonstrates the usage of Tx Event FIFO. External communication is done between two CAN nodes. The receiving node could be another MCU or a CAN bus analysis tool capable of Receiving/ACKnowledging transmitted frames. The transmit and receive pins of the MCAN module should be connected to a CAN Transceiver. Nominal Bit Rate of 500 kbps and Data bit rate of 1 Mbps is used. Standard Identifier (STD ID) 0x4 is transmitted with 64 data bytes. Tx Event FIFOs store transmit status information from the Tx Buffer allowing the Tx Buffer to be overwritten based on the needs of the application Message Marker Bits are used to link Tx Event FIFO elements to the Tx Messages, while the Tx Timestamp denotes the counter value for when the message was transmitted.

If another C2000 MCU is used as the receiver, mcan\_ex4\_receive.c can be run on it for the receive function.

#### *Hardware Required*

- A C2000 board with CAN transceiver

### External Connections

Both nodes should communicate through CAN FD capable transceivers.

- MCAN is on DEVICE\_GPIO\_PIN\_CANRXA (MCANRXA)
- and DEVICE\_GPIO\_PIN\_CANTXA (MCANTXA)

### Watch Variables

- txMsg

#### 28.6.2.11 MCAN Internal Loopback with Interrupt

FILE: mcan\_ex15\_timestamp.c

This example demonstrates the MCAN Timestamping functionality. When the TRANSMIT define is selected, the CAN Controller acts as a Transmitter and sends data to the second CAN Controller connected externally. If TRANSMIT is not defined the CAN Controller acts as a Receiver and waits for message to be transmitted by the External CAN Controller.

### External Connections

- None.

### Watch Variables

- a\_txts - Array that stores Tx Timestamp values read from the Tx Event FIFO
- a\_rxts - Array that stores Rx Timestamp values read from Rx FIFO 1

## 28.7 MCAN Registers

This Section describes the MCAN Registers.

### 28.7.1 MCAN Base Address Table

**Table 28-17. MCAN Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
McanaSsRegs	<a href="#">MCANSS_REGS</a>	MCANASS_BASE	0x0005_9400	YES	-	-	YES
McanaRegs	<a href="#">MCAN_REGS</a>	MCANA_BASE	0x0005_9600	YES	-	-	YES
McanaErrorRegs	<a href="#">MCAN_ERROR_REGS</a>	MCANA_ERROR_BASE	0x0005_9800	YES	-	-	YES
McanbSsRegs	<a href="#">MCANSS_REGS</a>	MCANBSS_BASE	0x0005_B400	YES	-	-	YES
McanbRegs	<a href="#">MCAN_REGS</a>	MCANB_BASE	0x0005_B600	YES	-	-	YES
McanbErrorRegs	<a href="#">MCAN_ERROR_REGS</a>	MCANB_ERROR_BASE	0x0005_B800	YES	-	-	YES

## 28.7.2 MCANSS\_REGS Registers

Table 28-18 lists the memory-mapped registers for the MCANSS\_REGS registers. All register offset addresses not listed in Table 28-18 should be considered as reserved locations and the register contents should not be modified.

**Table 28-18. MCANSS\_REGS Registers**

Offset (x8)	Offset (x16)	Acronym	Register Name	Write Protection	Section
0h	0h	MCANSS_PID	MCAN Subsystem Revision Register		<a href="#">Go</a>
4h	2h	MCANSS_CTRL	MCAN Subsystem Control Register		<a href="#">Go</a>
8h	4h	MCANSS_STAT	MCAN Subsystem Status Register		<a href="#">Go</a>
Ch	6h	MCANSS_ICS	MCAN Subsystem Interrupt Clear Shadow Register		<a href="#">Go</a>
10h	8h	MCANSS_IRS	MCAN Subsystem Interrupt Raw Status Register		<a href="#">Go</a>
14h	Ah	MCANSS_IECS	MCAN Subsystem Interrupt Enable Clear Shadow Register		<a href="#">Go</a>
18h	Ch	MCANSS_IE	MCAN Subsystem Interrupt Enable Register		<a href="#">Go</a>
1Ch	Eh	MCANSS_IES	MCAN Subsystem Interrupt Enable Status		<a href="#">Go</a>
20h	10h	MCANSS_EOI	MCAN Subsystem End of Interrupt		<a href="#">Go</a>
24h	12h	MCANSS_EXT_TS_PRESCALE R	MCAN Subsystem External Timestamp Prescaler 0		<a href="#">Go</a>
28h	14h	MCANSS_EXT_TS_UNSERVICE D_INTR_CNTR	MCAN Subsystem External Timestamp Unserviced Interrupts Counter		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 28-19 shows the codes that are used for access types in this section.

**Table 28-19. MCANSS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 28.7.2.1 MCANSS\_PID Register (Offset (x8) = 0h, Offset (x16) = 0h) [Reset = 68E05101h]

MCANSS\_PID is shown in [Figure 28-25](#) and described in [Table 28-20](#).

Return to the [Summary Table](#).

MCAN Subsystem Revision Register

**Figure 28-25. MCANSS\_PID Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SCHEME		RESERVED			MODULE_ID										
R-1h		R-2h			R-8E0h										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				MAJOR			RESERVED		MINOR						
R-Ah				R-1h			R-0h		R-1h						

**Table 28-20. MCANSS\_PID Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	SCHEME	R	1h	PID Register Scheme Reset type: SYSRSn
29-28	RESERVED	R	2h	Reserved
27-16	MODULE_ID	R	8E0h	Module Identification Number Reset type: SYSRSn
15-11	RESERVED	R	Ah	Reserved
10-8	MAJOR	R	1h	Major Revision of the MCAN Subsystem Reset type: SYSRSn
7-6	RESERVED	R	0h	Reserved
5-0	MINOR	R	1h	Minor Revision of the MCAN Subsystem Reset type: SYSRSn

**28.7.2.2 MCANSS\_CTRL Register (Offset (x8) = 4h, Offset (x16) = 2h) [Reset = 0000008h]**

 MCANSS\_CTRL is shown in [Figure 28-26](#) and described in [Table 28-21](#).

 Return to the [Summary Table](#).

MCAN Subsystem Control Register

**Figure 28-26. MCANSS\_CTRL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	EXT_TS_CNTR _EN	AUTOWAKEUP	WAKEUPREQE N	DBGSUSP_FR EE	RESERVED		
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h	R-0h		

**Table 28-21. MCANSS\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-7	RESERVED	R	0h	Reserved
6	EXT_TS_CNTR_EN	R/W	0h	External Timestamp Counter Enable. 0 External timestamp counter disabled 1 External timestamp counter enabled Reset type: SYSRSn
5	AUTOWAKEUP	R/W	0h	Automatic Wakeup Enable. Enables the MCANSS to automatically clear the MCAN CCCR.INIT bit, fully waking the MCAN up, on an enabled wakeup request. 0 Disable the automatic write to CCCR.INIT 1 Enable the automatic write to CCCR.INIT Reset type: SYSRSn
4	WAKEUPREQEN	R/W	0h	Wakeup Request Enable. Enables the MCANSS to wakeup on CAN RXD activity. 0 Disable wakeup request 1 Enables wakeup request Reset type: SYSRSn
3	DBGSUSP_FREE	R/W	1h	Debug Suspend Free Bit. Enables debug suspend. 0 Disable debug suspend 1 Enable debug suspend Reset type: SYSRSn
2-0	RESERVED	R	0h	Reserved



### 28.7.2.3 MCANSS\_STAT Register (Offset (x8) = 8h, Offset (x16) = 4h) [Reset = 000000Xh]

MCANSS\_STAT is shown in [Figure 28-27](#) and described in [Table 28-22](#).

Return to the [Summary Table](#).

MCAN Subsystem Status Register

**Figure 28-27. MCANSS\_STAT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					ENABLE_FDO E	MEM_INIT_DO NE	RESET
R-0h					R-Xh	R-0h	R-0h

**Table 28-22. MCANSS\_STAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R	0h	Reserved
2	ENABLE_FDOE	R	Xh	Flexible Datarate Operation Enable. Determines whether CAN FD operation may be enabled via the MCAN core CCCR.FDOE bit (bit 8) or if only standard CAN operation is possible with this instance of the MCAN. 0 MCAN is only capable of standard CAN communication 1 MCAN may be configured to perform CAN FD communication Reset type: SYSRSn
1	MEM_INIT_DONE	R	0h	Memory Initialization Done. 0 Message RAM initialization is in progress 1 Message RAM is initialized for use Reset type: SYSRSn
0	RESET	R	0h	Soft Reset Status. 0 Not in reset 1 Reset is in progress Reset type: SYSRSn

### 28.7.2.4 MCANSS\_ICS Register (Offset (x8) = Ch, Offset (x16) = 6h) [Reset = 00000000h]

MCANSS\_ICS is shown in [Figure 28-28](#) and described in [Table 28-23](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Clear Shadow Register

**Figure 28-28. MCANSS\_ICS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EXT_TS_CNTR _OVFL
R-0h							R-0/W1C-0h

**Table 28-23. MCANSS\_ICS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EXT_TS_CNTR_OVFL	R-0/W1C	0h	External Timestamp Counter Overflow Interrupt Status Clear. Reads always return a 0. 0 Write of '0' has no effect 1 Write of '1' clears the MCANSS_IRS.EXT_TS_CNTR_OVFL bit Reset type: SYSRSn

### 28.7.2.5 MCANSS\_IRS Register (Offset (x8) = 10h, Offset (x16) = 8h) [Reset = 0000000h]

MCANSS\_IRS is shown in [Figure 28-29](#) and described in [Table 28-24](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Raw Satus Register

**Figure 28-29. MCANSS\_IRS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EXT_TS_CNTR _OVFL
R-0h							R/W1S-0h

**Table 28-24. MCANSS\_IRS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EXT_TS_CNTR_OVFL	R/W1S	0h	External Timestamp Counter Overflow Interrupt Status. This bit is set by HW or by a SW write of '1'. To clear, use the MCANSS_IC.S_EXT_TS_CNTR_OVFL bit. 0 External timestamp counter has not overflowed 1 External timestamp counter has overflowed When this bit is set to '1' by HW or SW, the MCANSS_EXT_TS_UNSERVICED_INTR_CNTR.EXT_TS_INTR_CNTR bit field will increment by 1. Reset type: SYSRSn

### 28.7.2.6 MCANSS\_IECS Register (Offset (x8) = 14h, Offset (x16) = Ah) [Reset = 0000000h]

MCANSS\_IECS is shown in [Figure 28-30](#) and described in [Table 28-25](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Enable Clear Shadow Register

**Figure 28-30. MCANSS\_IECS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EXT_TS_CNTR _OVFL
R-0h							R-0/W1C-0h

**Table 28-25. MCANSS\_IECS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EXT_TS_CNTR_OVFL	R-0/W1C	0h	External Timestamp Counter Overflow Interrupt Enable Clear. Reads always return a 0. 0 Write of '0' has no effect 1 Write of '1' clears the MCANSS_IES.EXT_TS_CNTR_OVFL bit Reset type: SYSRSn

### 28.7.2.7 MCANSS\_IE Register (Offset (x8) = 18h, Offset (x16) = Ch) [Reset = 0000000h]

MCANSS\_IE is shown in [Figure 28-31](#) and described in [Table 28-26](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Enable Register

**Figure 28-31. MCANSS\_IE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EXT_TS_CNTR _OVFL
R-0h							R/W1S-0h

**Table 28-26. MCANSS\_IE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EXT_TS_CNTR_OVFL	R/W1S	0h	External Timestamp Counter Overflow Interrupt Enable. A write of '0' has no effect. A write of '1' sets the MCANSS_IES.EXT_TS_CNTR_OVFL bit. Reset type: SYSRSn

### 28.7.2.8 MCANSS\_IES Register (Offset (x8) = 1Ch, Offset (x16) = Eh) [Reset = 00000000h]

MCANSS\_IES is shown in [Figure 28-32](#) and described in [Table 28-27](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Enable Status

**Figure 28-32. MCANSS\_IES Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EXT_TS_CNTR _OVFL
R-0h							R-0h

**Table 28-27. MCANSS\_IES Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EXT_TS_CNTR_OVFL	R	0h	External Timestamp Counter Overflow Interrupt Enable Status. To set, use the CANSS_IE.EXT_TS_CNTR_OVFL bit. To clear, use the MCANSS_IECS.EXT_TS_CNTR_OVFL bit. 0 External timestamp counter overflow interrupt is not enabled 1 External timestamp counter overflow interrupt is enabled Reset type: SYSRSn

### 28.7.2.9 MCANSS\_EOI Register (Offset (x8) = 20h, Offset (x16) = 10h) [Reset = 00000000h]

MCANSS\_EOI is shown in [Figure 28-33](#) and described in [Table 28-28](#).

Return to the [Summary Table](#).

MCAN Subsystem End of Interrupt

**Figure 28-33. MCANSS\_EOI Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														EOI																	
R-0h														R-0/W1S-0h																	

**Table 28-28. MCANSS\_EOI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	EOI	R-0/W1S	0h	End of Interrupt. A write to this register will clear the associated interrupt. If the unserviced interrupt counter is > 1, another interrupt is generated. 0x00 External TS Interrupt is cleared 0x01 MCAN[0] interrupt is cleared 0x02 MCAN[1] interrupt is cleared Other writes are ignored. Reset type: SYSRSn

### 28.7.2.10 MCANSS\_EXT\_TS\_PRESCALER Register (Offset (x8) = 24h, Offset (x16) = 12h) [Reset = 0000000h]

MCANSS\_EXT\_TS\_PRESCALER is shown in [Figure 28-34](#) and described in [Table 28-29](#).

Return to the [Summary Table](#).

MCAN Subsystem External Timestamp Prescaler 0

**Figure 28-34. MCANSS\_EXT\_TS\_PRESCALER Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								PRESCALER																							
R-0h								R/W-0h																							

**Table 28-29. MCANSS\_EXT\_TS\_PRESCALER Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	PRESCALER	R/W	0h	External Timestamp Prescaler Reload Value. The external timestamp count rate is the host (system) clock rate divided by this value, except in the case of 0. A zero value in this bit field will act identically to a value of 0x000001. Reset type: SYSRSn



### 28.7.2.11 MCANSS\_EXT\_TS\_UNSERVICED\_INTR\_CNTR Register (Offset (x8) = 28h, Offset (x16) = 14h) [Reset = 00000000h]

MCANSS\_EXT\_TS\_UNSERVICED\_INTR\_CNTR is shown in [Figure 28-35](#) and described in [Table 28-30](#).

Return to the [Summary Table](#).

MCAN Subsystem External Timestamp Unserviced Interrupts Counter

**Figure 28-35. MCANSS\_EXT\_TS\_UNSERVICED\_INTR\_CNTR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EXT_TS_INTR_CNTR			
R-0h				R-0h			

**Table 28-30. MCANSS\_EXT\_TS\_UNSERVICED\_INTR\_CNTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4-0	EXT_TS_INTR_CNTR	R	0h	External Timestamp Counter Unserviced Rollover Interrupts. If this value is > 1, an MCANSS_EOI write of '1' to bit 0 will issue another interrupt. The status of this bit field is affected by the MCANSS_IRS.EXT_TS_CNTR_OVFL bit field. Reset type: SYSRSn

### 28.7.3 MCAN\_REGS Registers

Table 28-31 lists the memory-mapped registers for the MCAN\_REGS registers. All register offset addresses not listed in Table 28-31 should be considered as reserved locations and the register contents should not be modified.

**Table 28-31. MCAN\_REGS Registers**

Offset (x8)	Offset (x16)	Acronym	Register Name	Write Protection	Section
0h	0h	MCAN_CREL	MCAN Core Release Register		<a href="#">Go</a>
4h	2h	MCAN_ENDN	MCAN Endian Register		<a href="#">Go</a>
Ch	6h	MCAN_DBTP	MCAN Data Bit Timing and Prescaler Register		<a href="#">Go</a>
10h	8h	MCAN_TEST	MCAN Test Register		<a href="#">Go</a>
14h	Ah	MCAN_RWD	MCAN RAM Watchdog		<a href="#">Go</a>
18h	Ch	MCAN_CCCR	MCAN CC Control Register		<a href="#">Go</a>
1Ch	Eh	MCAN_NBTP	MCAN Nominal Bit Timing and Prescaler Register		<a href="#">Go</a>
20h	10h	MCAN_TSCC	MCAN Timestamp Counter Configuration		<a href="#">Go</a>
24h	12h	MCAN_TSCV	MCAN Timestamp Counter Value		<a href="#">Go</a>
28h	14h	MCAN_TOCC	MCAN Timeout Counter Configuration		<a href="#">Go</a>
2Ch	16h	MCAN_TOCV	MCAN Timeout Counter Value		<a href="#">Go</a>
40h	20h	MCAN_ECR	MCAN Error Counter Register		<a href="#">Go</a>
44h	22h	MCAN_PSR	MCAN Protocol Status Register		<a href="#">Go</a>
48h	24h	MCAN_TDCR	MCAN Transmitter Delay Compensation Register		<a href="#">Go</a>
50h	28h	MCAN_IR	MCAN Interrupt Register		<a href="#">Go</a>
54h	2Ah	MCAN_IE	MCAN Interrupt Enable		<a href="#">Go</a>
58h	2Ch	MCAN_ILS	MCAN Interrupt Line Select		<a href="#">Go</a>
5Ch	2Eh	MCAN_ILE	MCAN Interrupt Line Enable		<a href="#">Go</a>
80h	40h	MCAN_GFC	MCAN Global Filter Configuration		<a href="#">Go</a>
84h	42h	MCAN_SIDFC	MCAN Standard ID Filter Configuration		<a href="#">Go</a>
88h	44h	MCAN_XIDFC	MCAN Extended ID Filter Configuration		<a href="#">Go</a>
90h	48h	MCAN_XIDAM	MCAN Extended ID and Mask		<a href="#">Go</a>
94h	4Ah	MCAN_HPMS	MCAN High Priority Message Status		<a href="#">Go</a>
98h	4Ch	MCAN_NDAT1	MCAN New Data 1		<a href="#">Go</a>
9Ch	4Eh	MCAN_NDAT2	MCAN New Data 2		<a href="#">Go</a>
A0h	50h	MCAN_RXF0C	MCAN Rx FIFO 0 Configuration		<a href="#">Go</a>
A4h	52h	MCAN_RXF0S	MCAN Rx FIFO 0 Status		<a href="#">Go</a>
A8h	54h	MCAN_RXF0A	MCAN Rx FIFO 0 Acknowledge		<a href="#">Go</a>
ACh	56h	MCAN_RXBC	MCAN Rx Buffer Configuration		<a href="#">Go</a>
B0h	58h	MCAN_RXF1C	MCAN Rx FIFO 1 Configuration		<a href="#">Go</a>
B4h	5Ah	MCAN_RXF1S	MCAN Rx FIFO 1 Status		<a href="#">Go</a>
B8h	5Ch	MCAN_RXF1A	MCAN Rx FIFO 1 Acknowledge		<a href="#">Go</a>
BCh	5Eh	MCAN_RXESC	MCAN Rx Buffer / FIFO Element Size Configuration		<a href="#">Go</a>
C0h	60h	MCAN_TXBC	MCAN Tx Buffer Configuration		<a href="#">Go</a>
C4h	62h	MCAN_TXFQS	MCAN Tx FIFO / Queue Status		<a href="#">Go</a>
C8h	64h	MCAN_TXESC	MCAN Tx Buffer Element Size Configuration		<a href="#">Go</a>
CCh	66h	MCAN_TXBRP	MCAN Tx Buffer Request Pending		<a href="#">Go</a>

**Table 28-31. MCAN\_REGS Registers (continued)**

Offset (x8)	Offset (x16)	Acronym	Register Name	Write Protection	Section
D0h	68h	MCAN_TXBAR	MCAN Tx Buffer Add Request		<a href="#">Go</a>
D4h	6Ah	MCAN_TXBCR	MCAN Tx Buffer Cancellation Request		<a href="#">Go</a>
D8h	6Ch	MCAN_TXBTO	MCAN Tx Buffer Transmission Occurred		<a href="#">Go</a>
DCh	6Eh	MCAN_TXBCF	MCAN Tx Buffer Cancellation Finished		<a href="#">Go</a>
E0h	70h	MCAN_TXBTIE	MCAN Tx Buffer Transmission Interrupt Enable		<a href="#">Go</a>
E4h	72h	MCAN_TXBCIE	MCAN Tx Buffer Cancellation Finished Interrupt Enable		<a href="#">Go</a>
F0h	78h	MCAN_TXEFC	MCAN Tx Event FIFO Configuration		<a href="#">Go</a>
F4h	7Ah	MCAN_TXEFS	MCAN Tx Event FIFO Status		<a href="#">Go</a>
F8h	7Ch	MCAN_TXEFA	MCAN Tx Event FIFO Acknowledge		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 28-32](#) shows the codes that are used for access types in this section.

**Table 28-32. MCAN\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
RC	R C	Read to Clear
RS	R S	Read to Set
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1SQ	W 1S Q	Write 1 to set Qualified. A condition must be met for this operation to occur.
WQ	W Q	Write Qualified. A condition must be met for this operation to occur.
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 28.7.3.1 MCAN\_CREL Register (Offset (x8) = 0h, Offset (x16) = 0h) [Reset = 32380608h]

MCAN\_CREL is shown in [Figure 28-36](#) and described in [Table 28-33](#).

Return to the [Summary Table](#).

MCAN Core Release Register

**Figure 28-36. MCAN\_CREL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
REL				STEP				SUBSTEP				YEAR			
R-3h				R-2h				R-3h				R-8h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MON								DAY							
R-6h								R-8h							

**Table 28-33. MCAN\_CREL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	REL	R	3h	Core Release. One digit, BCD-coded. Reset type: SYSRSn
27-24	STEP	R	2h	Step of Core Release. One digit, BCD-coded. Reset type: SYSRSn
23-20	SUBSTEP	R	3h	Sub-Step of Core Release. One digit, BCD-coded. Reset type: SYSRSn
19-16	YEAR	R	8h	Time Stamp Year. One digit, BCD-coded. Reset type: SYSRSn
15-8	MON	R	6h	Time Stamp Month. Two digits, BCD-coded. Reset type: SYSRSn
7-0	DAY	R	8h	Time Stamp Day. Two digits, BCD-coded. Reset type: SYSRSn

### 28.7.3.2 MCAN\_ENDN Register (Offset (x8) = 4h, Offset (x16) = 2h) [Reset = 87654321h]

MCAN\_ENDN is shown in [Figure 28-37](#) and described in [Table 28-34](#).

Return to the [Summary Table](#).

MCAN Endian Register

**Figure 28-37. MCAN\_ENDN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETV																															
R-87654321h																															

**Table 28-34. MCAN\_ENDN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ETV	R	87654321h	Endianess Test Value. Reading the constant value maintained in this register allows software to determine the endianness of the host CPU. Reset type: SYSRSn

### 28.7.3.3 MCAN\_DBTP Register (Offset (x8) = Ch, Offset (x16) = 6h) [Reset = 0000A33h]

MCAN\_DBTP is shown in [Figure 28-38](#) and described in [Table 28-35](#).

Return to the [Summary Table](#).

This register is only writable if bits CCCR.CCE and CCCR.INIT are set. The CAN bit time may be programmed in the range of 4 to 49 time quanta. The CAN time quantum may be programmed in the range of 1 to 32  $m\_can\_cclk$  periods.  $tq = (DBRP + 1) mtq$ .

DTSEG1 is the sum of Prop\_Seg and Phase\_Seg1. DTSEG2 is Phase\_Seg2.

Therefore the length of the bit time is (programmed values) [DTSEG1 + DTSEG2 + 3] tq or (functional values) [Sync\_Seg + Prop\_Seg + Phase\_Seg1 + Phase\_Seg2] tq.

The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.

**Figure 28-38. MCAN\_DBTP Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
TDC	RESERVED			DBRP			
R/WQ-0h	R-0h			R/WQ-0h			
15	14	13	12	11	10	9	8
RESERVED			DTSEG1				
R-0h			R/WQ-Ah				
7	6	5	4	3	2	1	0
DTSEG2			DSJW				
R/WQ-3h			R/WQ-3h				

**Table 28-35. MCAN\_DBTP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23	TDC	R/WQ	0h	Transmitter Delay Compensation 0 Transmitter Delay Compensation disabled 1 Transmitter Delay Compensation enabled +1107 Reset type: SYSRSn
22-21	RESERVED	R	0h	Reserved
20-16	DBRP	R/WQ	0h	Data Bit Rate Prescaler. The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Bit Rate Prescaler are 0 to 31. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-13	RESERVED	R	0h	Reserved
12-8	DTSEG1	R/WQ	Ah	Data Time Segment Before Sample Point. Valid values are 0 to 31. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

**Table 28-35. MCAN\_DBTP Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-4	DTSEG2	R/WQ	3h	Data Time Segment After Sample Point. Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
3-0	DSJW	R/WQ	3h	Data Resynchronization Jump Width. Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 28.7.3.4 MCAN\_TEST Register (Offset (x8) = 10h, Offset (x16) = 8h) [Reset = 00000X0h]

MCAN\_TEST is shown in [Figure 28-39](#) and described in [Table 28-36](#).

Return to the [Summary Table](#).

Write access to the Test Register has to be enabled by setting bit CCCR.TEST to '1'. All Test Register functions are set to their reset values when bit CCCR.TEST is reset.

Loop Back Mode and software control of the internal CAN TX pin are hardware test modes. Programming of TX != '00' may disturb the message transfer on the CAN bus.

**Figure 28-39. MCAN\_TEST Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RX	TX		LBCK	RESERVED			
R-Xh	R/WQ-0h		R/WQ-0h	R-0h			

**Table 28-36. MCAN\_TEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7	RX	R	Xh	Receive Pin. Monitors the actual value of the CAN receive pin. 0 The CAN bus is dominant (CAN RX pin = '0') 1 The CAN bus is recessive (CAN RX pin = '1') Reset type: SYSRSn
6-5	TX	R/WQ	0h	Control of Transmit Pin 00 CAN TX pin controlled by the CAN Core, updated at the end of the CAN bit time 01 Sample Point can be monitored at CAN TX pin 10 Dominant ('0') level at CAN TX pin 11 Recessive ('1') at CAN TX pin Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
4	LBCK	R/WQ	0h	Loop Back Mode 0 Reset value, Loop Back Mode is disabled 1 Loop Back Mode is enabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
3-0	RESERVED	R	0h	Reserved



### 28.7.3.5 MCAN\_RWD Register (Offset (x8) = 14h, Offset (x16) = Ah) [Reset = 0000000h]

MCAN\_RWD is shown in [Figure 28-40](#) and described in [Table 28-37](#).

Return to the [Summary Table](#).

MCAN RAM Watchdog

**Figure 28-40. MCAN\_RWD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																WDV						WDC									
R-0h																R-0h						R/WQ-0h									

**Table 28-37. MCAN\_RWD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-8	WDV	R	0h	Watchdog Value. Actual Message RAM Watchdog Counter Value. The RAM Watchdog monitors the READY output of the Message RAM. A Message RAM access via the MCAN's Generic Controller Interface starts the Message RAM Watchdog Counter with the value configured by the WDC field. The counter is reloaded with WDC when the Message RAM signals successful completion by activating its READY output. In case there is no response from the Message RAM until the counter has counted down to zero, the counter stops and interrupt flag MCAN_IR.WDI is set. The RAM Watchdog Counter is clocked by the host (system) clock. Reset type: SYSRSn
7-0	WDC	R/WQ	0h	Watchdog Configuration. Start value of the Message RAM Watchdog Counter. With the reset value of '00' the counter is disabled. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 28.7.3.6 MCAN\_CCCR Register (Offset (x8) = 18h, Offset (x16) = Ch) [Reset = 0000001h]

MCAN\_CCCR is shown in [Figure 28-41](#) and described in [Table 28-38](#).

Return to the [Summary Table](#).

MCAN CC Control Register

**Figure 28-41. MCAN\_CCCR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
NISO	TXP	EFBI	PXHD	RESERVED		BRSE	FDOE
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R-0h		R/WQ-0h	R/WQ-0h
7	6	5	4	3	2	1	0
TEST	DAR	MON	CSR	CSA	ASM	CCE	INIT
R/W1SQ-0h	R/WQ-0h	R/W1SQ-0h	R/W-0h	R-0h	R/W1SQ-0h	R/WQ-0h	R/W-1h

**Table 28-38. MCAN\_CCCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	NISO	R/WQ	0h	Non ISO Operation. If this bit is set, the MCAN uses the CAN FD frame format as specified by the Bosch CAN FD Specification V1.0. 0 CAN FD frame format according to ISO 11898-1:2015 1 CAN FD frame format according to Bosch CAN FD Specification V1.0 Reset type: SYSRSn
14	TXP	R/WQ	0h	Transmit Pause. If this bit is set, the MCAN pauses for two CAN bit times before starting the next transmission after itself has successfully transmitted a frame. 0 Transmit pause disabled 1 Transmit pause enabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
13	EFBI	R/WQ	0h	Edge Filtering during Bus Integration 0 Edge filtering disabled 1 Two consecutive dominant tq required to detect an edge for hard synchronization Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
12	PXHD	R/WQ	0h	Protocol Exception Handling Disable 0 Protocol exception handling enabled 1 Protocol exception handling disabled Note: When protocol exception handling is disabled, the MCAN will transmit an error frame when it detects a protocol exception condition. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
11-10	RESERVED	R	0h	Reserved

**Table 28-38. MCAN\_CCCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	BRSE	R/WQ	0h	Bit Rate Switch Enable 0 Bit rate switching for transmissions disabled 1 Bit rate switching for transmissions enabled Note: When CAN FD operation is disabled FDOE = '0', BRSE is not evaluated. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
8	FDOE	R/WQ	0h	Flexible Datarate Operation Enable 0 FD operation disabled 1 FD operation enabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
7	TEST	R/W1SQ	0h	Test Mode Enable 0 Normal operation, register TEST holds reset values 1 Test Mode, write access to register TEST enabled Qualified Write 1 to Set is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
6	DAR	R/WQ	0h	Disable Automatic Retransmission 0 Automatic retransmission of messages not transmitted successfully enabled 1 Automatic retransmission disabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
5	MON	R/W1SQ	0h	Bus Monitoring Mode. Bit MON can only be set by SW when both CCE and INIT are set to '1'. The bit can be reset by SW at any time. 0 Bus Monitoring Mode is disabled 1 Bus Monitoring Mode is enabled Qualified Write 1 to Set is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
4	CSR	R/W	0h	Clock Stop Request 0 No clock stop is requested 1 Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pending transfer requests have been completed and the CAN bus reached idle. Reset type: SYSRSn
3	CSA	R	0h	Clock Stop Acknowledge 0 No clock stop acknowledged 1 MCAN may be set in power down by stopping the Host and CAN clocks Reset type: SYSRSn
2	ASM	R/W1SQ	0h	Restricted Operation Mode. Bit ASM can only be set by SW when both CCE and INIT are set to '1'. The bit can be reset by SW at any time. 0 Normal CAN operation 1 Restricted Operation Mode active Qualified Write 1 to Set is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

**Table 28-38. MCAN\_CCCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CCE	R/WQ	0h	Configuration Change Enable 0 The CPU has no write access to the protected configuration registers 1 The CPU has write access to the protected configuration registers (while CCCR.INIT = '1') Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
0	INIT	R/W	1h	Initialization 0 Normal Operation 1 Initialization is started Note: Due to the synchronization mechanism between the two clock domains, there may be a delay until the value written to INIT can be read back. Therefore the programmer has to assure that the previous value written to INIT has been accepted by reading INIT before setting INIT to a new value. Reset type: SYSRSn

### 28.7.3.7 MCAN\_NBTP Register (Offset (x8) = 1Ch, Offset (x16) = Eh) [Reset = 06000A03h]

MCAN\_NBTP is shown in [Figure 28-42](#) and described in [Table 28-39](#).

Return to the [Summary Table](#).

This register is only writable if bits CCCR.CCE and CCCR.INIT are set. The CAN bit time may be programmed in the range of 4 to 385 time quanta. The CAN time quantum may be programmed in the range of 1 to 512  $m\_can\_clk$  periods.  $tq = (NBRP + 1) mtq$ .

NTSEG1 is the sum of Prop\_Seg and Phase\_Seg1. NTSEG2 is Phase\_Seg2.

Therefore the length of the bit time is (programmed values)  $[NTSEG1 + NTSEG2 + 3] tq$  or (functional values)  $[Sync\_Seg + Prop\_Seg + Phase\_Seg1 + Phase\_Seg2] tq$ .

The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.

Note: With a CAN clock of 8 MHz, the reset value of 0x06000A03 configures the MCAN for a bit rate of 500 kBit/s.

**Figure 28-42. MCAN\_NBTP Register**

31	30	29	28	27	26	25	24
NSJW							NBRP
R/WQ-3h							R/WQ-0h
23	22	21	20	19	18	17	16
NBRP							
R/WQ-0h							
15	14	13	12	11	10	9	8
NTSEG1							
R/WQ-Ah							
7	6	5	4	3	2	1	0
RESERVED	NTSEG2						
R-0h	R/WQ-3h						

**Table 28-39. MCAN\_NBTP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-25	NSJW	R/WQ	3h	Nominal (Re)Synchronization Jump Width. Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
24-16	NBRP	R/WQ	0h	Nominal Bit Rate Prescaler. The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Bit Rate Prescaler are 0 to 511. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-8	NTSEG1	R/WQ	Ah	Nominal Time Segment Before Sample Point. Valid values are 1 to 255. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved

**Table 28-39. MCAN\_NBTP Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6-0	NTSEG2	R/WQ	3h	Nominal Time Segment After Sample Point. Valid values are 1 to 127. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 28.7.3.8 MCAN\_TSCC Register (Offset (x8) = 20h, Offset (x16) = 10h) [Reset = 0000000h]

MCAN\_TSCC is shown in [Figure 28-43](#) and described in [Table 28-40](#).

Return to the [Summary Table](#).

MCAN Timestamp Counter Configuration

**Figure 28-43. MCAN\_TSCC Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED												TCP			
R-0h												R/WQ-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													TSS		
R-0h													R/WQ-0h		

**Table 28-40. MCAN\_TSCC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-16	TCP	R/WQ	0h	Timestamp Counter Prescaler. Configures the timestamp and timeout counters time unit in multiples of CAN bit times. Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Note: With CAN FD an external counter is required for timestamp generation (TSS = '10'). Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-2	RESERVED	R	0h	Reserved
1-0	TSS	R/WQ	0h	Timestamp Select 00 Timestamp counter value always 0x0000 01 Timestamp counter value incremented according to TCP 10 External timestamp counter value used 11 Same as '00' Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 28.7.3.9 MCAN\_TSCV Register (Offset (x8) = 24h, Offset (x16) = 12h) [Reset = 00000000h]

MCAN\_TSCV is shown in [Figure 28-44](#) and described in [Table 28-41](#).

Return to the [Summary Table](#).

MCAN Timestamp Counter Value

**Figure 28-44. MCAN\_TSCV Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																TSC															
R-0h																R/W-0h															

**Table 28-41. MCAN\_TSCV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	TSC	R/W	0h	Timestamp Counter. The internal/external Timestamp Counter value is captured on start of frame (both Rx and Tx). When TSCC.TSS = '01', the Timestamp Counter is incremented in multiples of CAN bit times, [1...16], depending on the configuration of TSCC.TCP. A wrap around sets interrupt flag IR.TSW. Write access resets the counter to zero. When TSCC.TSS = '10', TSC reflects the External Timestamp Counter value, and a write access has no impact. Note: A 'wrap around' is a change of the Timestamp Counter value from non-zero to zero not caused by write access to MCAN_TSCV. Reset type: SYSRSn



### 28.7.3.10 MCAN\_TOCC Register (Offset (x8) = 28h, Offset (x16) = 14h) [Reset = FFFF0000h]

MCAN\_TOCC is shown in [Figure 28-45](#) and described in [Table 28-42](#).

Return to the [Summary Table](#).

MCAN Timeout Counter Configuration

**Figure 28-45. MCAN\_TOCC Register**

31	30	29	28	27	26	25	24
TOP							
R/WQ-FFFFh							
23	22	21	20	19	18	17	16
TOP							
R/WQ-FFFFh							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					TOS		ETOC
R-0h					R/WQ-0h		R/WQ-0h

**Table 28-42. MCAN\_TOCC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	TOP	R/WQ	FFFFh	Timeout Period. Start value of the Timeout Counter (down-counter). Configures the Timeout Period. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-3	RESERVED	R	0h	Reserved
2-1	TOS	R/WQ	0h	Timeout Select. When operating in Continuous mode, a write to TOCV presets the counter to the value configured by TOCC.TOP and continues down-counting. When the Timeout Counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by TOCC.TOP. Down-counting is started when the first FIFO element is stored. 00 Continuous operation 01 Timeout controlled by Tx Event FIFO 10 Timeout controlled by Rx FIFO 0 11 Timeout controlled by Rx FIFO 1 Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
0	ETOC	R/WQ	0h	Enable Timeout Counter 0 Timeout Counter disabled 1 Timeout Counter enabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 28.7.3.11 MCAN\_TOCV Register (Offset (x8) = 2Ch, Offset (x16) = 16h) [Reset = 0000FFFFh]

MCAN\_TOCV is shown in [Figure 28-46](#) and described in [Table 28-43](#).

Return to the [Summary Table](#).

MCAN Timeout Counter Value

**Figure 28-46. MCAN\_TOCV Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																TOC															
R-0h																R/W-FFFFh															

**Table 28-43. MCAN\_TOCV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	TOC	R/W	FFFFh	Timeout Counter. The Timeout Counter is decremented in multiples of CAN bit times, [1...16], depending on the configuration of TSCC.TCP. When decremented to zero, interrupt flag IR.TOO is set and the Timeout Counter is stopped. Start and reset/restart conditions are configured via TOCC.TOS. Reset type: SYSRSn

### 28.7.3.12 MCAN\_ECR Register (Offset (x8) = 40h, Offset (x16) = 20h) [Reset = 00000000h]

MCAN\_ECR is shown in [Figure 28-47](#) and described in [Table 28-44](#).

Return to the [Summary Table](#).

MCAN Error Counter Register

**Figure 28-47. MCAN\_ECR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED								CEL							
R-0h								RC-0h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RP	REC						TEC								
R-0h				R-0h				R-0h							

**Table 28-44. MCAN\_ECR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	CEL	RC	0h	CAN Error Logging. The counter is incremented each time when a CAN protocol error causes the Transmit Error Counter or the Receive Error Counter to be incremented. It is reset by read access to CEL. The counter stops at 0xFF the next increment of TEC or REC sets interrupt flag IR.ELO. Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented. Reset type: SYSRSn
15	RP	R	0h	Receive Error Passive 0 The Receive Error Counter is below the error passive level of 128 1 The Receive Error Counter has reached the error passive level of 128 Reset type: SYSRSn
14-8	REC	R	0h	Receive Error Counter. Actual state of the Receive Error Counter, values between 0 and 127. Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented. Reset type: SYSRSn
7-0	TEC	R	0h	Transmit Error Counter. Actual state of the Transmit Error Counter, values between 0 and 255. Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented. Reset type: SYSRSn

**28.7.3.13 MCAN\_PSR Register (Offset (x8) = 44h, Offset (x16) = 22h) [Reset = 00000707h]**

 MCAN\_PSR is shown in [Figure 28-48](#) and described in [Table 28-45](#).

 Return to the [Summary Table](#).

MCAN Protocol Status Register

**Figure 28-48. MCAN\_PSR Register**

31	30	29	28	27	26	25	24	
RESERVED								
R-0h								
23	22	21	20	19	18	17	16	
RESERVED							TDCV	
R-0h				R-0h				
15	14	13	12	11	10	9	8	
RESERVED	PXE	RFDF	RBRS	RESI	DLEC			
R-0h	RC-0h	RC-0h	RC-0h	RC-0h	RS-7h			
7	6	5	4	3	2	1	0	
BO	EW	EP	ACT		LEC			
R-0h	R-0h	R-0h	R-0h		RS-7h			

**Table 28-45. MCAN\_PSR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22-16	TDCV	R	0h	Transmitter Delay Compensation Value. Position of the secondary sample point, defined by the sum of the measured delay from the internal CAN TX signal to the internal CAN RX signal and TDCR.TDCO. The SSP position is, in the data phase, the number of mtq between the start of the transmitted bit and the secondary sample point. Valid values are 0 to 127 mtq. Reset type: SYSRSn
15	RESERVED	R	0h	Reserved
14	PXE	RC	0h	Protocol Exception Event 0 No protocol exception event occurred since last read access 1 Protocol exception event occurred Reset type: SYSRSn
13	RFDF	RC	0h	Received a CAN FD Message. This bit is set independent of acceptance filtering. 0 Since this bit was reset by the CPU, no CAN FD message has been received 1 Message in CAN FD format with FDF flag set has been received Reset type: SYSRSn
12	RBRS	RC	0h	BRS Flag of Last Received CAN FD Message. This bit is set together with RFDF, independent of acceptance filtering. 0 Last received CAN FD message did not have its BRS flag set 1 Last received CAN FD message had its BRS flag set Reset type: SYSRSn
11	RESI	RC	0h	ESI Flag of Last Received CAN FD Message. This bit is set together with RFDF, independent of acceptance filtering. 0 Last received CAN FD message did not have its ESI flag set 1 Last received CAN FD message had its ESI flag set Reset type: SYSRSn

**Table 28-45. MCAN\_PSR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10-8	DLEC	RS	7h	Data Phase Last Error Code. Type of last error that occurred in the data phase of a CAN FD format frame with its BRS flag set. Coding is the same as for LEC. This field will be cleared to zero when a CAN FD format frame with its BRS flag set has been transferred (reception or transmission) without error. Reset type: SYSRSn
7	BO	R	0h	Bus_Off Status 0 The M_CAN is not Bus_Off 1 The M_CAN is in Bus_Off state Reset type: SYSRSn
6	EW	R	0h	Warning Status 0 Both error counters are below the Error_Warning limit of 96 1 At least one of error counter has reached the Error_Warning limit of 96 Reset type: SYSRSn
5	EP	R	0h	Error Passive 0 The M_CAN is in the Error_Active state. It normally takes part in bus communication and sends an active error flag when an error has been detected 1 The M_CAN is in the Error_Passive state Reset type: SYSRSn
4-3	ACT	R	0h	Node Activity. Monitors the module's CAN communication state. 00 Synchronizing - node is synchronizing on CAN communication 01 Idle - node is neither receiver nor transmitter 10 Receiver - node is operating as receiver 11 Transmitter - node is operating as transmitter Note: ACT is set to '00' by a Protocol Exception Event. Reset type: SYSRSn

**Table 28-45. MCAN\_PSR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	LEC	RS	7h	<p>Last Error Code. The LEC indicates the type of the last error to occur on the CAN bus. This field will be cleared to '0' when a message has been transferred (reception or transmission) without error.</p> <p>0 No Error: No error occurred since LEC has been reset by successful reception or transmission.</p> <p>1 Stuff Error: More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.</p> <p>2 Form Error: A fixed format part of a received frame has the wrong format.</p> <p>3 AckError: The message transmitted by the MCAN was not acknowledged by another node.</p> <p>4 Bit1Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant.</p> <p>5 Bit0Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value '0'), but the monitored bus value was recessive. During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the CPU to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed).</p> <p>6 CRCErr: The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match with the CRC calculated from the received data.</p> <p>7 NoChange: Any read access to the Protocol Status Register re-initializes the LEC to '7'. When the LEC shows the value '7', no CAN bus event was detected since the last CPU read access to the Protocol Status Register.</p> <p>Note: When a frame in CAN FD format has reached the data phase with BRS flag set, the next CAN event (error or valid frame) will be shown in DLEC instead of LEC. An error in a fixed stuff bit of a CAN FD CRC sequence will be shown as a Form Error, not Stuff Error.</p> <p>Note: The Bus_Off recovery sequence (see ISO 11898-1:2015) cannot be shortened by setting or resetting CCCR.INIT. If the device goes Bus_Off, it will set CCCR.INIT of its own accord, stopping all bus activities. Once CCCR.INIT has been cleared by the CPU, the device will then wait for 129 occurrences of Bus Idle (129 * 11 consecutive recessive bits) before resuming normal operation. At the end of the Bus_Off recovery sequence, the Error Management Counters will be reset. During the waiting time after the resetting of CCCR.INIT, each time a sequence of 11 recessive bits has been monitored, a Bit0Error code is written to PSR.LEC, enabling the CPU to readily check up whether the CAN bus is stuck at dominant or continuously disturbed and to monitor the Bus_Off recovery sequence. ECR.REC is used to count these sequences.</p> <p>Reset type: SYSRSn</p>

### 28.7.3.14 MCAN\_TDCR Register (Offset (x8) = 48h, Offset (x16) = 24h) [Reset = 0000000h]

MCAN\_TDCR is shown in [Figure 28-49](#) and described in [Table 28-46](#).

Return to the [Summary Table](#).

MCAN Transmitter Delay Compensation Register

**Figure 28-49. MCAN\_TDCR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED	TDCO						
R-0h	R/WQ-0h						
7	6	5	4	3	2	1	0
RESERVED	TDCF						
R-0h	R/WQ-0h						

**Table 28-46. MCAN\_TDCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RESERVED	R	0h	Reserved
14-8	TDCO	R/WQ	0h	Transmitter Delay Compensation Offset. Offset value defining the distance between the measured delay from the internal CAN TX signal to the internal CAN RX signal and the secondary sample point. Valid values are 0 to 127 mtq. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6-0	TDCF	R/WQ	0h	Transmitter Delay Compensation Filter Window Length. Defines the minimum value for the SSP position, dominant edges on the internal CAN RX signal that would result in an earlier SSP position are ignored for transmitter delay measurement. The feature is enabled when TDCF is configured to a value greater than TDCO. Valid values are 0 to 127 mtq. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 28.7.3.15 MCAN\_IR Register (Offset (x8) = 50h, Offset (x16) = 28h) [Reset = 8000000h]

MCAN\_IR is shown in [Figure 28-50](#) and described in [Table 28-47](#).

Return to the [Summary Table](#).

The flags are set when one of the listed conditions is detected (edge-sensitive). The flags remain set until the Host clears them. A flag is cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. A hard reset will clear the register. The configuration of IE controls whether an interrupt is generated. The configuration of ILS controls on which interrupt line an interrupt is signalled.

**Figure 28-50. MCAN\_IR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	ARA	PED	PEA	WDI	BO	EW
R-1h	R-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
23	22	21	20	19	18	17	16
EP	ELO	BEU	RESERVED	DRX	TOO	MRAF	TSW
R/W1C-0h	R/W1C-0h	R/W1C-0h	R-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
15	14	13	12	11	10	9	8
TEFL	TEFF	TEFW	TEFN	TFE	TCF	TC	HPM
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
7	6	5	4	3	2	1	0
RF1L	RF1F	RF1W	RF1N	RF0L	RF0F	RF0W	RF0N
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

**Table 28-47. MCAN\_IR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	1h	Reserved
30	RESERVED	R	0h	Reserved
29	ARA	R/W1C	0h	Access to Reserved Address 0 No access to reserved address occurred 1 Access to reserved address occurred Reset type: SYSRSn
28	PED	R/W1C	0h	Protocol Error in Data Phase (Data Bit Time is used) 0 No protocol error in data phase 1 Protocol error in data phase detected (PSR.DLEC != 0,7) Reset type: SYSRSn
27	PEA	R/W1C	0h	Protocol Error in Arbitration Phase (Nominal Bit Time is used) 0 No protocol error in arbitration phase 1 Protocol error in arbitration phase detected (PSR.LEC != 0,7) Reset type: SYSRSn
26	WDI	R/W1C	0h	Watchdog Interrupt 0 No Message RAM Watchdog event occurred 1 Message RAM Watchdog event due to missing READY Reset type: SYSRSn
25	BO	R/W1C	0h	Bus_Off Status 0 Bus_Off status unchanged 1 Bus_Off status changed Reset type: SYSRSn
24	EW	R/W1C	0h	Warning Status 0 Error_Warning status unchanged 1 Error_Warning status changed Reset type: SYSRSn



**Table 28-47. MCAN\_IR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23	EP	R/W1C	0h	Error Passive 0 Error_Passive status unchanged 1 Error_Passive status changed Reset type: SYSRSn
22	ELO	R/W1C	0h	Error Logging Overflow 0 CAN Error Logging Counter did not overflow 1 Overflow of CAN Error Logging Counter occurred Reset type: SYSRSn
21	BEU	R/W1C	0h	Bit Error Uncorrected. Message RAM bit error detected, uncorrected. This bit is set when a double bit error is detected by the ECC aggregator attached to the Message RAM. An uncorrected Message RAM bit error sets CCCR.INIT to '1'. This is done to avoid transmission of corrupted data. 0 No bit error detected when reading from Message RAM 1 Bit error detected, uncorrected (e.g. parity logic) Reset type: SYSRSn
20	RESERVED	R	0h	Reserved
19	DRX	R/W1C	0h	Message Stored to Dedicated Rx Buffer. The flag is set whenever a received message has been stored into a dedicated Rx Buffer. 0 No Rx Buffer updated 1 At least one received message stored into an Rx Buffer Reset type: SYSRSn
18	TOO	R/W1C	0h	Timeout Occurred 0 No timeout 1 Timeout reached Reset type: SYSRSn
17	MRAF	R/W1C	0h	Message RAM Access Failure. The flag is set, when the Rx Handler: - has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message storage is aborted and the Rx Handler starts processing of the following message. - was not able to write a message to the Message RAM. In this case message storage is aborted. In both cases the FIFO put index is not updated resp. the New Data flag for a dedicated Rx Buffer is not set, a partly stored message is overwritten when the next message is stored to this location. The flag is also set when the Tx Handler was not able to read a message from the Message RAM in time. In this case message transmission is aborted. In case of a Tx Handler access failure the MCAN is switched into Restricted Operation Mode. To leave Restricted Operation Mode, the Host CPU has to reset CCCR.ASM. 0 No Message RAM access failure occurred 1 Message RAM access failure occurred Reset type: SYSRSn
16	TSW	R/W1C	0h	Timestamp Wraparound 0 No timestamp counter wrap-around 1 Timestamp counter wrapped around Reset type: SYSRSn
15	TEFL	R/W1C	0h	Tx Event FIFO Element Lost 0 No Tx Event FIFO element lost 1 Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero Reset type: SYSRSn
14	TEFF	R/W1C	0h	Tx Event FIFO Full 0 Tx Event FIFO not full 1 Tx Event FIFO full Reset type: SYSRSn

**Table 28-47. MCAN\_IR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	TEFW	R/W1C	0h	Tx Event FIFO Watermark Reached 0 Tx Event FIFO fill level below watermark 1 Tx Event FIFO fill level reached watermark Reset type: SYSRSn
12	TEFN	R/W1C	0h	Tx Event FIFO New Entry 0 Tx Event FIFO unchanged 1 Tx Handler wrote Tx Event FIFO element Reset type: SYSRSn
11	TFE	R/W1C	0h	Tx FIFO Empty 0 Tx FIFO non-empty 1 Tx FIFO empty Reset type: SYSRSn
10	TCF	R/W1C	0h	Transmission Cancellation Finished 0 No transmission cancellation finished 1 Transmission cancellation finished Reset type: SYSRSn
9	TC	R/W1C	0h	Transmission Completed 0 No transmission completed 1 Transmission completed Reset type: SYSRSn
8	HPM	R/W1C	0h	High Priority Message 0 No high priority message received 1 High priority message received Reset type: SYSRSn
7	RF1L	R/W1C	0h	Rx FIFO 1 Message Lost 0 No Rx FIFO 1 message lost 1 Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero Reset type: SYSRSn
6	RF1F	R/W1C	0h	Rx FIFO 1 Full 0 Rx FIFO 1 not full 1 Rx FIFO 1 full Reset type: SYSRSn
5	RF1W	R/W1C	0h	Rx FIFO 1 Watermark Reached 0 Rx FIFO 1 fill level below watermark 1 Rx FIFO 1 fill level reached watermark Reset type: SYSRSn
4	RF1N	R/W1C	0h	Rx FIFO 1 New Message 0 No new message written to Rx FIFO 1 1 New message written to Rx FIFO 1 Reset type: SYSRSn
3	RF0L	R/W1C	0h	Rx FIFO 0 Message Lost 0 No Rx FIFO 0 message lost 1 Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero Reset type: SYSRSn
2	RF0F	R/W1C	0h	Rx FIFO 0 Full 0 Rx FIFO 0 not full 1 Rx FIFO 0 full Reset type: SYSRSn
1	RF0W	R/W1C	0h	Rx FIFO 0 Watermark Reached 0 Rx FIFO 0 fill level below watermark 1 Rx FIFO 0 fill level reached watermark Reset type: SYSRSn

**Table 28-47. MCAN\_IR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RF0N	R/W1C	0h	Rx FIFO 0 New Message 0 No new message written to Rx FIFO 0 1 New message written to Rx FIFO 0 Reset type: SYSRSn

**28.7.3.16 MCAN\_IE Register (Offset (x8) = 54h, Offset (x16) = 2Ah) [Reset = 0000000h]**

 MCAN\_IE is shown in [Figure 28-51](#) and described in [Table 28-48](#).

 Return to the [Summary Table](#).

MCAN Interrupt Enable

**Figure 28-51. MCAN\_IE Register**

31	30	29	28	27	26	25	24
RESERVED		ARAE	PEDE	PEAE	WDIE	BOE	EWE
R-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
EPE	ELOE	BEUE	BECE	DRXE	TOOE	MRAFE	TSWE
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
TEFLE	TEFFE	TEFWE	TEFNE	TFEE	TCFE	TCE	HPME
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RF1LE	RF1FE	RF1WE	RF1NE	RF0LE	RF0FE	RF0WE	RF0NE
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 28-48. MCAN\_IE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R	0h	Reserved
29	ARAE	R/W	0h	Access to Reserved Address Enable Reset type: SYSRSn
28	PEDE	R/W	0h	Protocol Error in Data Phase Enable Reset type: SYSRSn
27	PEAE	R/W	0h	Protocol Error in Arbitration Phase Enable Reset type: SYSRSn
26	WDIE	R/W	0h	Watchdog Interrupt Enable Reset type: SYSRSn
25	BOE	R/W	0h	Bus_Off Status Enable Reset type: SYSRSn
24	EWE	R/W	0h	Warning Status Enable Reset type: SYSRSn
23	EPE	R/W	0h	Error Passive Enable Reset type: SYSRSn
22	ELOE	R/W	0h	Error Logging Overflow Enable Reset type: SYSRSn
21	BEUE	R/W	0h	Bit Error Uncorrected Enable Reset type: SYSRSn
20	BECE	R/W	0h	Bit Error Corrected Enable A separate interrupt line reserved for corrected bit errors is provided via the MCAN_ERROR_REGS. It advised for the user to use these registers and leave this bit cleared to '0'. Reset type: SYSRSn
19	DRXE	R/W	0h	Message Stored to Dedicated Rx Buffer Enable Reset type: SYSRSn
18	TOOE	R/W	0h	Timeout Occurred Enable Reset type: SYSRSn

**Table 28-48. MCAN\_IE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	MRAFE	R/W	0h	Message RAM Access Failure Enable Reset type: SYSRSn
16	TSWE	R/W	0h	Timestamp Wraparound Enable Reset type: SYSRSn
15	TEFLE	R/W	0h	Tx Event FIFO Element Lost Enable Reset type: SYSRSn
14	TEFFE	R/W	0h	Tx Event FIFO Full Enable Reset type: SYSRSn
13	TEFWE	R/W	0h	Tx Event FIFO Watermark Reached Enable Reset type: SYSRSn
12	TEFNE	R/W	0h	Tx Event FIFO New Entry Enable Reset type: SYSRSn
11	TFEE	R/W	0h	Tx FIFO Empty Enable Reset type: SYSRSn
10	TCFE	R/W	0h	Transmission Cancellation Finished Enable Reset type: SYSRSn
9	TCE	R/W	0h	Transmission Completed Enable Reset type: SYSRSn
8	HPME	R/W	0h	High Priority Message Enable Reset type: SYSRSn
7	RF1LE	R/W	0h	Rx FIFO 1 Message Lost Enable Reset type: SYSRSn
6	RF1FE	R/W	0h	Rx FIFO 1 Full Enable Reset type: SYSRSn
5	RF1WE	R/W	0h	Rx FIFO 1 Watermark Reached Enable Reset type: SYSRSn
4	RF1NE	R/W	0h	Rx FIFO 1 New Message Enable Reset type: SYSRSn
3	RF0LE	R/W	0h	Rx FIFO 0 Message Lost Enable Reset type: SYSRSn
2	RF0FE	R/W	0h	Rx FIFO 0 Full Enable Reset type: SYSRSn
1	RF0WE	R/W	0h	Rx FIFO 0 Watermark Reached Enable Reset type: SYSRSn
0	RF0NE	R/W	0h	Rx FIFO 0 New Message Enable Reset type: SYSRSn

### 28.7.3.17 MCAN\_ILS Register (Offset (x8) = 58h, Offset (x16) = 2Ch) [Reset = 0000000h]

MCAN\_ILS is shown in [Figure 28-52](#) and described in [Table 28-49](#).

Return to the [Summary Table](#).

The Interrupt Line Select register assigns an interrupt generated by a specific interrupt flag from the Interrupt Register to one of the two module interrupt lines. For interrupt generation the respective interrupt line has to be enabled via ILE.EINT0 and ILE.EINT1.

**Figure 28-52. MCAN\_ILS Register**

31	30	29	28	27	26	25	24
RESERVED		ARAL	PEDL	PEAL	WDIL	BOL	EWL
R-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
EPL	ELOL	BEUL	BECL	DRXL	TOOL	MRAFL	TSWL
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
TEFLL	TEFFL	TEFWL	TEFNL	TFEL	TCFL	TCL	HPML
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RF1LL	RF1FL	RF1WL	RF1NL	RF0LL	RF0FL	RF0WL	RF0NL
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 28-49. MCAN\_ILS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R	0h	Reserved
29	ARAL	R/W	0h	Access to Reserved Address Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
28	PEDL	R/W	0h	Protocol Error in Data Phase Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
27	PEAL	R/W	0h	Protocol Error in Arbitration Phase Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
26	WDIL	R/W	0h	Watchdog Interrupt Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
25	BOL	R/W	0h	Bus_Off Status Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
24	EWL	R/W	0h	Warning Status Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
23	EPL	R/W	0h	Error Passive Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn

**Table 28-49. MCAN\_ILS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	ELOL	R/W	0h	Error Logging Overflow Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
21	BEUL	R/W	0h	Bit Error Uncorrected Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
20	BECL	R/W	0h	Bit Error Corrected Line A separate interrupt line reserved for corrected bit errors is provided via the MCAN_ERROR_REGS. It is advised for the user to use these registers and leave the MCAN_IE.BECE bit cleared to '0' (disabled), thereby relegating this bit to not applicable. Reset type: SYSRSn
19	DRXL	R/W	0h	Message Stored to Dedicated Rx Buffer Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
18	TOOL	R/W	0h	Timeout Occurred Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
17	MRAFL	R/W	0h	Message RAM Access Failure Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
16	TSWL	R/W	0h	Timestamp Wraparound Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
15	TEFLL	R/W	0h	Tx Event FIFO Element Lost Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
14	TEFFL	R/W	0h	Tx Event FIFO Full Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
13	TEFWL	R/W	0h	Tx Event FIFO Watermark Reached Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
12	TEFNL	R/W	0h	Tx Event FIFO New Entry Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
11	TFEL	R/W	0h	Tx FIFO Empty Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
10	TCFL	R/W	0h	Transmission Cancellation Finished Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn

**Table 28-49. MCAN\_ILS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	TCL	R/W	0h	Transmission Completed Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
8	HPML	R/W	0h	High Priority Message Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
7	RF1LL	R/W	0h	Rx FIFO 1 Message Lost Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
6	RF1FL	R/W	0h	Rx FIFO 1 Full Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
5	RF1WL	R/W	0h	Rx FIFO 1 Watermark Reached Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
4	RF1NL	R/W	0h	Rx FIFO 1 New Message Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
3	RF0LL	R/W	0h	Rx FIFO 0 Message Lost Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
2	RF0FL	R/W	0h	Rx FIFO 0 Full Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
1	RF0WL	R/W	0h	Rx FIFO 0 Watermark Reached Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
0	RF0NL	R/W	0h	Rx FIFO 0 New Message Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn



**28.7.3.18 MCAN\_ILE Register (Offset (x8) = 5Ch, Offset (x16) = 2Eh) [Reset = 0000000h]**

 MCAN\_ILE is shown in [Figure 28-53](#) and described in [Table 28-50](#).

 Return to the [Summary Table](#).

MCAN Interrupt Line Enable

**Figure 28-53. MCAN\_ILE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						EINT1	EINT0
R-0h						R/W-0h	R/W-0h

**Table 28-50. MCAN\_ILE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	EINT1	R/W	0h	Enable Interrupt Line 1 0 Interrupt Line 1 is disabled 1 Interrupt Line 1 is enabled Reset type: SYSRSn
0	EINT0	R/W	0h	Enable Interrupt Line 0 0 Interrupt Line 0 is disabled 1 Interrupt Line 0 is enabled Reset type: SYSRSn

**28.7.3.19 MCAN\_GFC Register (Offset (x8) = 80h, Offset (x16) = 40h) [Reset = 00000000h]**

 MCAN\_GFC is shown in [Figure 28-54](#) and described in [Table 28-51](#).

 Return to the [Summary Table](#).

MCAN Global Filter Configuration

**Figure 28-54. MCAN\_GFC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		ANFS		ANFE		RRFS	RRFE
R-0h		R/WQ-0h		R/WQ-0h		R/WQ-0h	R/WQ-0h

**Table 28-51. MCAN\_GFC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5-4	ANFS	R/WQ	0h	Accept Non-matching Frames Standard. Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated. 00 Accept in Rx FIFO 0 01 Accept in Rx FIFO 1 10 Reject 11 Reject Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
3-2	ANFE	R/WQ	0h	Accept Non-matching Frames Extended. Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated. 00 Accept in Rx FIFO 0 01 Accept in Rx FIFO 1 10 Reject 11 Reject Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
1	RRFS	R/WQ	0h	Reject Remote Frames Standard 0 Filter remote frames with 11-bit standard IDs 1 Reject all remote frames with 11-bit standard IDs Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
0	RRFE	R/WQ	0h	Reject Remote Frames Extended 0 Filter remote frames with 29-bit extended IDs 1 Reject all remote frames with 29-bit extended IDs Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

**28.7.3.20 MCAN\_SIDFC Register (Offset (x8) = 84h, Offset (x16) = 42h) [Reset = 0000000h]**

 MCAN\_SIDFC is shown in [Figure 28-55](#) and described in [Table 28-52](#).

 Return to the [Summary Table](#).

MCAN Standard ID Filter Configuration

**Figure 28-55. MCAN\_SIDFC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
LSS							
R/WQ-0h							
15	14	13	12	11	10	9	8
FLSSA							
R/WQ-0h							
7	6	5	4	3	2	1	0
FLSSA						RESERVED	
R/WQ-0h						R-0h	

**Table 28-52. MCAN\_SIDFC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	LSS	R/WQ	0h	List Size Standard 0 No standard Message ID filter 1-128 Number of standard Message ID filter elements >128 Values greater than 128 are interpreted as 128 Reset type: SYSRSn
15-2	FLSSA	R/WQ	0h	Filter List Standard Start Address. Start address of standard Message ID filter list (32-bit word address). Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved

### 28.7.3.21 MCAN\_XIDFC Register (Offset (x8) = 88h, Offset (x16) = 44h) [Reset = 0000000h]

MCAN\_XIDFC is shown in [Figure 28-56](#) and described in [Table 28-53](#).

Return to the [Summary Table](#).

MCAN Extended ID Filter Configuration

**Figure 28-56. MCAN\_XIDFC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED	LSE						
R-0h				R/WQ-0h			
15	14	13	12	11	10	9	8
FLESA							
R/WQ-0h							
7	6	5	4	3	2	1	0
FLESA						RESERVED	
R/WQ-0h						R-0h	

**Table 28-53. MCAN\_XIDFC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22-16	LSE	R/WQ	0h	List Size Extended 0 No extended Message ID filter 1-64 Number of extended Message ID filter elements >64 Values greater than 64 are interpreted as 64 Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-2	FLESA	R/WQ	0h	Filter List Extended Start Address. Start address of extended Message ID filter list (32-bit word address). Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved

**28.7.3.22 MCAN\_XIDAM Register (Offset (x8) = 90h, Offset (x16) = 48h) [Reset = 1FFFFFFFh]**

 MCAN\_XIDAM is shown in [Figure 28-57](#) and described in [Table 28-54](#).

 Return to the [Summary Table](#).

MCAN Extended ID and Mask

**Figure 28-57. MCAN\_XIDAM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED			EIDM												
R-0h			R/WQ-1FFFFFFFh												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EIDM															
R/WQ-1FFFFFFFh															

**Table 28-54. MCAN\_XIDAM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-29	RESERVED	R	0h	Reserved
28-0	EIDM	R/WQ	1FFFFFFFh	Extended ID Mask. For acceptance filtering of extended frames the Extended ID AND Mask is ANDed with the Message ID of a received frame. Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to one the mask is not active. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 28.7.3.23 MCAN\_HPMS Register (Offset (x8) = 94h, Offset (x16) = 4Ah) [Reset = 0000000h]

MCAN\_HPMS is shown in [Figure 28-58](#) and described in [Table 28-55](#).

Return to the [Summary Table](#).

This register is updated every time a Message ID filter element configured to generate a priority event matches. This can be used to monitor the status of incoming high priority messages and to enable fast access to these messages.

**Figure 28-58. MCAN\_HPMS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
FLST				FIDX			
R-0h				R-0h			
7	6	5	4	3	2	1	0
MSI			BIDX				
R-0h			R-0h				

**Table 28-55. MCAN\_HPMS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	FLST	R	0h	Filter List. Indicates the filter list of the matching filter element. 0 Standard Filter List 1 Extended Filter List Reset type: SYSRSn
14-8	FIDX	R	0h	Filter Index. Index of matching filter element. Range is 0 to SIDFC.LSS - 1 resp. XIDFC.LSE - 1. Reset type: SYSRSn
7-6	MSI	R	0h	Message Storage Indicator 00 No FIFO selected 01 FIFO message lost 10 Message stored in FIFO 0 11 Message stored in FIFO 1 Reset type: SYSRSn
5-0	BIDX	R	0h	Buffer Index. Index of Rx FIFO element to which the message was stored. Only valid when MSI[1] = '1'. Reset type: SYSRSn

### 28.7.3.24 MCAN\_NDAT1 Register (Offset (x8) = 98h, Offset (x16) = 4Ch) [Reset = 0000000h]

MCAN\_NDAT1 is shown in [Figure 28-59](#) and described in [Table 28-56](#).

Return to the [Summary Table](#).

MCAN New Data 1

**Figure 28-59. MCAN\_NDAT1 Register**

31	30	29	28	27	26	25	24
ND31	ND30	ND29	ND28	ND27	ND26	ND25	ND24
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
23	22	21	20	19	18	17	16
ND23	ND22	ND21	ND20	ND19	ND18	ND17	ND16
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
15	14	13	12	11	10	9	8
ND15	ND14	ND13	ND12	ND11	ND10	ND9	ND8
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
7	6	5	4	3	2	1	0
ND7	ND6	ND5	ND4	ND3	ND2	ND1	ND0
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

**Table 28-56. MCAN\_NDAT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	ND31	R/W1C	0h	New Data RX Buffer 31 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
30	ND30	R/W1C	0h	New Data RX Buffer 30 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
29	ND29	R/W1C	0h	New Data RX Buffer 29 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
28	ND28	R/W1C	0h	New Data RX Buffer 28 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
27	ND27	R/W1C	0h	New Data RX Buffer 27 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
26	ND26	R/W1C	0h	New Data RX Buffer 26 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
25	ND25	R/W1C	0h	New Data RX Buffer 25 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn

**Table 28-56. MCAN\_NDAT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24	ND24	R/W1C	0h	New Data RX Buffer 24 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
23	ND23	R/W1C	0h	New Data RX Buffer 23 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
22	ND22	R/W1C	0h	New Data RX Buffer 22 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
21	ND21	R/W1C	0h	New Data RX Buffer 21 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
20	ND20	R/W1C	0h	New Data RX Buffer 20 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
19	ND19	R/W1C	0h	New Data RX Buffer 19 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
18	ND18	R/W1C	0h	New Data RX Buffer 18 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
17	ND17	R/W1C	0h	New Data RX Buffer 17 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
16	ND16	R/W1C	0h	New Data RX Buffer 16 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
15	ND15	R/W1C	0h	New Data RX Buffer 15 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
14	ND14	R/W1C	0h	New Data RX Buffer 14 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
13	ND13	R/W1C	0h	New Data RX Buffer 13 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
12	ND12	R/W1C	0h	New Data RX Buffer 12 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
11	ND11	R/W1C	0h	New Data RX Buffer 11 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn



**Table 28-56. MCAN\_NDAT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	ND10	R/W1C	0h	New Data RX Buffer 10 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
9	ND9	R/W1C	0h	New Data RX Buffer 9 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
8	ND8	R/W1C	0h	New Data RX Buffer 8 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
7	ND7	R/W1C	0h	New Data RX Buffer 7 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
6	ND6	R/W1C	0h	New Data RX Buffer 6 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
5	ND5	R/W1C	0h	New Data RX Buffer 5 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
4	ND4	R/W1C	0h	New Data RX Buffer 4 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
3	ND3	R/W1C	0h	New Data RX Buffer 3 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
2	ND2	R/W1C	0h	New Data RX Buffer 2 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
1	ND1	R/W1C	0h	New Data RX Buffer 1 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
0	ND0	R/W1C	0h	New Data RX Buffer 0 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn

### 28.7.3.25 MCAN\_NDAT2 Register (Offset (x8) = 9Ch, Offset (x16) = 4Eh) [Reset = 0000000h]

MCAN\_NDAT2 is shown in [Figure 28-60](#) and described in [Table 28-57](#).

Return to the [Summary Table](#).

MCAN New Data 2

**Figure 28-60. MCAN\_NDAT2 Register**

31	30	29	28	27	26	25	24
ND63	ND62	ND61	ND60	ND59	ND58	ND57	ND56
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
23	22	21	20	19	18	17	16
ND55	ND54	ND53	ND52	ND51	ND50	ND49	ND48
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
15	14	13	12	11	10	9	8
ND47	ND46	ND45	ND44	ND43	ND42	ND41	ND40
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
7	6	5	4	3	2	1	0
ND39	ND38	ND37	ND36	ND35	ND34	ND33	ND32
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

**Table 28-57. MCAN\_NDAT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	ND63	R/W1C	0h	New Data RX Buffer 63 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
30	ND62	R/W1C	0h	New Data RX Buffer 62 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
29	ND61	R/W1C	0h	New Data RX Buffer 61 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
28	ND60	R/W1C	0h	New Data RX Buffer 60 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
27	ND59	R/W1C	0h	New Data RX Buffer 59 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
26	ND58	R/W1C	0h	New Data RX Buffer 58 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
25	ND57	R/W1C	0h	New Data RX Buffer 57 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn

**Table 28-57. MCAN\_NDAT2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24	ND56	R/W1C	0h	New Data RX Buffer 56 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
23	ND55	R/W1C	0h	New Data RX Buffer 55 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
22	ND54	R/W1C	0h	New Data RX Buffer 54 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
21	ND53	R/W1C	0h	New Data RX Buffer 53 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
20	ND52	R/W1C	0h	New Data RX Buffer 52 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
19	ND51	R/W1C	0h	New Data RX Buffer 51 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
18	ND50	R/W1C	0h	New Data RX Buffer 50 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
17	ND49	R/W1C	0h	New Data RX Buffer 49 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
16	ND48	R/W1C	0h	New Data RX Buffer 48 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
15	ND47	R/W1C	0h	New Data RX Buffer 47 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
14	ND46	R/W1C	0h	New Data RX Buffer 46 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
13	ND45	R/W1C	0h	New Data RX Buffer 45 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
12	ND44	R/W1C	0h	New Data RX Buffer 44 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
11	ND43	R/W1C	0h	New Data RX Buffer 43 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn

**Table 28-57. MCAN\_NDAT2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	ND42	R/W1C	0h	New Data RX Buffer 42 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
9	ND41	R/W1C	0h	New Data RX Buffer 41 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
8	ND40	R/W1C	0h	New Data RX Buffer 40 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
7	ND39	R/W1C	0h	New Data RX Buffer 39 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
6	ND38	R/W1C	0h	New Data RX Buffer 38 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
5	ND37	R/W1C	0h	New Data RX Buffer 37 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
4	ND36	R/W1C	0h	New Data RX Buffer 36 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
3	ND35	R/W1C	0h	New Data RX Buffer 35 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
2	ND34	R/W1C	0h	New Data RX Buffer 34 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
1	ND33	R/W1C	0h	New Data RX Buffer 33 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
0	ND32	R/W1C	0h	New Data RX Buffer 32 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn

### 28.7.3.26 MCAN\_RXF0C Register (Offset (x8) = A0h, Offset (x16) = 50h) [Reset = 00000000h]

MCAN\_RXF0C is shown in [Figure 28-61](#) and described in [Table 28-58](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 0 Configuration

**Figure 28-61. MCAN\_RXF0C Register**

31	30	29	28	27	26	25	24
F0OM		F0WM					
R/WQ-0h		R/WQ-0h					
23	22	21	20	19	18	17	16
RESERVED		F0S					
R-0h		R/WQ-0h					
15	14	13	12	11	10	9	8
F0SA							
R/WQ-0h							
7	6	5	4	3	2	1	0
F0SA						RESERVED	
R/WQ-0h						R-0h	

**Table 28-58. MCAN\_RXF0C Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	F0OM	R/WQ	0h	FIFO 0 Operation Mode. FIFO 0 can be operated in blocking or in overwrite mode. 0 FIFO 0 blocking mode 1 FIFO 0 overwrite mode Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
30-24	F0WM	R/WQ	0h	Rx FIFO 0 Watermark 0 Watermark interrupt disabled 1-64 Level for Rx FIFO 0 watermark interrupt (IR.RF0W) >64 Watermark interrupt disabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
23	RESERVED	R	0h	Reserved
22-16	F0S	R/WQ	0h	Rx FIFO 0 Size. The Rx FIFO 0 elements are indexed from 0 to F0S-1. 0 No Rx FIFO 0 1-64 Number of Rx FIFO 0 elements >64 Values greater than 64 are interpreted as 64 Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-2	F0SA	R/WQ	0h	Rx FIFO 0 Start Address. Start address of Rx FIFO 0 in Message RAM (32-bit word address). Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved

**28.7.3.27 MCAN\_RXF0S Register (Offset (x8) = A4h, Offset (x16) = 52h) [Reset = 0000000h]**

 MCAN\_RXF0S is shown in [Figure 28-62](#) and described in [Table 28-59](#).

 Return to the [Summary Table](#).

MCAN Rx FIFO 0 Status

**Figure 28-62. MCAN\_RXF0S Register**

31	30	29	28	27	26	25	24
RESERVED						RF0L	F0F
R-0h						R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED				F0PI			
R-0h				R-0h			
15	14	13	12	11	10	9	8
RESERVED				F0GI			
R-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED				F0FL			
R-0h				R-0h			

**Table 28-59. MCAN\_RXF0S Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	RF0L	R	0h	Rx FIFO 0 Message Lost. This bit is a copy of interrupt flag IR.RF0L. When IR.RF0L is reset, this bit is also reset. 0 No Rx FIFO 0 message lost 1 Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero Note: Overwriting the oldest message when RXF0C.FOOM = '1' will not set this flag. Reset type: SYSRSn
24	F0F	R	0h	Rx FIFO 0 Full 0 Rx FIFO 0 not full 1 Rx FIFO 0 full Reset type: SYSRSn
23-22	RESERVED	R	0h	Reserved
21-16	F0PI	R	0h	Rx FIFO 0 Put Index. Rx FIFO 0 write index pointer, range 0 to 63. Reset type: SYSRSn
15-14	RESERVED	R	0h	Reserved
13-8	F0GI	R	0h	Rx FIFO 0 Get Index. Rx FIFO 0 read index pointer, range 0 to 63. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6-0	F0FL	R	0h	Rx FIFO 0 Fill Level. Number of elements stored in Rx FIFO 0, range 0 to 64. Reset type: SYSRSn

**28.7.3.28 MCAN\_RXF0A Register (Offset (x8) = A8h, Offset (x16) = 54h) [Reset = 00000000h]**

 MCAN\_RXF0A is shown in [Figure 28-63](#) and described in [Table 28-60](#).

 Return to the [Summary Table](#).

MCAN Rx FIFO 0 Acknowledge

**Figure 28-63. MCAN\_RXF0A Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																										F0AI					
R-0h																										R/W-0h					

**Table 28-60. MCAN\_RXF0A Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5-0	F0AI	R/W	0h	Rx FIFO 0 Acknowledge Index. After the Host has read a message or a sequence of messages from Rx FIFO 0 it has to write the buffer index of the last element read from Rx FIFO 0 to F0AI. This will set the Rx FIFO 0 Get Index RXF0S.F0GI to F0AI + 1 and update the FIFO 0 Fill Level RXF0S.F0FL. Reset type: SYSRSn

**28.7.3.29 MCAN\_RXBC Register (Offset (x8) = ACh, Offset (x16) = 56h) [Reset = 0000000h]**

 MCAN\_RXBC is shown in [Figure 28-64](#) and described in [Table 28-61](#).

 Return to the [Summary Table](#).

MCAN Rx Buffer Configuration

**Figure 28-64. MCAN\_RXBC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RBSA							
R/WQ-0h							
7	6	5	4	3	2	1	0
RBSA						RESERVED	
R/WQ-0h						R-0h	

**Table 28-61. MCAN\_RXBC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-2	RBSA	R/WQ	0h	Rx Buffer Start Address. Configures the start address of the Rx Buffers section in the Message RAM (32-bit word address). +I466 Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved



### 28.7.3.30 MCAN\_RXF1C Register (Offset (x8) = B0h, Offset (x16) = 58h) [Reset = 0000000h]

MCAN\_RXF1C is shown in [Figure 28-65](#) and described in [Table 28-62](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 1 Configuration

**Figure 28-65. MCAN\_RXF1C Register**

31	30	29	28	27	26	25	24
F1OM				F1WM			
R/WQ-0h				R/WQ-0h			
23	22	21	20	19	18	17	16
RESERVED				F1S			
R-0h				R/WQ-0h			
15	14	13	12	11	10	9	8
F1SA							
R/WQ-0h							
7	6	5	4	3	2	1	0
F1SA						RESERVED	
R/WQ-0h						R-0h	

**Table 28-62. MCAN\_RXF1C Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	F1OM	R/WQ	0h	FIFO 1 Operation Mode. FIFO 1 can be operated in blocking or in overwrite mode. 0 FIFO 1 blocking mode 1 FIFO 1 overwrite mode Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
30-24	F1WM	R/WQ	0h	Rx FIFO 1 Watermark 0 Watermark interrupt disabled 1-64 Level for Rx FIFO 1 watermark interrupt (IR.RF1W) >64 Watermark interrupt disabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
23	RESERVED	R	0h	Reserved
22-16	F1S	R/WQ	0h	Rx FIFO 1 Size. The Rx FIFO 1 elements are indexed from 0 to F1S - 1. 0 No Rx FIFO 1 1-64 Number of Rx FIFO 1 elements >64 Values greater than 64 are interpreted as 64 Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-2	F1SA	R/WQ	0h	Rx FIFO 1 Start Address Start address of Rx FIFO 1 in Message RAM (32-bit word address). Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved

### 28.7.3.31 MCAN\_RXF1S Register (Offset (x8) = B4h, Offset (x16) = 5Ah) [Reset = 0000000h]

MCAN\_RXF1S is shown in [Figure 28-66](#) and described in [Table 28-63](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 1 Status

**Figure 28-66. MCAN\_RXF1S Register**

31	30	29	28	27	26	25	24
DMS		RESERVED				RF1L	F1F
R-0h		R-0h				R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED		F1PI					
R-0h		R-0h					
15	14	13	12	11	10	9	8
RESERVED		F1GI					
R-0h		R-0h					
7	6	5	4	3	2	1	0
RESERVED		F1FL					
R-0h		R-0h					

**Table 28-63. MCAN\_RXF1S Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	DMS	R	0h	Debug Message Status 00 Idle state, wait for reception of debug messages, DMA request is cleared 01 Debug message A received 10 Debug messages A, B received 11 Debug messages A, B, C received, DMA request is set Reset type: SYSRSn
29-26	RESERVED	R	0h	Reserved
25	RF1L	R	0h	Rx FIFO 1 Message Lost. This bit is a copy of interrupt flag IR.RF1L. When IR.RF1L is reset, this bit is also reset. 0 No Rx FIFO 1 message lost 1 Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero Note: Overwriting the oldest message when RXF1C.F1OM = '1' will not set this flag. Reset type: SYSRSn
24	F1F	R	0h	Rx FIFO 1 Full 0 Rx FIFO 1 not full 1 Rx FIFO 1 full Reset type: SYSRSn
23-22	RESERVED	R	0h	Reserved
21-16	F1PI	R	0h	Rx FIFO 1 Put Index. Rx FIFO 1 write index pointer, range 0 to 63. Reset type: SYSRSn
15-14	RESERVED	R	0h	Reserved
13-8	F1GI	R	0h	Rx FIFO 1 Get Index. Rx FIFO 1 read index pointer, range 0 to 63. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6-0	F1FL	R	0h	Rx FIFO 1 Fill Level. Number of elements stored in Rx FIFO 1, range 0 to 64. Reset type: SYSRSn

**28.7.3.32 MCAN\_RXF1A Register (Offset (x8) = B8h, Offset (x16) = 5Ch) [Reset = 0000000h]**

 MCAN\_RXF1A is shown in [Figure 28-67](#) and described in [Table 28-64](#).

 Return to the [Summary Table](#).

MCAN Rx FIFO 1 Acknowledge

**Figure 28-67. MCAN\_RXF1A Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																										F1AI					
R-0h																										R/W-0h					

**Table 28-64. MCAN\_RXF1A Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5-0	F1AI	R/W	0h	Rx FIFO 1 Acknowledge Index. After the Host has read a message or a sequence of messages from Rx FIFO 1 it has to write the buffer index of the last element read from Rx FIFO 1 to F1AI. This will set the Rx FIFO 1 Get Index RXF1S.F1GI to F1AI + 1 and update the FIFO 1 Fill Level RXF1S.F1FL. Reset type: SYSRSn

### 28.7.3.33 MCAN\_RXESC Register (Offset (x8) = BCh, Offset (x16) = 5Eh) [Reset = 0000000h]

MCAN\_RXESC is shown in [Figure 28-68](#) and described in [Table 28-65](#).

Return to the [Summary Table](#).

Configures the number of data bytes belonging to an Rx Buffer / Rx FIFO element. Data field sizes >8 bytes are intended for CAN FD operation only.

**Figure 28-68. MCAN\_RXESC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED					RBDS		
R-0h					R/WQ-0h		
7	6	5	4	3	2	1	0
RESERVED	F1DS			RESERVED	F0DS		
R-0h	R/WQ-0h			R-0h	R/WQ-0h		

**Table 28-65. MCAN\_RXESC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-11	RESERVED	R	0h	Reserved
10-8	RBDS	R/WQ	0h	Rx Buffer Data Field Size 000 8 byte data field 001 12 byte data field 010 16 byte data field 011 20 byte data field 100 24 byte data field 101 32 byte data field 110 48 byte data field 111 64 byte data field Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO element. The rest of the frame's data field is ignored. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved

**Table 28-65. MCAN\_RXESC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6-4	F1DS	R/WQ	0h	<p>Rx FIFO 1 Data Field Size</p> <p>000 8 byte data field  001 12 byte data field  010 16 byte data field  011 20 byte data field  100 24 byte data field  101 32 byte data field  110 48 byte data field  111 64 byte data field</p> <p>Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO element. The rest of the frame's data field is ignored.</p> <p>Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'.</p> <p>Reset type: SYSRSn</p>
3	RESERVED	R	0h	Reserved
2-0	F0DS	R/WQ	0h	<p>Rx FIFO 0 Data Field Size</p> <p>000 8 byte data field  001 12 byte data field  010 16 byte data field  011 20 byte data field  100 24 byte data field  101 32 byte data field  110 48 byte data field  111 64 byte data field</p> <p>Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO element. The rest of the frame's data field is ignored.</p> <p>Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'.</p> <p>Reset type: SYSRSn</p>

### 28.7.3.34 MCAN\_TXBC Register (Offset (x8) = C0h, Offset (x16) = 60h) [Reset = 0000000h]

MCAN\_TXBC is shown in [Figure 28-69](#) and described in [Table 28-66](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Configuration

**Figure 28-69. MCAN\_TXBC Register**

31	30	29	28	27	26	25	24
RESERVED	TFQM	TFQS					
R-0h	R/WQ-0h	R/WQ-0h					
23	22	21	20	19	18	17	16
RESERVED		NDTB					
R-0h		R/WQ-0h					
15	14	13	12	11	10	9	8
TBSA							
R/WQ-0h							
7	6	5	4	3	2	1	0
TBSA						RESERVED	
R/WQ-0h						R-0h	

**Table 28-66. MCAN\_TXBC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30	TFQM	R/WQ	0h	Tx FIFO/Queue Mode 0 Tx FIFO operation 1 Tx Queue operation Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
29-24	TFQS	R/WQ	0h	Transmit FIFO/Queue Size 0 No Tx FIFO/Queue 1-32 Number of Tx Buffers used for Tx FIFO/Queue >32 Values greater than 32 are interpreted as 32 Note: Be aware that the sum of TFQS and NDTB may be not greater than 32. There is no check for erroneous configurations. The Tx Buffers section in the Message RAM starts with the dedicated Tx Buffers. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
23-22	RESERVED	R	0h	Reserved
21-16	NDTB	R/WQ	0h	Number of Dedicated Transmit Buffers 0 No Dedicated Tx Buffers 1-32 Number of Dedicated Tx Buffers >32 Values greater than 32 are interpreted as 32 Note: Be aware that the sum of TFQS and NDTB may be not greater than 32. There is no check for erroneous configurations. The Tx Buffers section in the Message RAM starts with the dedicated Tx Buffers. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

**Table 28-66. MCAN\_TXBC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15-2	TBSA	R/WQ	0h	Tx Buffers Start Address. Start address of Tx Buffers section in Message RAM (32-bit word address). Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved

### 28.7.3.35 MCAN\_TXFQS Register (Offset (x8) = C4h, Offset (x16) = 62h) [Reset = 0000000h]

MCAN\_TXFQS is shown in [Figure 28-70](#) and described in [Table 28-67](#).

Return to the [Summary Table](#).

The Tx FIFO/Queue status is related to the pending Tx requests listed in register TXBRP. Therefore the effect of Add/Cancellation requests may be delayed due to a running Tx scan (TXBRP not yet updated).

**Figure 28-70. MCAN\_TXFQS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED		TFQF				TFQP	
R-0h		R-0h				R-0h	
15	14	13	12	11	10	9	8
RESERVED				TFGI			
R-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED					TFFL		
R-0h					R-0h		

**Table 28-67. MCAN\_TXFQS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21	TFQF	R	0h	Tx FIFO/Queue Full 0 Tx FIFO/Queue not full 1 Tx FIFO/Queue full Reset type: SYSRSn
20-16	TFQP	R	0h	Tx FIFO/Queue Put Index. Tx FIFO/Queue write index pointer, range 0 to 31. Note: In case of mixed configurations where dedicated Tx Buffers are combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the number of the Tx Buffer starting with the first dedicated Tx Buffers. Example: For a configuration of 12 dedicated Tx Buffers and a Tx FIFO of 20 Buffers a Put Index of 15 points to the fourth buffer of the Tx FIFO. Reset type: SYSRSn
15-13	RESERVED	R	0h	Reserved
12-8	TFGI	R	0h	Tx FIFO Get Index. Tx FIFO read index pointer, range 0 to 31. Read as zero when Tx Queue operation is configured (TXBC.TFQM = '1'). Note: In case of mixed configurations where dedicated Tx Buffers are combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the number of the Tx Buffer starting with the first dedicated Tx Buffers. Example: For a configuration of 12 dedicated Tx Buffers and a Tx FIFO of 20 Buffers a Put Index of 15 points to the fourth buffer of the Tx FIFO. Reset type: SYSRSn
7-6	RESERVED	R	0h	Reserved
5-0	TFFL	R	0h	Tx FIFO Free Level. Number of consecutive free Tx FIFO elements starting from TFGI, range 0 to 32. Read as zero when Tx Queue operation is configured (TXBC.TFQM = '1'). Reset type: SYSRSn



### 28.7.3.36 MCAN\_TXESC Register (Offset (x8) = C8h, Offset (x16) = 64h) [Reset = 0000000h]

MCAN\_TXESC is shown in [Figure 28-71](#) and described in [Table 28-68](#).

Return to the [Summary Table](#).

Configures the number of data bytes belonging to a Tx Buffer element. Data field sizes > 8 bytes are intended for CAN FD operation only.

**Figure 28-71. MCAN\_TXESC Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													TBDS		
R-0h													R/WQ-0h		

**Table 28-68. MCAN\_TXESC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R	0h	Reserved
2-0	TBDS	R/WQ	0h	Tx Buffer Data Field Size 000 8 byte data field 001 12 byte data field 010 16 byte data field 011 20 byte data field 100 24 byte data field 101 32 byte data field 110 48 byte data field 111 64 byte data field Note: In case the data length code DLC of a Tx Buffer element is configured to a value higher than the Tx Buffer data field size TXESC.TBDS, the bytes not defined by the Tx Buffer are transmitted as '0xCC' (padding bytes). Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 28.7.3.37 MCAN\_TXBRP Register (Offset (x8) = CCh, Offset (x16) = 66h) [Reset = 0000000h]

MCAN\_TXBRP is shown in [Figure 28-72](#) and described in [Table 28-69](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Request Pending

**Figure 28-72. MCAN\_TXBRP Register**

31	30	29	28	27	26	25	24
TRP31	TRP30	TRP29	TRP28	TRP27	TRP26	TRP25	TRP24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
TRP23	TRP22	TRP21	TRP20	TRP19	TRP18	TRP17	TRP16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
TRP15	TRP14	TRP13	TRP12	TRP11	TRP10	TRP9	TRP8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
TRP7	TRP6	TRP5	TRP4	TRP3	TRP2	TRP1	TRP0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 28-69. MCAN\_TXBRP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	TRP31	R	0h	Transmission Request Pending 31. See description for bit 0. Reset type: SYSRSn
30	TRP30	R	0h	Transmission Request Pending 30. See description for bit 0. Reset type: SYSRSn
29	TRP29	R	0h	Transmission Request Pending 29. See description for bit 0. Reset type: SYSRSn
28	TRP28	R	0h	Transmission Request Pending 28. See description for bit 0. Reset type: SYSRSn
27	TRP27	R	0h	Transmission Request Pending 27. See description for bit 0. Reset type: SYSRSn
26	TRP26	R	0h	Transmission Request Pending 26. See description for bit 0. Reset type: SYSRSn
25	TRP25	R	0h	Transmission Request Pending 25. See description for bit 0. Reset type: SYSRSn
24	TRP24	R	0h	Transmission Request Pending 24. See description for bit 0. Reset type: SYSRSn
23	TRP23	R	0h	Transmission Request Pending 23. See description for bit 0. Reset type: SYSRSn
22	TRP22	R	0h	Transmission Request Pending 22. See description for bit 0. Reset type: SYSRSn
21	TRP21	R	0h	Transmission Request Pending 21. See description for bit 0. Reset type: SYSRSn
20	TRP20	R	0h	Transmission Request Pending 20. See description for bit 0. Reset type: SYSRSn
19	TRP19	R	0h	Transmission Request Pending 19. See description for bit 0. Reset type: SYSRSn

**Table 28-69. MCAN\_TXBRP Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	TRP18	R	0h	Transmission Request Pending 18. See description for bit 0. Reset type: SYSRSn
17	TRP17	R	0h	Transmission Request Pending 17. See description for bit 0. Reset type: SYSRSn
16	TRP16	R	0h	Transmission Request Pending 16. See description for bit 0. Reset type: SYSRSn
15	TRP15	R	0h	Transmission Request Pending 15. See description for bit 0. Reset type: SYSRSn
14	TRP14	R	0h	Transmission Request Pending 14. See description for bit 0. Reset type: SYSRSn
13	TRP13	R	0h	Transmission Request Pending 13. See description for bit 0. Reset type: SYSRSn
12	TRP12	R	0h	Transmission Request Pending 12. See description for bit 0. Reset type: SYSRSn
11	TRP11	R	0h	Transmission Request Pending 11. See description for bit 0. Reset type: SYSRSn
10	TRP10	R	0h	Transmission Request Pending 10. See description for bit 0. Reset type: SYSRSn
9	TRP9	R	0h	Transmission Request Pending 9. See description for bit 0. Reset type: SYSRSn
8	TRP8	R	0h	Transmission Request Pending 8. See description for bit 0. Reset type: SYSRSn
7	TRP7	R	0h	Transmission Request Pending 7. See description for bit 0. Reset type: SYSRSn
6	TRP6	R	0h	Transmission Request Pending 6. See description for bit 0. Reset type: SYSRSn
5	TRP5	R	0h	Transmission Request Pending 5. See description for bit 0. Reset type: SYSRSn
4	TRP4	R	0h	Transmission Request Pending 4. See description for bit 0. Reset type: SYSRSn
3	TRP3	R	0h	Transmission Request Pending 3. See description for bit 0. Reset type: SYSRSn
2	TRP2	R	0h	Transmission Request Pending 2. See description for bit 0. Reset type: SYSRSn
1	TRP1	R	0h	Transmission Request Pending 1. See description for bit 0. Reset type: SYSRSn

**Table 28-69. MCAN\_TXBRP Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	TRP0	R	0h	<p>Transmission Request Pending 0.</p> <p>Each Tx Buffer has its own Transmission Request Pending bit. The bits are set via register TXBAR. The bits are reset after a requested transmission has completed or has been cancelled via register TXBCR.</p> <p>TXBRP bits are set only for those Tx Buffers configured via TXBC. After a TXBRP bit has been set, a Tx scan is started to check for the pending Tx request with the highest priority (Tx Buffer with lowest Message ID).</p> <p>A cancellation request resets the corresponding transmission request pending bit of register TXBRP. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding TXBRP bit has been reset.</p> <p>After a cancellation has been requested, a finished cancellation is signalled via TXBCF</p> <ul style="list-style-type: none"> <li>- after successful transmission together with the corresponding TXBTO bit</li> <li>- when the transmission has not yet been started at the point of cancellation</li> <li>- when the transmission has been aborted due to lost arbitration</li> <li>- when an error occurred during frame transmission</li> </ul> <p>In DAR mode all transmissions are automatically cancelled if they are not successful. The corresponding TXBCF bit is set for all unsuccessful transmissions.</p> <p>0 No transmission request pending 1 Transmission request pending</p> <p>Note: TXBRP bits which are set while a Tx scan is in progress are not considered during this particular Tx scan. In case a cancellation is requested for such a Tx Buffer, this Add Request is cancelled immediately, the corresponding TXBRP bit is reset.</p> <p>Reset type: SYSRSn</p>

### 28.7.3.38 MCAN\_TXBAR Register (Offset (x8) = D0h, Offset (x16) = 68h) [Reset = 0000000h]

MCAN\_TXBAR is shown in [Figure 28-73](#) and described in [Table 28-70](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Add Request

**Figure 28-73. MCAN\_TXBAR Register**

31	30	29	28	27	26	25	24
AR31	AR30	AR29	AR28	AR27	AR26	AR25	AR24
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h
23	22	21	20	19	18	17	16
AR23	AR22	AR21	AR20	AR19	AR18	AR17	AR16
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h
15	14	13	12	11	10	9	8
AR15	AR14	AR13	AR12	AR11	AR10	AR9	AR8
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h
7	6	5	4	3	2	1	0
AR7	AR6	AR5	AR4	AR3	AR2	AR1	AR0
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h

**Table 28-70. MCAN\_TXBAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	AR31	R/WQ	0h	Add Request 31. See description for bit 0. Reset type: SYSRSn
30	AR30	R/WQ	0h	Add Request 30. See description for bit 0. Reset type: SYSRSn
29	AR29	R/WQ	0h	Add Request 29. See description for bit 0. Reset type: SYSRSn
28	AR28	R/WQ	0h	Add Request 28. See description for bit 0. Reset type: SYSRSn
27	AR27	R/WQ	0h	Add Request 27. See description for bit 0. Reset type: SYSRSn
26	AR26	R/WQ	0h	Add Request 26. See description for bit 0. Reset type: SYSRSn
25	AR25	R/WQ	0h	Add Request 25. See description for bit 0. Reset type: SYSRSn
24	AR24	R/WQ	0h	Add Request 24. See description for bit 0. Reset type: SYSRSn
23	AR23	R/WQ	0h	Add Request 23. See description for bit 0. Reset type: SYSRSn
22	AR22	R/WQ	0h	Add Request 22. See description for bit 0. Reset type: SYSRSn
21	AR21	R/WQ	0h	Add Request 21. See description for bit 0. Reset type: SYSRSn
20	AR20	R/WQ	0h	Add Request 20. See description for bit 0. Reset type: SYSRSn
19	AR19	R/WQ	0h	Add Request 19. See description for bit 0. Reset type: SYSRSn

**Table 28-70. MCAN\_TXBAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	AR18	R/WQ	0h	Add Request 18. See description for bit 0. Reset type: SYSRSn
17	AR17	R/WQ	0h	Add Request 17. See description for bit 0. Reset type: SYSRSn
16	AR16	R/WQ	0h	Add Request 16. See description for bit 0. Reset type: SYSRSn
15	AR15	R/WQ	0h	Add Request 15. See description for bit 0. Reset type: SYSRSn
14	AR14	R/WQ	0h	Add Request 14. See description for bit 0. Reset type: SYSRSn
13	AR13	R/WQ	0h	Add Request 13. See description for bit 0. Reset type: SYSRSn
12	AR12	R/WQ	0h	Add Request 12. See description for bit 0. Reset type: SYSRSn
11	AR11	R/WQ	0h	Add Request 11. See description for bit 0. Reset type: SYSRSn
10	AR10	R/WQ	0h	Add Request 10. See description for bit 0. Reset type: SYSRSn
9	AR9	R/WQ	0h	Add Request 9. See description for bit 0. Reset type: SYSRSn
8	AR8	R/WQ	0h	Add Request 8. See description for bit 0. Reset type: SYSRSn
7	AR7	R/WQ	0h	Add Request 7. See description for bit 0. Reset type: SYSRSn
6	AR6	R/WQ	0h	Add Request 6. See description for bit 0. Reset type: SYSRSn
5	AR5	R/WQ	0h	Add Request 5. See description for bit 0. Reset type: SYSRSn
4	AR4	R/WQ	0h	Add Request 4. See description for bit 0. Reset type: SYSRSn
3	AR3	R/WQ	0h	Add Request 3. See description for bit 0. Reset type: SYSRSn
2	AR2	R/WQ	0h	Add Request 2. See description for bit 0. Reset type: SYSRSn
1	AR1	R/WQ	0h	Add Request 1. See description for bit 0. Reset type: SYSRSn
0	AR0	R/WQ	0h	Add Request 0. Each Tx Buffer has its own Add Request bit. Writing a '1' will set the corresponding Add Request bit writing a '0' has no impact. This enables the Host to set transmission requests for multiple Tx Buffers with one write to TXBAR. TXBAR bits are set only for those Tx Buffers configured via TXBC. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed. 0 No transmission request added 1 Transmission requested added Note: If an add request is applied for a Tx Buffer with pending transmission request (corresponding TXBRP bit already set), this add request is ignored. Qualified Write is possible only with CCCR.CCE='0' Reset type: SYSRSn

### 28.7.3.39 MCAN\_TXBCR Register (Offset (x8) = D4h, Offset (x16) = 6Ah) [Reset = 0000000h]

MCAN\_TXBCR is shown in [Figure 28-74](#) and described in [Table 28-71](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Cancellation Request

**Figure 28-74. MCAN\_TXBCR Register**

31	30	29	28	27	26	25	24
CR31	CR30	CR29	CR28	CR27	CR26	CR25	CR24
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h
23	22	21	20	19	18	17	16
CR23	CR22	CR21	CR20	CR19	CR18	CR17	CR16
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h
15	14	13	12	11	10	9	8
CR15	CR14	CR13	CR12	CR11	CR10	CR9	CR8
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h
7	6	5	4	3	2	1	0
CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h

**Table 28-71. MCAN\_TXBCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CR31	R/WQ	0h	Cancellation Request 31. See description for bit 0. Reset type: SYSRSn
30	CR30	R/WQ	0h	Cancellation Request 30. See description for bit 0. Reset type: SYSRSn
29	CR29	R/WQ	0h	Cancellation Request 29. See description for bit 0. Reset type: SYSRSn
28	CR28	R/WQ	0h	Cancellation Request 28. See description for bit 0. Reset type: SYSRSn
27	CR27	R/WQ	0h	Cancellation Request 27. See description for bit 0. Reset type: SYSRSn
26	CR26	R/WQ	0h	Cancellation Request 26. See description for bit 0. Reset type: SYSRSn
25	CR25	R/WQ	0h	Cancellation Request 25. See description for bit 0. Reset type: SYSRSn
24	CR24	R/WQ	0h	Cancellation Request 24. See description for bit 0. Reset type: SYSRSn
23	CR23	R/WQ	0h	Cancellation Request 23. See description for bit 0. Reset type: SYSRSn
22	CR22	R/WQ	0h	Cancellation Request 22. See description for bit 0. Reset type: SYSRSn
21	CR21	R/WQ	0h	Cancellation Request 21. See description for bit 0. Reset type: SYSRSn
20	CR20	R/WQ	0h	Cancellation Request 20. See description for bit 0. Reset type: SYSRSn
19	CR19	R/WQ	0h	Cancellation Request 19. See description for bit 0. Reset type: SYSRSn

**Table 28-71. MCAN\_TXBCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	CR18	R/WQ	0h	Cancellation Request 18. See description for bit 0. Reset type: SYSRSn
17	CR17	R/WQ	0h	Cancellation Request 17. See description for bit 0. Reset type: SYSRSn
16	CR16	R/WQ	0h	Cancellation Request 16. See description for bit 0. Reset type: SYSRSn
15	CR15	R/WQ	0h	Cancellation Request 15. See description for bit 0. Reset type: SYSRSn
14	CR14	R/WQ	0h	Cancellation Request 14. See description for bit 0. Reset type: SYSRSn
13	CR13	R/WQ	0h	Cancellation Request 13. See description for bit 0. Reset type: SYSRSn
12	CR12	R/WQ	0h	Cancellation Request 12. See description for bit 0. Reset type: SYSRSn
11	CR11	R/WQ	0h	Cancellation Request 11. See description for bit 0. Reset type: SYSRSn
10	CR10	R/WQ	0h	Cancellation Request 10. See description for bit 0. Reset type: SYSRSn
9	CR9	R/WQ	0h	Cancellation Request 9. See description for bit 0. Reset type: SYSRSn
8	CR8	R/WQ	0h	Cancellation Request 8. See description for bit 0. Reset type: SYSRSn
7	CR7	R/WQ	0h	Cancellation Request 7. See description for bit 0. Reset type: SYSRSn
6	CR6	R/WQ	0h	Cancellation Request 6. See description for bit 0. Reset type: SYSRSn
5	CR5	R/WQ	0h	Cancellation Request 5. See description for bit 0. Reset type: SYSRSn
4	CR4	R/WQ	0h	Cancellation Request 4. See description for bit 0. Reset type: SYSRSn
3	CR3	R/WQ	0h	Cancellation Request 3. See description for bit 0. Reset type: SYSRSn
2	CR2	R/WQ	0h	Cancellation Request 2. See description for bit 0. Reset type: SYSRSn
1	CR1	R/WQ	0h	Cancellation Request 1. See description for bit 0. Reset type: SYSRSn
0	CR0	R/WQ	0h	Cancellation Request 0. Each Tx Buffer has its own Cancellation Request bit. Writing a '1' will set the corresponding Cancellation Request bit writing a '0' has no impact. This enables the Host to set cancellation requests for multiple Tx Buffers with one write to TXBCR. TXBCR bits are set only for those Tx Buffers configured via TXBC. The bits remain set until the corresponding bit of TXBRP is reset. 0 No cancellation pending 1 Cancellation pending Qualified Write is possible only with CCCR.CCE='0' Reset type: SYSRSn



### 28.7.3.40 MCAN\_TXBTO Register (Offset (x8) = D8h, Offset (x16) = 6Ch) [Reset = 0000000h]

MCAN\_TXBTO is shown in [Figure 28-75](#) and described in [Table 28-72](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Transmission Occurred

**Figure 28-75. MCAN\_TXBTO Register**

31	30	29	28	27	26	25	24
TO31	TO30	TO29	TO28	TO27	TO26	TO25	TO24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
TO23	TO22	TO21	TO20	TO19	TO18	TO17	TO16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
TO15	TO14	TO13	TO12	TO11	TO10	TO9	TO8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
TO7	TO6	TO5	TO4	TO3	TO2	TO1	TO0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 28-72. MCAN\_TXBTO Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	TO31	R	0h	Transmission Occurred 31. See description for bit 0. Reset type: SYSRSn
30	TO30	R	0h	Transmission Occurred 30. See description for bit 0. Reset type: SYSRSn
29	TO29	R	0h	Transmission Occurred 29. See description for bit 0. Reset type: SYSRSn
28	TO28	R	0h	Transmission Occurred 28. See description for bit 0. Reset type: SYSRSn
27	TO27	R	0h	Transmission Occurred 27. See description for bit 0. Reset type: SYSRSn
26	TO26	R	0h	Transmission Occurred 26. See description for bit 0. Reset type: SYSRSn
25	TO25	R	0h	Transmission Occurred 25. See description for bit 0. Reset type: SYSRSn
24	TO24	R	0h	Transmission Occurred 24. See description for bit 0. Reset type: SYSRSn
23	TO23	R	0h	Transmission Occurred 23. See description for bit 0. Reset type: SYSRSn
22	TO22	R	0h	Transmission Occurred 22. See description for bit 0. Reset type: SYSRSn
21	TO21	R	0h	Transmission Occurred 21. See description for bit 0. Reset type: SYSRSn
20	TO20	R	0h	Transmission Occurred 20. See description for bit 0. Reset type: SYSRSn
19	TO19	R	0h	Transmission Occurred 19. See description for bit 0. Reset type: SYSRSn

**Table 28-72. MCAN\_TXBTO Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	TO18	R	0h	Transmission Occurred 18. See description for bit 0. Reset type: SYSRSn
17	TO17	R	0h	Transmission Occurred 17. See description for bit 0. Reset type: SYSRSn
16	TO16	R	0h	Transmission Occurred 16. See description for bit 0. Reset type: SYSRSn
15	TO15	R	0h	Transmission Occurred 15. See description for bit 0. Reset type: SYSRSn
14	TO14	R	0h	Transmission Occurred 14. See description for bit 0. Reset type: SYSRSn
13	TO13	R	0h	Transmission Occurred 13. See description for bit 0. Reset type: SYSRSn
12	TO12	R	0h	Transmission Occurred 12. See description for bit 0. Reset type: SYSRSn
11	TO11	R	0h	Transmission Occurred 11. See description for bit 0. Reset type: SYSRSn
10	TO10	R	0h	Transmission Occurred 10. See description for bit 0. Reset type: SYSRSn
9	TO9	R	0h	Transmission Occurred 9. See description for bit 0. Reset type: SYSRSn
8	TO8	R	0h	Transmission Occurred 8. See description for bit 0. Reset type: SYSRSn
7	TO7	R	0h	Transmission Occurred 7. See description for bit 0. Reset type: SYSRSn
6	TO6	R	0h	Transmission Occurred 6. See description for bit 0. Reset type: SYSRSn
5	TO5	R	0h	Transmission Occurred 5. See description for bit 0. Reset type: SYSRSn
4	TO4	R	0h	Transmission Occurred 4. See description for bit 0. Reset type: SYSRSn
3	TO3	R	0h	Transmission Occurred 3. See description for bit 0. Reset type: SYSRSn
2	TO2	R	0h	Transmission Occurred 2. See description for bit 0. Reset type: SYSRSn
1	TO1	R	0h	Transmission Occurred 1. See description for bit 0. Reset type: SYSRSn
0	TO0	R	0h	Transmission Occurred 0. Each Tx Buffer has its own Transmission Occurred bit. The bits are set when the corresponding TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a '1' to the corresponding bit of register TXBAR. 0 No transmission occurred 1 Transmission occurred Reset type: SYSRSn

### 28.7.3.41 MCAN\_TXBCF Register (Offset (x8) = DCh, Offset (x16) = 6Eh) [Reset = 0000000h]

MCAN\_TXBCF is shown in [Figure 28-76](#) and described in [Table 28-73](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Cancellation Finished

**Figure 28-76. MCAN\_TXBCF Register**

31	30	29	28	27	26	25	24
CF31	CF30	CF29	CF28	CF27	CF26	CF25	CF24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
CF23	CF22	CF21	CF20	CF19	CF18	CF17	CF16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
CF15	CF14	CF13	CF12	CF11	CF10	CF9	CF8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 28-73. MCAN\_TXBCF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CF31	R	0h	Cancellation Finished 31. See description for bit 0. Reset type: SYSRSn
30	CF30	R	0h	Cancellation Finished 30. See description for bit 0. Reset type: SYSRSn
29	CF29	R	0h	Cancellation Finished 29. See description for bit 0. Reset type: SYSRSn
28	CF28	R	0h	Cancellation Finished 28. See description for bit 0. Reset type: SYSRSn
27	CF27	R	0h	Cancellation Finished 27. See description for bit 0. Reset type: SYSRSn
26	CF26	R	0h	Cancellation Finished 26. See description for bit 0. Reset type: SYSRSn
25	CF25	R	0h	Cancellation Finished 25. See description for bit 0. Reset type: SYSRSn
24	CF24	R	0h	Cancellation Finished 24. See description for bit 0. Reset type: SYSRSn
23	CF23	R	0h	Cancellation Finished 23. See description for bit 0. Reset type: SYSRSn
22	CF22	R	0h	Cancellation Finished 22. See description for bit 0. Reset type: SYSRSn
21	CF21	R	0h	Cancellation Finished 21. See description for bit 0. Reset type: SYSRSn
20	CF20	R	0h	Cancellation Finished 20. See description for bit 0. Reset type: SYSRSn
19	CF19	R	0h	Cancellation Finished 19. See description for bit 0. Reset type: SYSRSn

**Table 28-73. MCAN\_TXBCF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	CF18	R	0h	Cancellation Finished 18. See description for bit 0. Reset type: SYSRSn
17	CF17	R	0h	Cancellation Finished 17. See description for bit 0. Reset type: SYSRSn
16	CF16	R	0h	Cancellation Finished 16. See description for bit 0. Reset type: SYSRSn
15	CF15	R	0h	Cancellation Finished 15. See description for bit 0. Reset type: SYSRSn
14	CF14	R	0h	Cancellation Finished 14. See description for bit 0. Reset type: SYSRSn
13	CF13	R	0h	Cancellation Finished 13. See description for bit 0. Reset type: SYSRSn
12	CF12	R	0h	Cancellation Finished 12. See description for bit 0. Reset type: SYSRSn
11	CF11	R	0h	Cancellation Finished 11. See description for bit 0. Reset type: SYSRSn
10	CF10	R	0h	Cancellation Finished 10. See description for bit 0. Reset type: SYSRSn
9	CF9	R	0h	Cancellation Finished 9. See description for bit 0. Reset type: SYSRSn
8	CF8	R	0h	Cancellation Finished 8. See description for bit 0. Reset type: SYSRSn
7	CF7	R	0h	Cancellation Finished 7. See description for bit 0. Reset type: SYSRSn
6	CF6	R	0h	Cancellation Finished 6. See description for bit 0. Reset type: SYSRSn
5	CF5	R	0h	Cancellation Finished 5. See description for bit 0. Reset type: SYSRSn
4	CF4	R	0h	Cancellation Finished 4. See description for bit 0. Reset type: SYSRSn
3	CF3	R	0h	Cancellation Finished 3. See description for bit 0. Reset type: SYSRSn
2	CF2	R	0h	Cancellation Finished 2. See description for bit 0. Reset type: SYSRSn
1	CF1	R	0h	Cancellation Finished 1. See description for bit 0. Reset type: SYSRSn
0	CF0	R	0h	Cancellation Finished 0. Each Tx Buffer has its own Cancellation Finished bit. The bits are set when the corresponding TXBRP bit is cleared after a cancellation was requested via TXBCR. In case the corresponding TXBRP bit was not set at the point of cancellation, CF is set immediately. The bits are reset when a new transmission is requested by writing a '1' to the corresponding bit of register TXBAR. 0 No transmit buffer cancellation 1 Transmit buffer cancellation finished Reset type: SYSRSn

### 28.7.3.42 MCAN\_TXBTIE Register (Offset (x8) = E0h, Offset (x16) = 70h) [Reset = 0000000h]

MCAN\_TXBTIE is shown in [Figure 28-77](#) and described in [Table 28-74](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Transmission Interrupt Enable

**Figure 28-77. MCAN\_TXBTIE Register**

31	30	29	28	27	26	25	24
TIE31	TIE30	TIE29	TIE28	TIE27	TIE26	TIE25	TIE24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
TIE23	TIE22	TIE21	TIE20	TIE19	TIE18	TIE17	TIE16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
TIE15	TIE14	TIE13	TIE12	TIE11	TIE10	TIE9	TIE8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TIE7	TIE6	TIE5	TIE4	TIE3	TIE2	TIE1	TIE0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 28-74. MCAN\_TXBTIE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	TIE31	R/W	0h	Transmission Interrupt Enable 31. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
30	TIE30	R/W	0h	Transmission Interrupt Enable 30. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
29	TIE29	R/W	0h	Transmission Interrupt Enable 29. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
28	TIE28	R/W	0h	Transmission Interrupt Enable 28. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
27	TIE27	R/W	0h	Transmission Interrupt Enable 27. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
26	TIE26	R/W	0h	Transmission Interrupt Enable 26. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn

**Table 28-74. MCAN\_TXBTIE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	TIE25	R/W	0h	Transmission Interrupt Enable 25. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
24	TIE24	R/W	0h	Transmission Interrupt Enable 24. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
23	TIE23	R/W	0h	Transmission Interrupt Enable 23. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
22	TIE22	R/W	0h	Transmission Interrupt Enable 22. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
21	TIE21	R/W	0h	Transmission Interrupt Enable 21. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
20	TIE20	R/W	0h	Transmission Interrupt Enable 20. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
19	TIE19	R/W	0h	Transmission Interrupt Enable 19. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
18	TIE18	R/W	0h	Transmission Interrupt Enable 18. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
17	TIE17	R/W	0h	Transmission Interrupt Enable 17. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
16	TIE16	R/W	0h	Transmission Interrupt Enable 16. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
15	TIE15	R/W	0h	Transmission Interrupt Enable 15. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn

**Table 28-74. MCAN\_TXBTIE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	TIE14	R/W	0h	Transmission Interrupt Enable 14. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
13	TIE13	R/W	0h	Transmission Interrupt Enable 13. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
12	TIE12	R/W	0h	Transmission Interrupt Enable 12. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
11	TIE11	R/W	0h	Transmission Interrupt Enable 11. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
10	TIE10	R/W	0h	Transmission Interrupt Enable 10. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
9	TIE9	R/W	0h	Transmission Interrupt Enable 9. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
8	TIE8	R/W	0h	Transmission Interrupt Enable 8. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
7	TIE7	R/W	0h	Transmission Interrupt Enable 7. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
6	TIE6	R/W	0h	Transmission Interrupt Enable 6. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
5	TIE5	R/W	0h	Transmission Interrupt Enable 5. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
4	TIE4	R/W	0h	Transmission Interrupt Enable 4. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn

**Table 28-74. MCAN\_TXBTIE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	TIE3	R/W	0h	Transmission Interrupt Enable 3. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
2	TIE2	R/W	0h	Transmission Interrupt Enable 2. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
1	TIE1	R/W	0h	Transmission Interrupt Enable 1. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
0	TIE0	R/W	0h	Transmission Interrupt Enable 0. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn



### 28.7.3.43 MCAN\_TXBCIE Register (Offset (x8) = E4h, Offset (x16) = 72h) [Reset = 0000000h]

MCAN\_TXBCIE is shown in [Figure 28-78](#) and described in [Table 28-75](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Cancellation Finished Interrupt Enable

**Figure 28-78. MCAN\_TXBCIE Register**

31	30	29	28	27	26	25	24
CFIE31	CFIE30	CFIE29	CFIE28	CFIE27	CFIE26	CFIE25	CFIE24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
CFIE23	CFIE22	CFIE21	CFIE20	CFIE19	CFIE18	CFIE17	CFIE16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
CFIE15	CFIE14	CFIE13	CFIE12	CFIE11	CFIE10	CFIE9	CFIE8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CFIE7	CFIE6	CFIE5	CFIE4	CFIE3	CFIE2	CFIE1	CFIE0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 28-75. MCAN\_TXBCIE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CFIE31	R/W	0h	Cancellation Finished Interrupt Enable 31. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
30	CFIE30	R/W	0h	Cancellation Finished Interrupt Enable 30. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
29	CFIE29	R/W	0h	Cancellation Finished Interrupt Enable 29. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
28	CFIE28	R/W	0h	Cancellation Finished Interrupt Enable 28. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
27	CFIE27	R/W	0h	Cancellation Finished Interrupt Enable 27. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
26	CFIE26	R/W	0h	Cancellation Finished Interrupt Enable 26. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn

**Table 28-75. MCAN\_TXBCIE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	CFIE25	R/W	0h	Cancellation Finished Interrupt Enable 25. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
24	CFIE24	R/W	0h	Cancellation Finished Interrupt Enable 24. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
23	CFIE23	R/W	0h	Cancellation Finished Interrupt Enable 23. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
22	CFIE22	R/W	0h	Cancellation Finished Interrupt Enable 22. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
21	CFIE21	R/W	0h	Cancellation Finished Interrupt Enable 21. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
20	CFIE20	R/W	0h	Cancellation Finished Interrupt Enable 20. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
19	CFIE19	R/W	0h	Cancellation Finished Interrupt Enable 19. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
18	CFIE18	R/W	0h	Cancellation Finished Interrupt Enable 18. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
17	CFIE17	R/W	0h	Cancellation Finished Interrupt Enable 17. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
16	CFIE16	R/W	0h	Cancellation Finished Interrupt Enable 16. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
15	CFIE15	R/W	0h	Cancellation Finished Interrupt Enable 15. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn

**Table 28-75. MCAN\_TXBCIE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	CFIE14	R/W	0h	Cancellation Finished Interrupt Enable 14. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
13	CFIE13	R/W	0h	Cancellation Finished Interrupt Enable 13. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
12	CFIE12	R/W	0h	Cancellation Finished Interrupt Enable 12. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
11	CFIE11	R/W	0h	Cancellation Finished Interrupt Enable 11. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
10	CFIE10	R/W	0h	Cancellation Finished Interrupt Enable 10. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
9	CFIE9	R/W	0h	Cancellation Finished Interrupt Enable 9. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
8	CFIE8	R/W	0h	Cancellation Finished Interrupt Enable 8. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
7	CFIE7	R/W	0h	Cancellation Finished Interrupt Enable 7. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
6	CFIE6	R/W	0h	Cancellation Finished Interrupt Enable 6. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
5	CFIE5	R/W	0h	Cancellation Finished Interrupt Enable 5. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
4	CFIE4	R/W	0h	Cancellation Finished Interrupt Enable 4. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn

**Table 28-75. MCAN\_TXBCIE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	CFIE3	R/W	0h	Cancellation Finished Interrupt Enable 3. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
2	CFIE2	R/W	0h	Cancellation Finished Interrupt Enable 2. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
1	CFIE1	R/W	0h	Cancellation Finished Interrupt Enable 1. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
0	CFIE0	R/W	0h	Cancellation Finished Interrupt Enable 0. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn

### 28.7.3.44 MCAN\_TXEFC Register (Offset (x8) = F0h, Offset (x16) = 78h) [Reset = 0000000h]

MCAN\_TXEFC is shown in [Figure 28-79](#) and described in [Table 28-76](#).

Return to the [Summary Table](#).

MCAN Tx Event FIFO Configuration

**Figure 28-79. MCAN\_TXEFC Register**

31	30	29	28	27	26	25	24
RESERVED				EFWM			
R-0h				R/WQ-0h			
23	22	21	20	19	18	17	16
RESERVED				EFS			
R-0h				R/WQ-0h			
15	14	13	12	11	10	9	8
EFSA							
R/WQ-0h							
7	6	5	4	3	2	1	0
EFSA						RESERVED	
R/WQ-0h						R-0h	

**Table 28-76. MCAN\_TXEFC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R	0h	Reserved
29-24	EFWM	R/WQ	0h	Event FIFO Watermark 0 Watermark interrupt disabled 1-32 Level for Tx Event FIFO watermark interrupt (IR.TEFW) >32 Watermark interrupt disabled Reset type: SYSRSn
23-22	RESERVED	R	0h	Reserved
21-16	EFS	R/WQ	0h	Event FIFO Size. The Tx Event FIFO elements are indexed from 0 to EFS - 1. 0 Tx Event FIFO disabled 1-32 Number of Tx Event FIFO elements >32 Values greater than 32 are interpreted as 32 Reset type: SYSRSn
15-2	EFSA	R/WQ	0h	Event FIFO Start Address. Start address of Tx Event FIFO in Message RAM (32-bit word address). Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved

### 28.7.3.45 MCAN\_TXEFS Register (Offset (x8) = F4h, Offset (x16) = 7Ah) [Reset = 0000000h]

MCAN\_TXEFS is shown in [Figure 28-80](#) and described in [Table 28-77](#).

Return to the [Summary Table](#).

MCAN Tx Event FIFO Status

**Figure 28-80. MCAN\_TXEFS Register**

31	30	29	28	27	26	25	24
RESERVED						TEFL	EFF
R-0h						R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED				EFPI			
R-0h				R-0h			
15	14	13	12	11	10	9	8
RESERVED				EFGI			
R-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED			EFFL				
R-0h			R-0h				

**Table 28-77. MCAN\_TXEFS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	TEFL	R	0h	Tx Event FIFO Element Lost. This bit is a copy of interrupt flag IR.TEFL. When IR.TEFL is reset, this bit is also reset. 0 No Tx Event FIFO element lost 1 Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero. Reset type: SYSRSn
24	EFF	R	0h	Event FIFO Full 0 Tx Event FIFO not full 1 Tx Event FIFO full Reset type: SYSRSn
23-21	RESERVED	R	0h	Reserved
20-16	EFPI	R	0h	Event FIFO Put Index. Tx Event FIFO write index pointer, range 0 to 31. Reset type: SYSRSn
15-13	RESERVED	R	0h	Reserved
12-8	EFGI	R	0h	Event FIFO Get Index. Tx Event FIFO read index pointer, range 0 to 31. Reset type: SYSRSn
7-6	RESERVED	R	0h	Reserved
5-0	EFFL	R	0h	Event FIFO Fill Level. Number of elements stored in Tx Event FIFO, range 0 to 32. Reset type: SYSRSn

**28.7.3.46 MCAN\_TXEFA Register (Offset (x8) = F8h, Offset (x16) = 7Ch) [Reset = 0000000h]**

MCAN\_TXEFA is shown in [Figure 28-81](#) and described in [Table 28-78](#).

Return to the [Summary Table](#).

MCAN Tx Event FIFO Acknowledge

**Figure 28-81. MCAN\_TXEFA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																											EFAI				
R-0h																											R/W-0h				

**Table 28-78. MCAN\_TXEFA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4-0	EFAI	R/W	0h	Event FIFO Acknowledge Index. After the Host has read an element or a sequence of elements from the Tx Event FIFO it has to write the index of the last element read from Tx Event FIFO to EFAI. This will set the Tx Event FIFO Get Index TXEFS.EFGI to EFAI + 1 and update the Event FIFO Fill Level TXEFS.EFFL. Reset type: SYSRSn

### 28.7.4 MCAN\_ERROR\_REGS Registers

Table 28-79 lists the memory-mapped registers for the MCAN\_ERROR\_REGS registers. All register offset addresses not listed in Table 28-79 should be considered as reserved locations and the register contents should not be modified.

**Table 28-79. MCAN\_ERROR\_REGS Registers**

Offset (x8)	Offset (x16)	Acronym	Register Name	Write Protection	Section
0h	0h	MCANERR_REV	MCAN Error Aggregator Revision Register		<a href="#">Go</a>
8h	4h	MCANERR_VECTOR	MCAN ECC Vector Register		<a href="#">Go</a>
Ch	6h	MCANERR_STAT	MCAN Error Misc Status		<a href="#">Go</a>
10h	8h	MCANERR_WRAP_REV	MCAN ECC Wrapper Revision Register		<a href="#">Go</a>
14h	Ah	MCANERR_CTRL	MCAN ECC Control		<a href="#">Go</a>
18h	Ch	MCANERR_ERR_CTRL1	MCAN ECC Error Control 1 Register		<a href="#">Go</a>
1Ch	Eh	MCANERR_ERR_CTRL2	MCAN ECC Error Control 2 Register		<a href="#">Go</a>
20h	10h	MCANERR_ERR_STAT1	MCAN ECC Error Status 1 Register		<a href="#">Go</a>
24h	12h	MCANERR_ERR_STAT2	MCAN ECC Error Status 2 Register		<a href="#">Go</a>
28h	14h	MCANERR_ERR_STAT3	MCAN ECC Error Status 3 Register		<a href="#">Go</a>
3Ch	1Eh	MCANERR_SEC_EOI	MCAN Single Error Corrected End of Interrupt Register		<a href="#">Go</a>
40h	20h	MCANERR_SEC_STATUS	MCAN Single Error Corrected Interrupt Status Register		<a href="#">Go</a>
80h	40h	MCANERR_SEC_ENABLE_SET	MCAN Single Error Corrected Interrupt Enable Set Register		<a href="#">Go</a>
C0h	60h	MCANERR_SEC_ENABLE_CLR	MCAN Single Error Corrected Interrupt Enable Clear Register		<a href="#">Go</a>
13Ch	9Eh	MCANERR_DED_EOI	MCAN Double Error Detected End of Interrupt Register		<a href="#">Go</a>
140h	A0h	MCANERR_DED_STATUS	MCAN Double Error Detected Interrupt Status Register		<a href="#">Go</a>
180h	C0h	MCANERR_DED_ENABLE_SET	MCAN Double Error Detected Interrupt Enable Set Register		<a href="#">Go</a>
1C0h	E0h	MCANERR_DED_ENABLE_CLR	MCAN Double Error Detected Interrupt Enable Clear Register		<a href="#">Go</a>
200h	100h	MCANERR_AGGR_ENABLE_SET	MCAN Error Aggregator Enable Set Register		<a href="#">Go</a>
204h	102h	MCANERR_AGGR_ENABLE_CLR	MCAN Error Aggregator Enable Clear Register		<a href="#">Go</a>
208h	104h	MCANERR_AGGR_STATUS_SET	MCAN Error Aggregator Status Set Register		<a href="#">Go</a>
20Ch	106h	MCANERR_AGGR_STATUS_CLR	MCAN Error Aggregator Status Clear Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 28-80 shows the codes that are used for access types in this section.

**Table 28-80. MCAN\_ERROR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		



**Table 28-80. MCAN\_ERROR\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
WD	W D	Write Decrement. Decrements the specified bit field by the amount written.
WI	W I	Write Increment. Increments the specified bit field by the amount written.
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 28.7.4.1 MCANERR\_REV Register (Offset (x8) = 0h, Offset (x16) = 0h) [Reset = 66A0EA00h]

MCANERR\_REV is shown in [Figure 28-82](#) and described in [Table 28-81](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Revision Register

**Figure 28-82. MCANERR\_REV Register**

31	30	29	28	27	26	25	24
SCHEME		RESERVED		MODULE_ID			
R-1h		R-2h		R-6A0h			
23	22	21	20	19	18	17	16
MODULE_ID							
R-6A0h							
15	14	13	12	11	10	9	8
RESERVED					REVM AJ		
R-1Dh					R-2h		
7	6	5	4	3	2	1	0
RESERVED		REVM IN					
R-0h		R-0h					

**Table 28-81. MCANERR\_REV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	SCHEME	R	1h	PID Register Scheme Reset type: SYSRSn
29-28	RESERVED	R	2h	Reserved
27-16	MODULE_ID	R	6A0h	Module Identification Number Reset type: SYSRSn
15-11	RESERVED	R	1Dh	Reserved
10-8	REVM AJ	R	2h	Major Revision of the Error Aggregator Reset type: SYSRSn
7-6	RESERVED	R	0h	Reserved
5-0	REVM IN	R	0h	Minor Revision of the Error Aggregator Reset type: SYSRSn

### 28.7.4.2 MCANERR\_VECTOR Register (Offset (x8) = 8h, Offset (x16) = 4h) [Reset = 0000000h]

MCANERR\_VECTOR is shown in [Figure 28-83](#) and described in [Table 28-82](#).

Return to the [Summary Table](#).

Each error detection and correction (EDC) controller has a bank of error registers (offsets 0x10 - 0x3B) associated with it. These registers are accessed via an internal serial bus (SVBUS). To access them through the ECC aggregator the controller ID desired must be written to the ECC\_VECTOR field, together with the RD\_SVBUS trigger and RD\_SVBUS\_ADDRESS bit field. This initiates the serial read which consummates by setting the RD\_SVBUS\_DONE bit. At this point the addressed register may be read by a normal CPU read of the appropriate offset address.

**Figure 28-83. MCANERR\_VECTOR Register**

31	30	29	28	27	26	25	24
RESERVED							RD_SVBUS_D ONE
R-0h							R-0h
23	22	21	20	19	18	17	16
RD_SVBUS_ADDRESS							
R/W-0h							
15	14	13	12	11	10	9	8
RD_SVBUS	RESERVED				ECC_VECTOR		
R-0/W1S-0h	R-0h				R/W-0h		
7	6	5	4	3	2	1	0
ECC_VECTOR							
R/W-0h							

**Table 28-82. MCANERR\_VECTOR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-25	RESERVED	R	0h	Reserved
24	RD_SVBUS_DONE	R	0h	Read Completion Flag Reset type: SYSRSn
23-16	RD_SVBUS_ADDRESS	R/W	0h	Read Address Offset Reset type: SYSRSn
15	RD_SVBUS	R-0/W1S	0h	Read Trigger Reset type: SYSRSn
14-11	RESERVED	R	0h	Reserved
10-0	ECC_VECTOR	R/W	0h	ECC RAM ID. Each error detection and correction (EDC) controller has a bank of error registers (offsets 0x10 - 0x3B) associated with it. These registers are accessed via an internal serial bus (SVBUS). To access them through the ECC aggregator the controller ID desired must be written to the ECC_VECTOR field, together with the RD_SVBUS trigger and RD_SVBUS_ADDRESS bit field. This initiates the serial read which consummates by setting the RD_SVBUS_DONE bit. At this point the addressed register may be read by a normal CPU read of the appropriate offset address. 0x000 Message RAM ECC controller is selected Others Reserved (do not use) Subsequent writes through the SVBUS (offsets 0x10 - 0x3B) have a delayed completion. To avoid conflicts, perform a read back of a register within this range after writing. Reset type: SYSRSn

### 28.7.4.3 MCANERR\_STAT Register (Offset (x8) = Ch, Offset (x16) = 6h) [Reset = 0000002h]

MCANERR\_STAT is shown in [Figure 28-84](#) and described in [Table 28-83](#).

Return to the [Summary Table](#).

MCAN Error Misc Status

**Figure 28-84. MCANERR\_STAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED											NUM_RAMs																				
R-0h											R-2h																				

**Table 28-83. MCANERR\_STAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-11	RESERVED	R	0h	Reserved
10-0	NUM_RAMs	R	2h	Number of RAMs. Number of ECC RAMs serviced by the aggregator. Reset type: SYSRSn

#### 28.7.4.4 MCANERR\_WRAP\_REV Register (Offset (x8) = 10h, Offset (x16) = 8h) [Reset = 66A42A02h]

MCANERR\_WRAP\_REV is shown in [Figure 28-85](#) and described in [Table 28-84](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 28-85. MCANERR\_WRAP\_REV Register**

31	30	29	28	27	26	25	24
SCHEME		RESERVED		MODULE_ID			
R-1h		R-2h		R-6A4h			
23	22	21	20	19	18	17	16
MODULE_ID							
R-6A4h							
15	14	13	12	11	10	9	8
RESERVED					REVM AJ		
R-5h					R-2h		
7	6	5	4	3	2	1	0
RESERVED		REVM IN					
R-0h		R-2h					

**Table 28-84. MCANERR\_WRAP\_REV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	SCHEME	R	1h	PID Register Scheme Reset type: SYSRSn
29-28	RESERVED	R	2h	Reserved
27-16	MODULE_ID	R	6A4h	Module Identification Number Reset type: SYSRSn
15-11	RESERVED	R	5h	Reserved
10-8	REVM AJ	R	2h	Major Revision of the Error Aggregator Reset type: SYSRSn
7-6	RESERVED	R	0h	Reserved
5-0	REVM IN	R	2h	Minor Revision of the Error Aggregator Reset type: SYSRSn

### 28.7.4.5 MCANERR\_CTRL Register (Offset (x8) = 14h, Offset (x16) = Ah) [Reset = 0000187h]

MCANERR\_CTRL is shown in [Figure 28-86](#) and described in [Table 28-85](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 28-86. MCANERR\_CTRL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							CHECK_SVBU S_TIMEOUT
R-0h							R/W-1h
7	6	5	4	3	2	1	0
RESERVED	ERROR_ONCE	FORCE_N_ROW	FORCE_DED	FORCE_SEC	ENABLE_RMW	ECC_CHECK	ECC_ENABLE
R/W-1h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h	R/W-1h	R/W-1h

**Table 28-85. MCANERR\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-9	RESERVED	R	0h	Reserved
8	CHECK_SVBUS_TIMEOUT	R/W	1h	Enables Serial VBUS timeout mechanism Reset type: SYSRSn
7	RESERVED	R/W	1h	Reserved
6	ERROR_ONCE	R/W	0h	If this bit is set, the FORCE_SEC/FORCE_DED will inject an error to the specified row only once. The FORCE_SEC bit will be cleared once a writeback happens. If writeback is not enabled, this error will be cleared the cycle following the read when the data is corrected. For double-bit errors, the FORCE_DED bit will be cleared the cycle following the double-bit error. Any subsequent reads will not force an error. Reset type: SYSRSn
5	FORCE_N_ROW	R/W	0h	Enable single/double-bit error on the next RAM read, regardless of the MCANERR_ERR_CTRL1.ECC_ROW setting. For write through mode, this applies to writes as well as reads. Reset type: SYSRSn
4	FORCE_DED	R/W	0h	Force double-bit error. Cleared the cycle following the error if ERROR_ONCE is asserted. For write through mode, this applies to writes as well as reads. MCANERR_ERR_CTRL1 and MCANERR_ERR_CTRL2 should be configured prior to setting this bit. Reset type: SYSRSn
3	FORCE_SEC	R/W	0h	Force single-bit error. Cleared on a writeback or the cycle following the error if ERROR_ONCE is asserted. For write through mode, this applies to writes as well as reads. MCANERR_ERR_CTRL1 and MCANERR_ERR_CTRL2 should be configured prior to setting this bit. Reset type: SYSRSn

**Table 28-85. MCANERR\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	ENABLE_RMW	R/W	1h	Enable read-modify-write on partial word writes Reset type: SYSRSn
1	ECC_CHECK	R/W	1h	Enable ECC Check. ECC is completely bypassed if both ECC_ENABLE and ECC_CHECK are '0'. Reset type: SYSRSn
0	ECC_ENABLE	R/W	1h	Enable ECC Generation Reset type: SYSRSn

#### 28.7.4.6 MCANERR\_ERR\_CTRL1 Register (Offset (x8) = 18h, Offset (x16) = Ch) [Reset = 0000000h]

MCANERR\_ERR\_CTRL1 is shown in [Figure 28-87](#) and described in [Table 28-86](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 28-87. MCANERR\_ERR\_CTRL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ECC_ROW																															
R/W-0h																															

**Table 28-86. MCANERR\_ERR\_CTRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ECC_ROW	R/W	0h	Row address where FORCE_SEC or FORCE_DED needs to be applied. This is ignored if FORCE_N_ROW is set. Reset type: SYSRSn



### 28.7.4.7 MCANERR\_ERR\_CTRL2 Register (Offset (x8) = 1Ch, Offset (x16) = Eh) [Reset = 0000000h]

MCANERR\_ERR\_CTRL2 is shown in [Figure 28-88](#) and described in [Table 28-87](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 28-88. MCANERR\_ERR\_CTRL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ECC_BIT2																ECC_BIT1															
R/W-0h																R/W-0h															

**Table 28-87. MCANERR\_ERR\_CTRL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	ECC_BIT2	R/W	0h	Second column/data bit that needs to be flipped when FORCE_DED is set Reset type: SYSRSn
15-0	ECC_BIT1	R/W	0h	Column/Data bit that needs to be flipped when FORCE_SEC or FORCE_DED is set Reset type: SYSRSn

### 28.7.4.8 MCANERR\_ERR\_STAT1 Register (Offset (x8) = 20h, Offset (x16) = 10h) [Reset = 0000000h]

MCANERR\_ERR\_STAT1 is shown in [Figure 28-89](#) and described in [Table 28-88](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 28-89. MCANERR\_ERR\_STAT1 Register**

31	30	29	28	27	26	25	24
ECC_BIT1							
R-0h							
23	22	21	20	19	18	17	16
ECC_BIT1							
R-0h							
15	14	13	12	11	10	9	8
CLR_CTRL_REG_ERROR	RESERVED		CLR_ECC_OTHER	CLR_ECC_DED		CLR_ECC_SEC	
R/W1S-0h	R/WD-0h		R/W1C-0h	R/WD-0h		R/WD-0h	
7	6	5	4	3	2	1	0
CTRL_REG_ERROR	RESERVED		ECC_OTHER	ECC_DED		ECC_SEC	
R/W1S-0h	R/WI-0h		R/W1S-0h	R/WI-0h		R/WI-0h	

**Table 28-88. MCANERR\_ERR\_STAT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	ECC_BIT1	R	0h	ECC Error Bit Position. Indicates the bit position in the RAM data that is in error on an SEC error. Only valid on an SEC error. 0 Bit 0 is in error 1 Bit 1 is in error 2 Bit 2 is in error 3 Bit 3 is in error ... 31 Bit 31 is in error >32 Invalid Reset type: SYSRSn
15	CLR_CTRL_REG_ERROR	R/W1S	0h	Writing a '1' clears the CTRL_REG_ERROR bit Reset type: SYSRSn
14-13	RESERVED	R/WD	0h	Reserved
12	CLR_ECC_OTHER	R/W1C	0h	Writing a '1' clears the ECC_OTHER bit. Reset type: SYSRSn
11-10	CLR_ECC_DED	R/WD	0h	Clear ECC_DED. A write of a non-zero value to this bit field decrements the ECC_DED bit field by the value provided. Reset type: SYSRSn
9-8	CLR_ECC_SEC	R/WD	0h	Clear ECC_SEC. A write of a non-zero value to this bit field decrements the ECC_SEC bit field by the value provided. Reset type: SYSRSn
7	CTRL_REG_ERROR	R/W1S	0h	Control Register Error. A bit field in the control register is in an ambiguous state. This means that the redundancy registers have detected a state where not all values are the same and has defaulted to the reset state. S/W needs to re-write these registers to a known state. A write of 1 will set this interrupt flag. Reset type: SYSRSn
6-5	RESERVED	R/WI	0h	Reserved

**Table 28-88. MCANERR\_ERR\_STAT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	ECC_OTHER	R/W1S	0h	SEC While Writeback Error Status 0 No SEC error while writeback pending 1 Indicates that successive single-bit errors have occurred while a writeback is still pending Reset type: SYSRSn
3-2	ECC_DED	R/WI	0h	Double Bit Error Detected Status. A 2-bit saturating counter of the number of DED errors that have occurred since last cleared. 0 No double-bit error detected 1 One double-bit error was detected 2 Two double-bit errors were detected 3 Three double-bit errors were detected A write of a non-zero value to this bit field increments it by the value provided. Reset type: SYSRSn
1-0	ECC_SEC	R/WI	0h	Single Bit Error Corrected Status. A 2-bit saturating counter of the number of SEC errors that have occurred since last cleared. 0 No single-bit error detected 1 One single-bit error was detected and corrected 2 Two single-bit errors were detected and corrected 3 Three single-bit errors were detected and corrected A write of a non-zero value to this bit field increments it by the value provided. Reset type: SYSRSn

### 28.7.4.9 MCANERR\_ERR\_STAT2 Register (Offset (x8) = 24h, Offset (x16) = 12h) [Reset = 0000000h]

MCANERR\_ERR\_STAT2 is shown in [Figure 28-90](#) and described in [Table 28-89](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 28-90. MCANERR\_ERR\_STAT2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ECC_ROW																															
R-0h																															

**Table 28-89. MCANERR\_ERR\_STAT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ECC_ROW	R	0h	Indicates the row address where the single or double-bit error occurred. This value is address offset/4. Reset type: SYSRSn

**28.7.4.10 MCANERR\_ERR\_STAT3 Register (Offset (x8) = 28h, Offset (x16) = 14h) [Reset = 0000000h]**

 MCANERR\_ERR\_STAT3 is shown in [Figure 28-91](#) and described in [Table 28-90](#).

 Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 28-91. MCANERR\_ERR\_STAT3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						CLR_SVBUS_T IMEOUT	RESERVED
R-0h						R-0/W1C-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED						SVBUS_TIMEO UT	WB_PEND
R-0h						R-0/W1S-0h	R-0h

**Table 28-90. MCANERR\_ERR\_STAT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	CLR_SVBUS_TIMEOUT	R-0/W1C	0h	Write 1 to clear the Serial VBUS Timeout Flag Reset type: SYSRSn
8-2	RESERVED	R	0h	Reserved
1	SVBUS_TIMEOUT	R-0/W1S	0h	Serial VBUS Timeout Flag. Write 1 to set. Reset type: SYSRSn
0	WB_PEND	R	0h	Delayed Write Back Pending Status 0 No write back pending 1 An ECC data correction write back is pending Reset type: SYSRSn

### 28.7.4.11 MCANERR\_SEC\_EOI Register (Offset (x8) = 3Ch, Offset (x16) = 1Eh) [Reset = 0000000h]

MCANERR\_SEC\_EOI is shown in [Figure 28-92](#) and described in [Table 28-91](#).

Return to the [Summary Table](#).

MCAN Single Error Corrected End of Interrupt Register

**Figure 28-92. MCANERR\_SEC\_EOI Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
R-0h							R-0/W1S-0h

**Table 28-91. MCANERR\_SEC\_EOI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EOI_WR	R-0/W1S	0h	Write to this register indicates that software has acknowledged the pending interrupt and the next interrupt can be sent to the host. Note that a write to the MCANERR_ERR_STAT1.CLR_ECC_SEC goes through the SVBUS and has a delayed completion. To avoid an additional interrupt, read the MCANERR_ERR_STAT1 register back prior to writing to this bit field. Reset type: SYSRSn

**28.7.4.12 MCANERR\_SEC\_STATUS Register (Offset (x8) = 40h, Offset (x16) = 20h) [Reset = 0000000h]**

 MCANERR\_SEC\_STATUS is shown in [Figure 28-93](#) and described in [Table 28-92](#).

 Return to the [Summary Table](#).

MCAN Single Error Corrected Interrupt Status Register

**Figure 28-93. MCANERR\_SEC\_STATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	MSGMEM_PEN D
R-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 28-92. MCANERR\_SEC\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R-0/W1S	0h	Reserved
0	MSGMEM_PEND	R-0/W1S	0h	Message RAM SEC Interrupt Pending 0 No SEC interrupt is pending 1 SEC interrupt is pending Reset type: SYSRSn

**28.7.4.13 MCANERR\_SEC\_ENABLE\_SET Register (Offset (x8) = 80h, Offset (x16) = 40h) [Reset = 00000000h]**

 MCANERR\_SEC\_ENABLE\_SET is shown in [Figure 28-94](#) and described in [Table 28-93](#).

 Return to the [Summary Table](#).

MCAN Single Error Corrected Interrupt Enable Set Register

**Figure 28-94. MCANERR\_SEC\_ENABLE\_SET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	MSGMEM_ENABLE_SET
R-0h						R/W1S-0h	R/W1S-0h

**Table 28-93. MCANERR\_SEC\_ENABLE\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R/W1S	0h	Reserved
0	MSGMEM_ENABLE_SET	R/W1S	0h	Message RAM SEC Interrupt Pending Enable Set. Writing a 1 to this bit enables the Message RAM SEC error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value. Reset type: SYSRSn



### 28.7.4.14 MCANERR\_SEC\_ENABLE\_CLR Register (Offset (x8) = C0h, Offset (x16) = 60h) [Reset = 00000000h]

MCANERR\_SEC\_ENABLE\_CLR is shown in [Figure 28-95](#) and described in [Table 28-94](#).

Return to the [Summary Table](#).

MCAN Single Error Corrected Interrupt Enable Clear Register

**Figure 28-95. MCANERR\_SEC\_ENABLE\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	MSGMEM_ENA BLE_CLR
R-0h						R/W1C-0h	R/W1C-0h

**Table 28-94. MCANERR\_SEC\_ENABLE\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R/W1C	0h	Reserved
0	MSGMEM_ENABLE_CLR	R/W1C	0h	Message RAM SEC Interrupt Pending Enable Clear. Writing a 1 to this bit disables the Message RAM SEC error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value. Reset type: SYSRSn

**28.7.4.15 MCANERR\_DED\_EOI Register (Offset (x8) = 13Ch, Offset (x16) = 9Eh) [Reset = 0000000h]**

 MCANERR\_DED\_EOI is shown in [Figure 28-96](#) and described in [Table 28-95](#).

 Return to the [Summary Table](#).

MCAN Double Error Detected End of Interrupt Register

**Figure 28-96. MCANERR\_DED\_EOI Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
R-0h							R-0/W1S-0h

**Table 28-95. MCANERR\_DED\_EOI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EOI_WR	R-0/W1S	0h	Write to this register indicates that software has acknowledged the pending interrupt and the next interrupt can be sent to the host. Note that a write to the MCANERR_ERR_STAT1.CLR_ECC_DED goes through the SVBUS and has a delayed completion. To avoid an additional interrupt, read the MCANERR_ERR_STAT1 register back prior to writing to this bit field. Reset type: SYSRSn

**28.7.4.16 MCANERR\_DED\_STATUS Register (Offset (x8) = 140h, Offset (x16) = A0h) [Reset = 0000000h]**

 MCANERR\_DED\_STATUS is shown in [Figure 28-97](#) and described in [Table 28-96](#).

 Return to the [Summary Table](#).

MCAN Double Error Detected Interrupt Status Register

**Figure 28-97. MCANERR\_DED\_STATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	MSGMEM_PEN D
R-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 28-96. MCANERR\_DED\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R-0/W1S	0h	Reserved
0	MSGMEM_PEND	R-0/W1S	0h	Message RAM DED Interrupt Pending 0 No DED interrupt is pending 1 DED interrupt is pending Reset type: SYSRSn

**28.7.4.17 MCANERR\_DED\_ENABLE\_SET Register (Offset (x8) = 180h, Offset (x16) = C0h) [Reset = 00000000h]**

MCANERR\_DED\_ENABLE\_SET is shown in [Figure 28-98](#) and described in [Table 28-97](#).

Return to the [Summary Table](#).

MCAN Double Error Detected Interrupt Enable Set Register

**Figure 28-98. MCANERR\_DED\_ENABLE\_SET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	MSGMEM_ENABLE_SET
R-0h						R/W1S-0h	R/W1S-0h

**Table 28-97. MCANERR\_DED\_ENABLE\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R/W1S	0h	Reserved
0	MSGMEM_ENABLE_SET	R/W1S	0h	Message RAM DED Interrupt Pending Enable Set. Writing a 1 to this bit enables the Message RAM DED error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value. Reset type: SYSRSn

**28.7.4.18 MCANERR\_DED\_ENABLE\_CLR Register (Offset (x8) = 1C0h, Offset (x16) = E0h) [Reset = 00000000h]**

MCANERR\_DED\_ENABLE\_CLR is shown in [Figure 28-99](#) and described in [Table 28-98](#).

Return to the [Summary Table](#).

MCAN Double Error Detected Interrupt Enable Clear Register

**Figure 28-99. MCANERR\_DED\_ENABLE\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	MSGMEM_ENA BLE_CLR
R-0h						R/W1C-0h	R/W1C-0h

**Table 28-98. MCANERR\_DED\_ENABLE\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R/W1C	0h	Reserved
0	MSGMEM_ENABLE_CLR	R/W1C	0h	Message RAM DED Interrupt Pending Enable Clear. Writing a 1 to this bit disables the Message RAM DED error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value. Reset type: SYSRSn

### 28.7.4.19 MCANERR\_AGGR\_ENABLE\_SET Register (Offset (x8) = 200h, Offset (x16) = 100h) [Reset = 0000000h]

MCANERR\_AGGR\_ENABLE\_SET is shown in [Figure 28-100](#) and described in [Table 28-99](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Enable Set Register

**Figure 28-100. MCANERR\_AGGR\_ENABLE\_SET Register**

31	30	29	28	27	26	25	24		
RESERVED									
R-0h									
23	22	21	20	19	18	17	16		
RESERVED									
R-0h									
15	14	13	12	11	10	9	8		
RESERVED									
R-0h									
7	6	5	4	3	2	1	0		
RESERVED							ENABLE_TIME OUT_SET	ENABLE_PARI TY_SET	
R-0h							R/W1S-0h	R/W1S-0h	

**Table 28-99. MCANERR\_AGGR\_ENABLE\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	ENABLE_TIMEOUT_SET	R/W1S	0h	Write 1 to enable timeout errors. Reads return the corresponding enable bit's current value. Reset type: SYSRSn
0	ENABLE_PARITY_SET	R/W1S	0h	Write 1 to enable parity errors. Reads return the corresponding enable bit's current value. Reset type: SYSRSn

### 28.7.4.20 MCANERR\_AGGR\_ENABLE\_CLR Register (Offset (x8) = 204h, Offset (x16) = 102h) [Reset = 00000000h]

MCANERR\_AGGR\_ENABLE\_CLR is shown in [Figure 28-101](#) and described in [Table 28-100](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Enable Clear Register

**Figure 28-101. MCANERR\_AGGR\_ENABLE\_CLR Register**

31	30	29	28	27	26	25	24		
RESERVED									
R-0h									
23	22	21	20	19	18	17	16		
RESERVED									
R-0h									
15	14	13	12	11	10	9	8		
RESERVED									
R-0h									
7	6	5	4	3	2	1	0		
RESERVED							ENABLE_TIME OUT_CLR	ENABLE_PARI TY_CLR	
R-0h							R/W1C-0h	R/W1C-0h	

**Table 28-100. MCANERR\_AGGR\_ENABLE\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	ENABLE_TIMEOUT_CLR	R/W1C	0h	Write 1 to disable timeout errors. Reads return the corresponding enable bit's current value. Reset type: SYSRSn
0	ENABLE_PARITY_CLR	R/W1C	0h	Write 1 to disable parity errors. Reads return the corresponding enable bit's current value. Reset type: SYSRSn

### 28.7.4.21 MCANERR\_AGGR\_STATUS\_SET Register (Offset (x8) = 208h, Offset (x16) = 104h) [Reset = 0000000h]

MCANERR\_AGGR\_STATUS\_SET is shown in [Figure 28-102](#) and described in [Table 28-101](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Status Set Register

**Figure 28-102. MCANERR\_AGGR\_STATUS\_SET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				SVBUS_TIMEOUT		AGGR_PARITY_ERR	
R-0h				R/WI-0h		R/WI-0h	

**Table 28-101. MCANERR\_AGGR\_STATUS\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3-2	SVBUS_TIMEOUT	R/WI	0h	Aggregator Serial VBUS Timeout Error Status 2-bit saturating counter of the number of SVBUS timeout errors that have occurred since last cleared. 0 No timeout errors have occurred 1 One timeout error has occurred 2 Two timeout errors have occurred 3 Three timeout errors have occurred A write of a non-zero value to this bit field increments it by the value provided. Reset type: SYSRSn
1-0	AGGR_PARITY_ERR	R/WI	0h	Aggregator Parity Error Status 2-bit saturating counter of the number of parity errors that have occurred since last cleared. 0 No parity errors have occurred 1 One parity error has occurred 2 Two parity errors have occurred 3 Three parity errors have occurred A write of a non-zero value to this bit field increments it by the value provided. Reset type: SYSRSn



### 28.7.4.22 MCANERR\_AGGR\_STATUS\_CLR Register (Offset (x8) = 20Ch, Offset (x16) = 106h) [Reset = 00000000h]

MCANERR\_AGGR\_STATUS\_CLR is shown in [Figure 28-103](#) and described in [Table 28-102](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Status Clear Register

**Figure 28-103. MCANERR\_AGGR\_STATUS\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				SVBUS_TIMEOUT		AGGR_PARITY_ERR	
R-0h				R/WD-0h		R/WD-0h	

**Table 28-102. MCANERR\_AGGR\_STATUS\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3-2	SVBUS_TIMEOUT	R/WD	0h	Aggregator Serial VBUS Timeout Error Status 2-bit saturating counter of the number of SVBUS timeout errors that have occurred since last cleared. 0 No timeout errors have occurred 1 One timeout error has occurred 2 Two timeout errors have occurred 3 Three timeout errors have occurred A write of a non-zero value to this bit field decrements it by the value provided. Reset type: SYSRSn
1-0	AGGR_PARITY_ERR	R/WD	0h	Aggregator Parity Error Status 2-bit saturating counter of the number of parity errors that have occurred since last cleared. 0 No parity errors have occurred 1 One parity error has occurred 2 Two parity errors have occurred 3 Three parity errors have occurred A write of a non-zero value to this bit field decrements it by the value provided. Reset type: SYSRSn

## Chapter 29 Local Interconnect Network (LIN)

---



This chapter describes the local interconnect network (LIN) module. Since this module can also operate like a conventional serial communications interface (SCI) port, this module is referred to as the SCI/LIN module in this document. In SCI compatibility mode, this module is functionally compatible to the standalone SCI module. However, since the SCI/LIN module uses a different register/bit structure, code written for this module cannot be directly ported to the standalone SCI module and conversely.

This module can be configured to operate in either SCI (UART) or LIN mode.

<b>29.1 LIN Overview</b> .....	<b>3443</b>
<b>29.2 Serial Communications Interface Module</b> .....	<b>3448</b>
<b>29.3 Local Interconnect Network Module</b> .....	<b>3466</b>
<b>29.4 Low-Power Mode</b> .....	<b>3488</b>
<b>29.5 Emulation Mode</b> .....	<b>3490</b>
<b>29.6 Software</b> .....	<b>3491</b>
<b>29.7 LIN Registers</b> .....	<b>3496</b>

## 29.1 LIN Overview

The SCI/LIN is compliant to the LIN 2.1 protocol specified in the *LIN Specification Package*. The SCI/LIN module can be programmed to work either as an SCI or as a LIN. The SCI hardware features are augmented to achieve LIN compatibility.

The SCI module is a universal asynchronous receiver-transmitter (UART) that implements the standard non-return to zero format.

The LIN standard is based on the SCI (UART) serial data link format. The communication concept is single-commander/multiple-responder with a message identification for multicast transmission between any network nodes.

Throughout the chapter, compatibility mode refers to SCI mode functionality of the SCI/LIN module. [Section 29.2](#) explains about the SCI functionality and [Section 29.3](#) explains about the LIN functionality. Though the registers are common for LIN and SCI, the register descriptions has notes to identify the register and bit usage in different modes.

### 29.1.1 SCI Features

The following are the features of the SCI module:

- Standard universal asynchronous receiver-transmitter (UART) communication
- Supports full- or half-duplex operation
- Standard non-return to zero (NRZ) format
- Double-buffered receive and transmit functions in compatibility mode
- Supports two individually enabled interrupt lines: level 0 and level 1
- Configurable frame format of 3 to 13 bits per character based on the following:
  - Data word length programmable from one to eight bits
  - Additional address bit in address-bit mode
  - Parity programmable for zero or one parity bit, odd or even parity
  - Stop programmable for one or two stop bits
- Asynchronous communication mode
- Two multiprocessor communication formats allow communication between more than two devices
- Sleep mode is available to free CPU resources during multiprocessor communication and then wake up to receive an incoming message
- The 24-bit programmable baud rate supports  $2^{24}$  different baud rates provide high accuracy baud rate selection
- At 100MHz peripheral clock, 3.125Mbps is the maximum baud rate achievable
- Capability to use direct memory access (DMA) for transmit and receive data
- Five error flags and seven status flags provide detailed information regarding SCI events
- Two external pins: LINRX and LINTX
- Multibuffered receive and transmit units

---

#### Note

The SCI/LIN module is functionally compatible with the C2000™ SCI modules, but not directly software compatible due to different register control structures.

The SCI/LIN module does not support UART hardware flow control. This feature can be implemented in software using a general-purpose I/O pin.

The SCI/LIN module does not support isosynchronous mode as there is no SCICLK pin.

---

### 29.1.2 LIN Features

The following are the features of the LIN module:

- Compatibility with LIN 1.3 , 2.0, and 2.1 protocols
- Configurable baud rate up to 20 kbps
- Two external pins: LINRX and LINTX.
- Multibuffered receive and transmit units
- Identification masks for message filtering
- Automatic commander header generation
  - Programmable synchronization break field
  - Synchronization field
  - Identifier field
- Responder Automatic Synchronization
  - Synchronization break detection
  - Optional baud rate update
  - Synchronization validation
- $2^{31}$  programmable transmission rates with 7 fractional bits
- Wakeup on LINRX dominant level from transceiver
- Automatic wakeup support
  - Wakeup signal generation
  - Expiration times on wakeup signals
- Automatic bus idle detection
- Error detection
  - Bit error
  - Bus error
  - No-response error
  - Checksum error
  - Synchronization field error
  - Parity error
- Capability to use Direct Memory Access (DMA) for transmit and receive data.
- 2 interrupt lines with priority encoding for:
  - Receive
  - Transmit
  - ID, error, and status
- Support for LIN 2.0 checksum
- Enhanced synchronizer finite state machine (FSM) support for frame processing
- Enhanced handling of extended frames
- Enhanced baud rate generator
- Update wakeup/go to sleep

### 29.1.3 LIN Related Collateral

#### Foundational Materials

- [C2000 Academy - LIN](#)
- [LIN Protocol and Physical Layer Requirements Application Report](#)
- [Local Interconnect Network \(LIN\) Overview and Training \(Video\)](#)

### 29.1.4 Block Diagram

The SCI/LIN module contains the core SCI block with added sub-blocks to support LIN protocol.

The three major components of the SCI Module are:

- **Transmitter (TX)** contains two major registers to perform the double-buffering:
  - The transmitter data buffer register (SCITD) contains data loaded by the CPU to be transferred to the shift register for transmission.
  - The transmitter shift register (SCITXSHF) loads data from the data buffer (SCITD) and shifts data onto the LINTX pin, one bit at a time.
- **Baud Clock Generator**
  - A programmable baud generator produces a baud clock scaled from the input clock VCLK
  - LIN VCLK is based on the SYSCLK frequency. VCLK input from SYSCLK and can be divided by 1, 2, or 4 using the CLK\_CFG\_REGS PERCLKDIVSEL.LINxCLKDIV field for each LIN module individually. By default, VCLK input is SYSCLK divided by 2
- **Receiver (RX)** contains two major registers to perform the double-buffering:
  - The receiver shift register (SCIRXSHF) shifts data in from the LINRX pin one bit at a time and transfers completed data into the receive data buffer.
  - The receiver data buffer register (SCIRD) contains received data transferred from the receiver shift register

The SCI receiver and transmitter are double-buffered, and each has a separate enable and interrupt bits. The receiver and transmitter can each be operated independently or simultaneously in full duplex mode.

To maintain data integrity, the SCI checks the data the SCI receives for breaks, parity, overrun, and framing errors. The bit rate (baud) is programmable to over 16 million different rates through a 24-bit baud-select register. [Figure 29-1](#) shows the detailed SCI block diagram.

The SCI/LIN module is based on the standalone SCI with the addition of an error detector (parity calculator, checksum calculator, and bit monitor), a mask filter, a synchronizer, and a multibuffered receiver and transmitter. The SCI interface, the DMA control sub-blocks and the baud generator are modified as part of the hardware enhancements for LIN compatibility. [Figure 29-2](#) shows the SCI/LIN block diagram.




Figure 29-1. SCI Block Diagram




Figure 29-2. SCI/LIN Block Diagram

## 29.2 Serial Communications Interface Module

### 29.2.1 SCI Communication Formats

The SCI module can be configured to meet the requirements of many applications. Because communication formats vary depending on the specific application, many attributes of the SCI/LIN are user configurable. The configuration options are:

- SCI Frame format
- SCI Timing modes
- SCI Baud rate
- SCI Multiprocessor modes

#### 29.2.1.1 SCI Frame Formats

The SCI uses a programmable frame format. All frames consist of the following:


- One start bit
- One to eight data bits
- Zero or one address bit
- Zero or one parity bit
- One or two stop bits

The frame format for both the transmitter and receiver is programmable through the bits in the SCIGCR1 register. Both receive and transmit data is in nonreturn to zero (NRZ) format, which means that the transmit and receive lines are at logic high when idle. Each frame transmission begins with a start bit, in which the transmitter pulls the SCI line low (logic low). Following the start bit, the frame data is sent and received least significant bit first (LSB).

An address bit is present in each frame if the SCI is configured to be in address-bit mode but is not present in any frame if the SCI is configured for idle-line mode. The format of frames with and without the address bit is illustrated in [Figure 29-3](#).

A parity bit is present in every frame when the PARITY ENA bit is set. The value of the parity bit depends on the number of one bits in the frame and whether odd or even parity has been selected using the PARITY ENA bit. Both examples in [Figure 29-3](#) have parity enabled.

All frames include one stop bit, which is always a high level. This high level at the end of each frame is used to indicate the end of a frame to make sure synchronization between communicating devices. Two stop bits are transmitted, if the STOP bit in SCIGCR1 register is set. The examples shown in [Figure 29-3](#) use one stop bit per frame.



**Figure 29-3. Typical SCI Data Frame Formats**



### 29.2.1.2 SCI Asynchronous Timing Mode

The SCI can be configured to use the asynchronous timing mode using TIMING MODE bit in SCIGCR1 register.

The asynchronous timing mode uses only the receive and transmit data lines to interface with devices using the standard universal asynchronous receiver-transmitter (UART) protocol.

In the asynchronous timing mode, each bit in a frame has a duration of 16 SCI baud clock periods. Each bit therefore consists of 16 samples (one for each clock period). When the SCI is using asynchronous mode, the baud rates of all communicating devices must match as closely as possible. Receive errors result from devices communicating at different baud rates.

With the receiver in the asynchronous timing mode, the SCI detects a valid start bit if the first four samples after a falling edge on the LINRX pin are of logic level 0. As soon as a falling edge is detected on LINRX, the SCI assumes that a frame is being received and synchronizes to the bus.

To prevent interpreting noise as Start bit SCI expects LINRX line to be low for at least four contiguous SCI baud clock periods to detect a valid start bit. The bus is considered idle if this condition is not met. When a valid start bit is detected, the SCI determines the value of each bit by sampling the LINRX line value during the seventh, eighth, and ninth SCI baud clock periods. A majority vote of these three samples is used to determine the value stored in the SCI receiver shift register. By sampling in the middle of the bit, the SCI reduces errors caused by propagation delays and rise and fall times and data line noises. Figure 29-4 illustrates how the receiver samples a start bit and a data bit in asynchronous timing mode.

The transmitter transmits each bit for a duration of 16 SCI baud clock periods. During the first clock period for a bit, the transmitter shifts the value of that bit onto the LINTX pin. The transmitter then holds the current bit value on LINTX for 16 SCI baud clock periods.




Figure 29-4. Asynchronous Communication Bit Timing

### 29.2.1.3 SCI Baud Rate

The SCI/LIN has an internally generated serial clock determined by the peripheral VCLK and the prescalers P and M in this register. The SCI uses the 24-bit integer prescaler P value in the BRS register to select the required baud rates. The additional 4-bit fractional divider M refines the baud rate selection.

In asynchronous timing mode, the SCI generates a baud clock according to the following formula:

$$SCICLK \text{ Frequency} = \frac{VCLK \text{ Frequency}}{P + 1 + \frac{M}{16}}$$

$$\text{Asynchronous baud value} = \frac{SCICLK \text{ Frequency}}{16}$$

For P = 0,

$$\text{Asynchronous baud value} = \frac{VCLK \text{ Frequency}}{32}$$

### 29.2.1.3.1 Superfractional Divider, SCI Asynchronous Mode

The superfractional divider is available in SCI asynchronous mode (idle-line and address-bit mode). Building on the 4-bit fractional divider M (BRS[27:24]), the superfractional divider uses an additional 3-bit modulating value (see Table 29-2). The bits with a 1 in the table have an additional VCLK period added to the  $T_{bit}$ . If the character length is more than 10, then the modulation table is a rolled-over version of the original table (Table 29-1), as shown in Table 29-2.

The baud rate varies over a data field to average according to the BRS[30:28] value by a “d” fraction of the peripheral internal clock:  $0 < d < 1$ . See Figure 29-5 for a simple Average “d” calculation based on “U” value (BRS[30:28]).

The instantaneous bit time is expressed in terms of  $T_{VCLK}$  as follows:

For all P other than 0, and all M and d (0 or 1),

$$T^{i bit} = \left[ 16 \left( P + 1 + \frac{M}{16} \right) + d \right] T_{VCLK}$$

For P = 0,  $T_{bit} = 32T_{VCLK}$

The averaged bit time is expressed in terms of  $T_{VCLK}$  as follows:

For all P other than 0, and all M and d ( $0 < d < 1$ ),

$$T^{a bit} = \left[ 16 \left( P + 1 + \frac{M}{16} \right) + d \right] T_{VCLK}$$

For P = 0,  $T_{bit} = 32T_{VCLK}$

**Table 29-1. Superfractional Bit Modulation for SCI Mode (Normal Configuration)**



Normal Configuration = Start Bit + 8 Data Bits + Stop Bit										
BRS[30:28]	Start Bit	D[0]	D[1]	D[2]	D[3]	D[4]	D[5]	D[6]	D[7]	Stop Bit
0h	0	0	0	0	0	0	0	0	0	0
1h	1	0	0	0	0	0	0	0	1	0
2h	1	0	0	0	1	0	0	0	1	0
3h	1	0	1	0	1	0	0	0	1	0
4h	1	0	1	0	1	0	1	0	1	0
5h	1	1	1	0	1	0	1	0	1	1
6h	1	1	1	0	1	1	1	0	1	1
7h	1	1	1	1	1	1	1	0	1	1

**Table 29-2. Superfractional Bit Modulation for SCI Mode (Maximum Configuration)**

Maximum Configuration = Start Bit + 8 Data Bits + Addr Bit + Parity Bit + Stop Bit 0 + Stop Bit 1													
BRS[30:28]	Start Bit	D[0]	D[1]	D[2]	D[3]	D[4]	D[5]	D[6]	D[7]	Addr	Parity	Stop0	Stop1
0h	0	0	0	0	0	0	0	0	0	0	0	0	0
1h	1	0	0	0	0	0	0	0	1	0	0	0	0
2h	1	0	0	0	1	0	0	0	1	0	0	0	1
3h	1	0	1	0	1	0	0	0	1	0	1	0	1
4h	1	0	1	0	1	0	1	0	1	0	1	0	1
5h	1	1	1	0	1	0	1	0	1	1	1	0	1
6h	1	1	1	0	1	1	1	0	1	1	1	0	1
7h	1	1	1	1	1	1	1	0	1	1	1	1	1

**Table 29-3. SCI Mode (Minimum Configuration)**

Minimum Configuration = Start Bit + 1 Data Bit + Stop Bit			
BRS[30:28]	Start Bit	D[0]	Stop Bit
0h	0	0	0
1h	1	0	0
2h	1	0	0
3h	1	0	1
4h	1	0	1
5h	1	1	1
6h	1	1	1
7h	1	1	1

**Normal Data Frame with BRS[31:28] = 0**

**Normal Data Frame with BRS[31:28] = 1**

**Figure 29-5. Superfractional Divider Example**

#### 29.2.1.4 SCI Multiprocessor Communication Modes

In some applications, the SCI can be connected to more than one serial communication device. In such a multiprocessor configuration, several frames of data can be sent to all connected devices or to an individual device. In the case of data sent to an individual device, the receiving devices must determine when the devices are being addressed. When a message is not intended for them, the devices can ignore the following data. When only two devices make up the SCI network, addressing is not needed, so multiprocessor communication schemes are not required.

SCI supports two multiprocessor communication modes which can be selected using COMM MODE bit:

- Idle-Line Mode
- Address Bit Mode

When the SCI is not used in a multiprocessor environment, software can consider all frames as data frames. In this case, the only distinction between the idle-line and address-bit modes is the presence of an extra bit (the address bit) in each frame sent with the address-bit protocol.

The SCI allows full-duplex communication where data can be sent and received using the transmit and receive pins simultaneously. However, the protocol used by the SCI assumes that only one device transmits data on the same bus line at any one time. No arbitration is done by the SCI.

### 29.2.1.4.1 Idle-Line Multiprocessor Modes

In idle-line multiprocessor mode, a frame that is preceded by an idle period (10 or more idle bits) is an address frame. A frame that is preceded by fewer than 10 idle bits is a data frame. Figure 29-6 illustrates the format of several blocks and frames with idle-line mode.

There are two ways to transmit an address frame using idle-line mode:

**Method 1:** In software, deliberately leave an idle period between the transmission of the last data frame of the previous block and the address frame of the new block.

**Method 2:** Configure the SCI to automatically send an idle period between the last data frame of the previous block and the address frame of the new block.

Although Method 1 is only accomplished by a delay loop in software, Method 2 can be implemented by using the transmit buffer and the TXWAKE bit in the following manner:

Step 1: Write a 1 to the TXWAKE bit.


Step 2: Write a dummy data value to the SCITD register. This triggers the SCI to begin the idle period as soon as the transmitter shift register is empty.

Step 3: Wait for the SCI to clear the TXWAKE flag.

Step 4: Write the address value to SCITD.

As indicated by Step 3, software can wait for the SCI to clear the TXWAKE bit. However, the SCI clears the TXWAKE bit at the same time the SCI sets TXRDY (that is, transfers data from SCITD into SCITXSHF). Therefore, if the TX INT ENA bit is set, the transfer of data from SCITD to SCITXSHF causes an interrupt to be generated at the same time that the SCI clears the TXWAKE bit. If this interrupt method is used, software is not required to poll the TXWAKE bit waiting for the SCI to clear the bit.

When idle-line multiprocessor communications are used, software must make sure that the idle time exceeds 10 bit periods before addresses (using one of the methods mentioned above), and software must also make sure that data frames are written to the transmitter quickly enough to be sent without a delay of 10 bit periods between frames. Failure to comply with these conditions results in data interpretation errors by other devices receiving the transmission.




**Figure 29-6. Idle-Line Multiprocessor Communication Format**

**29.2.1.4.2 Address-Bit Multiprocessor Mode**

In the address-bit protocol, each frame has an extra bit immediately following the data field called an address bit. A frame with the address bit set to 1 is an address frame; a frame with the address bit set to 0 is a data frame. The idle period timing is irrelevant in this mode. Figure 29-7 illustrates the format of several blocks and frames with the address-bit mode.

When address-bit mode is used, the value of the TXWAKE bit is the value sent as the address bit. To send an address frame, software must set the TXWAKE bit. This bit is cleared as the contents of the SCITD are shifted from the TXWAKE register so that all frames sent are data except when the TXWAKE bit is written as a 1.

No dummy write to SCITD is required before an address frame is sent in address-bit mode. The first byte written to SCITD after the TXWAKE bit is written to 1 is transmitted with the address bit set when address-bit mode is used.



**Figure 29-7. Address-Bit Multiprocessor Communication Format**

### 29.2.1.5 SCI Multibuffered Mode

To reduce CPU load when receiving or transmitting data in interrupt mode or DMA mode, the SCI/LIN module has eight separate receive and transmit buffers. Multibuffered mode is enabled by setting the MBUF MODE bit.

The multibuffer 3-bit counter counts the data bytes transferred from the SCIRXSHF register to the RDy receive buffers and TDy transmit buffers register to SCITXSHF register. The 3-bit compare register contains the number of data bytes expected to be received or transmitted. the LENGTH value in SCIFORMAT register indicates the expected length and is used to load the 3-bit compare register.

A receive interrupt (RX interrupt; see the SCIINTVECT0 and SCIINTVECT1 registers), and a receive ready RXRDY flag set in SCIFLR register, as well as a DMA request (RXDMA) can occur after receiving a response if there are no response receive errors for the frame (such as, there is, frame error, and overrun error).

A transmit interrupt (TX interrupt), and a transmit ready flag (TXRDY flag in SCIFLR register), and a DMA request (TXDMA) can occur after transmitting a response.

Figure 29-8 and Figure 29-9 show the receive and transmit multibuffer functional block diagram, respectively.




Figure 29-8. Receive Buffers






Figure 29-9. Transmit Buffers

### 29.2.2 SCI Interrupts

The SCI/LIN module has two interrupt lines, level 0 and level 1, to the vectored interrupt manager (VIM) module (see [Figure 29-10](#)). Two offset registers SCIINTVECT0 and SCIINTVECT1 determine which flag triggered the interrupt according to the respective priority encoders. Each interrupt condition has a bit to enable/disable the interrupt in the SCISSETINT and SCICLRINT registers, respectively.

Each interrupt also has a bit that can be set as interrupt level 0(INT0) or as interrupt level 1(INT1). By default, interrupts are in interrupt level 0. SCISSETINTLVL sets a given interrupt to level1. SCICLEARINTLVL resets a given interrupt level to the default level 0.

The interrupt vector registers SCIINTVECT0 and SCIINTVECT1 return the vector of the pending interrupt line INT0 or INT1. If more than one interrupt is pending, the interrupt vector register holds the highest priority interrupt.





Figure 29-10. General Interrupt Scheme



**Figure 29-11. Interrupt Generation for Given Flags**

### 29.2.2.1 Transmit Interrupt

To use transmit interrupt functionality, `SETTXINT` bit must be enabled and `SET_TX_DMA` bit must be cleared in the `SCISSETINT` register. The transmit ready (`TXRDY`) flag is set when the SCI transfers the contents of `SCITD/TDy` to the shift register, `SCITXSHF`. The `TXRDY` flag indicates that `SCITD/TDy` is ready to be loaded with more data. In addition, the SCI sets the `TX EMPTY` bit if both the `SCITD/TDy` and `SCITXSHF` registers are empty. If the `SETTXINT` bit is set, then a transmit interrupt is generated when the `TXRDY` flag goes high. The transmit interrupt is not generated immediately after setting the `SETTXINT` bit unlike the transmit DMA request. The transmit interrupt is generated only after the first transfer from `SCITD/TDy` to `SCITXSHF`, that is first data has to be written to `SCITD/TDy` before any interrupt gets generated. To transmit further data, data can be written to `SCITD/TDy` in the transmit interrupt service routine.

Writing data to the `SCITD/TDy` register clears the `TXRDY` bit. When this data has been moved to the `SCITXSHF` register, the `TXRDY` bit is set again. The interrupt request can be suspended by setting the `CLRTXINT` bit in the `SCICLEARINT` register; however, when the `SETTXINT` bit is again set to 1, the `TXRDY` interrupt is asserted again. The transmit interrupt request can be eliminated until the next series of values is written to `SCITD/TDy`, by disabling the transmitter using the `TXENA` bit, by a software reset `SWnRST`, or by a device hardware reset.

### 29.2.2.2 Receive Interrupt

The receive ready (`RXRDY`) flag is set when the SCI transfers newly received data from `SCIRXSHF` to `SCIRD/RDy`. The `RXRDY` flag therefore indicates that the SCI has new data to be read. Receive interrupts are enabled by the `SETRXINT` bit in the `SCISSETINT` register. If the `SETRXINT` is set when the SCI sets the `RXRDY` flag, then a receive interrupt is generated. The received data can be read in the Interrupt Service routine.

On a device with a DMA controller, the `SET_RX_DMA` bit in the `SCISSETINT` register must be cleared to select interrupt functionality.

### 29.2.2.3 WakeUp Interrupt

SCI sets the `WAKEUP` flag if bus activity on the RX line either prevents power-down mode from being entered, or RX line activity causes an exit from power-down mode. If enabled (`SCISSETINT.SETWAKEUPINT` is set), the wakeup interrupt is triggered once the `WAKEUP` flag in the `SCIFLR` register is set.

### 29.2.2.4 Error Interrupts

The following error detections are supported with an interrupt by the SCI module:

- Parity errors (PE)
- Frame errors (FE)
- Break Detect errors (BRKDT)
- Overrun errors (OE)
- Bit errors (BE)

There are 16 interrupt sources in the SCI/LIN module. In SCI mode, 8 interrupts are supported, as listed in [Table 29-4](#).

If all of these errors (PE, FE, BRKDT, OE, BE) are flagged, an interrupt for the flagged errors is generated if enabled. A message is valid for both the transmitter and the receiver, if there is no error detected until the end of the frame. Each of these flags is located in the receiver status (SCIFLR) register ([Table 29-5](#) and [Table 29-6](#)).

**Table 29-4. SCI/LIN Interrupts**

Offset <sup>(1)</sup>	Interrupt	Applicable to SCI	Applicable to LIN
0	No interrupt	-	-
1	Wakeup	Yes	Yes
2	Inconsistent-sync-field error (ISFE)	No	Yes
3	Parity error (PE)	Yes	Yes
4	ID	No	Yes
5	Physical bus error (PBE)	No	Yes
6	Frame error (FE)	Yes	Yes
7	Break detect (BRKDT)	Yes	No
8	Checksum error (CE)	No	Yes
9	Overrun error (OE)	Yes	Yes
10	Bit error (BE)	Yes	Yes
11	Receive	Yes	Yes
12	Transmit	Yes	Yes
13	No-response error (NRE)	No	Yes
14	Timeout after wakeup signal (150ms)	No	Yes
15	Timeout after three wakeup signals (1.5s)	No	Yes
16	Timeout (Bus Idle, 4s)	No	Yes

(1) Offset 1 is the highest priority. Offset 16 is the lowest priority.

**Table 29-5. SCI Receiver Status Flags**

SCI Flag	Register	Bit	Value After Reset <sup>(1)</sup>
CE	SCIFLR	29	0
ISFE	SCIFLR	28	0
NRE	SCIFLR	27	0
FE	SCIFLR	26	0
OE	SCIFLR	25	0
PE	SCIFLR	24	0
RXWAKE	SCIFLR	12	0
RXRDY	SCIFLR	9	0
BUSY	SCIFLR	3	0
IDLE	SCIFLR	2	1
WAKEUP	SCIFLR	1	0
BRKDT	SCIFLR	0	0

(1) The flags are frozen with the reset value while SWnRST = 0.

**Table 29-6. SCI Transmitter Status Flags**

SCI Flag	Register	Bit	Value After Reset <sup>(1)</sup>
BE	SCIFLR	31	0
PBE	SCIFLR	30	0
TXWAKE	SCIFLR	10	0
TXEMPTY	SCIFLR	11	1
TXRDY	SCIFLR	8	1

(1) The flags are frozen with the reset value while SWnRST = 0.

### 29.2.3 SCI DMA Interface

DMA requests for receive (RXDMA request) and transmit (TXDMA request) are available for the SCI/LIN module. The DMA must be configured to transfer to/from the SCITD/SCIRD register if multibuffer mode is disabled (MБУFMОDЕ in the SCIGCR1 register is cleared), and to/from the TDy/RDy registers if multibuffer mode is enabled (MБУFMОDЕ in the SCIGCR1 register is set.)

#### 29.2.3.1 Receive DMA Requests

This DMA functionality is enabled/disabled by the CPU using the SETRXDMA/CLRRXDMA bits, respectively.

In multibuffered SCI mode with DMA enabled, the receiver loads the RDy buffers for each received character. RXDMA request is triggered once the last character of the programmed number of characters (LENGTH) are received and copied to the corresponding RDy buffer successfully.

If the multibuffer option is disabled, then DMA requests are generated on a byte-per-byte basis.

In multiprocessor mode, the SCI can generate receiver interrupts for address frames and DMA requests for data frames or DMA requests for both. This is controlled by the SET\_RX\_DMA\_ALL bit.

In multiprocessor mode with the SLEEP bit set, no DMA request is generated for received data frames. The software must clear the SLEEP bit before data frames can be received.

#### 29.2.3.2 Transmit DMA Requests

DMA functionality is enabled/disabled by the CPU with SET\_TX\_DMA/CLR\_TX\_DMA bits, respectively.

In multibuffered SCI mode once TXRDY bit is set or after a transmission of programmed number of characters (LENGTH) (up to eight data bytes stored in the transmit buffers (TDy) in the LINTD0 and LINTD1 registers), a DMA request is generated to reload the transmit buffer for the next transmission. If the multibuffer option is disabled, then DMA requests are generated on a byte-per-byte basis.

### 29.2.4 SCI Configurations

Before the SCI sends or receives data, the SCI registers can be properly configured. Upon power-up or a system-level reset, each bit in the SCI registers is set to a default state. The registers are writable only after the RESET bit in the SCIGCR0 register is set to 1. Of particular importance is the SWnRST bit in the SCIGCR1 register. The SWnRST is an active-low bit initialized to 0 and keeps the SCI in a reset state until the bit is programmed to 1. Therefore, all SCI configuration can be completed before a 1 is written to the SWnRST bit.

The following list details the configuration steps that software can perform prior to the transmission or reception of data. As long as the SWnRST bit is cleared to 0 the entire time that the SCI is being configured, the order in which the registers are programmed is not important.

- Enable SCI by setting the RESET bit to 1.
- Clear the SWnRST bit to 0 before SCI is configured.
- Select the desired frame format by programming the SCIGCR1 register.
- Set both the RX FUNC and TX FUNC bits in SCIPIO0 to 1 to configure the LINRX and LINTX pins for SCI functionality.
- Select the baud rate to be used for communication by programming the BRS register.
- Set the CLOCK bit in SCIGCR1 to 1 to select the internal clock.
- Set the CONT bit in SCIGCR1 to 1 to make SCI not halt for an emulation breakpoint until the current reception or transmission is complete (this bit is used only in an emulation environment).
- Set the LOOP BACK bit in SCIGCR1 to 1 to connect the transmitter to the receiver internally (this feature is used to perform a self-test).
- Set the RXENA bit in SCIGCR1 to 1, if data is to be received.
- Set the TXENA bit in SCIGCR1 to 1, if data is to be transmitted.
- Set the SWnRST bit to 1 after SCI is configured.
- Perform receiving or transmitting data (see [Section 29.2.4.1](#) or [Section 29.2.4.2](#)).

#### 29.2.4.1 Receiving Data

The SCI receiver is enabled to receive messages, if both the RX FUNC bit and the RXENA bit are set to 1. If the RX FUNC bit is not set, the LINRX pin functions as a general-purpose I/O pin rather than as an SCI function pin.

SCI module can receive data in one of the following modes:

- Single-Buffer (Normal) Mode
- Multibuffer Mode

After a valid idle period is detected, data is automatically received as the data arrives on the LINRX pin.

##### 29.2.4.1.1 Receiving Data in Single-Buffer Mode

Single-buffer mode is selected when the MBUFMODE bit in SCIGCR1 is cleared to 0. In this mode, SCI sets the RXRDY bit when the SCI transfers newly received data from SCIRXSHF to SCIRD. The RXRDY bit is cleared after the new data in SCIRD has been read. Also, as data is transferred from SCIRXSHF to SCIRD, the FE, OE, or PE flags are set if any of these error conditions were detected in the received data. These error conditions are supported with configurable interrupt capability. The wakeup and break-detect status bits are also set if one of these errors occurs, but the bits do not necessarily occur at the same time that new data is being loaded into SCIRD.

You can receive data by:

1. Polling the Receive Ready Flag
2. Receive Interrupt
3. DMA

In polling method, software can poll for the RXRDY bit and read the data from the SCIRD register once the RXRDY bit is set high. The CPU is unnecessarily overloaded by selecting the polling method. To avoid this, you can use either the interrupt or DMA method. To use the interrupt method, set the SETRXINT bit. To use the DMA method, set the SET\_RX\_DMA bit. Either an interrupt or a DMA request is generated the moment the RXRDY bit is set.

#### 29.2.4.1.2 Receiving Data in Multibuffer Mode

Multibuffer mode is selected when the MBUFMODE bit in SCIGCR1 is set to 1. In this mode, SCI sets the RXRDY bit after receiving the programmed number of data in the receive buffer, the complete frame. The error condition detection logic is similar to the single-buffer mode, except that this logic monitors for the complete frame. Like single-buffer mode, use the polling, DMA, or interrupt method to read the data. The RXRDY bit is automatically cleared after the new data in SCIRD has been read.

#### 29.2.4.2 Transmitting Data

The SCI transmitter is enabled if both the TXFUNC bit and the TXENA bit are set to 1. If the TXFUNC bit is not set, the LINTX pin functions as a general-purpose I/O pin rather than as an SCI function pin. Any value written to the SCITD/TDy before TXENA is set to 1 is not transmitted. Both of these control bits allow for the SCI transmitter to be held inactive independently of the receiver.

The SCI module can transmit data in one of the following modes:

- Single-Buffer (Normal) Mode
- Multibuffered or Buffered SCI Mode

##### 29.2.4.2.1 Transmitting Data in Single-Buffer Mode

Single-buffer mode is selected when the MBUFMODE bit in SCIGCR1 is cleared to 0. In this mode, the SCI waits for data to be written to SCITD, transfers the data to SCITXSHF, and transmits the data. The TXRDY and TXEMPTY bits indicate the status of the transmit buffers. That is, when the transmitter is ready for data to be written to SCITD, the TXRDY bit is set. Additionally, if both SCITD and SCITXSHF are empty, then the TXEMPTY bit is also set.

You can transmit data by:

1. Polling the Transmit Ready Flag
2. Transmit Interrupt
3. DMA

With the polling method, software can poll for the TXRDY bit to go high before writing the data to the SCITD register. The CPU is unnecessarily overloaded by selecting the polling method. To avoid this, you can use the interrupt or DMA method. To use the interrupt method, the SETTXINT bit is set. To use the DMA method, the SET\_TX\_DMA bit is set. Either an interrupt or a DMA request is generated the moment the TXRDY bit is set. When the SCI has completed transmission of all pending frames, the SCITXSHF register and SCITD are empty, the TXRDY bit is set, and an interrupt/DMA request is generated, if enabled. Because all data has been transmitted, the interrupt/DMA request must be halted. This can either be done by disabling the transmit interrupt (CLRTXINT) / DMA request (CLRTXDMA bit), or by disabling the transmitter (clear TXENA bit).

---

#### Note

The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0 or SCIINTVECT1 register.

---

##### 29.2.4.2.2 Transmitting Data in Multibuffer Mode

Multibuffer mode is selected when the MBUFMODE bit in SCIGCR1 is set to 1. Like single-buffer mode, you can use the polling, DMA, or interrupt method to write the data to be transmitted. The transmitted data has to be written to the SCITD registers. The SCI waits for data to be written to the SCITD register and then transfers the programmed number of bytes to SCITXSHF to transmit one by one automatically.



### 29.2.5 SCI Low-Power Mode

The SCI/LIN can be put in either local or global low-power mode. Global low-power mode is asserted by the system and is not controlled by the SCI/LIN. During global low-power mode, all clocks to the SCI/LIN are turned off so the module is completely inactive.

Local low-power mode is asserted by setting the POWERDOWN bit; setting this bit stops the clocks to the SCI/LIN internal logic and the module registers. Setting the POWERDOWN bit causes the SCI to enter local low-power mode and clearing the POWERDOWN bit causes SCI/LIN to exit from local low-power mode. All the registers are accessible during local power-down mode as any register access enables the clock to SCI for that particular access alone.

The wakeup interrupt is used to allow the SCI to exit low-power mode automatically when a low level is detected on the LINRX pin and also this clears the POWERDOWN bit. If wakeup interrupt is disabled, then the SCI/LIN immediately enters low-power mode whenever it is requested and also any activity on the LINRX pin does not cause the SCI to exit low-power mode.

---

#### Note

##### Enabling Local Low-Power Mode During Receive and Transmit

If the wakeup interrupt is enabled and low-power mode is requested while the receiver is receiving data, then the SCI immediately generates a wakeup interrupt to clear the powerdown bit and prevents the SCI from entering low-power mode and thus completes the current reception. Otherwise, if the wakeup interrupt is disabled, then the SCI completes the current reception and then enters the low-power mode.

---

#### 29.2.5.1 Sleep Mode for Multiprocessor Communication

When the SCI receives data and transfers that data from SCIRXSHF to SCIRD, the RXRDY bit is set and if SETRXINT is set, the SCI also generates an interrupt. The interrupt triggers the CPU to read the newly received frame before another one is received. In multiprocessor communication modes, this default behavior can be enhanced to provide selective indication of new data. When the SCI receives an address frame that does not match the address, the device can ignore the data following this non-matching address until the next address frame by using sleep mode. Sleep mode can be used with both idle-line and address-bit multiprocessor modes.

If sleep mode is enabled by the SLEEP bit, then the SCI transfers data from SCIRXSHF to SCIRD only for address frames. Therefore, in sleep mode, all data frames are assembled in the SCIRXSHF register without being shifted into the SCIRD and without initiating a receive interrupt or DMA request. Upon reception of an address frame, the contents of the SCIRXSHF are moved into SCIRD, and the software must read SCIRD and determine if the SCI is being addressed by comparing the received address against the address previously set in the software and stored somewhere in memory (the SCI does not have hardware available for address comparison). If the SCI is being addressed, the software must clear the SLEEP bit so that the SCI loads SCIRD with the data of the data frames that follow the address frame.

When the SCI has been addressed and sleep mode has been disabled (in software) to allow the receipt of data, the SCI can check the RXWAKE bit (SCIFLR.12) to determine when the next address has been received. The bit is set to 1, if the current value in SCIRD is an address; the bit is set to 0, if SCIRD contains data. If the RXWAKE bit is set, then software can check the address in SCIRD against the address. If SCIRD is still being addressed, then sleep mode can remain disabled; otherwise, the SLEEP bit can be set again.

Following is a sequence of events typical of sleep mode operation:

- The SCI is configured and both sleep mode and receive actions are enabled.
- An address frame is received and a receive interrupt is generated.
- Software compares the received address frame against that set by software and determines that the SCI is not being addressed, so the value of the SLEEP bit is not changed.
- Several data frames are shifted into SCIRXSHF, but no data is moved to SCIRD and no receive interrupts are generated.
- A new address frame is received and a receive interrupt is generated.
- Software compares the received address frame against that set by software and determines that the SCI is being addressed and clears the SLEEP bit.
- Data shifted into SCIRXSHF is transferred to SCIRD, and a receive interrupt is generated after each data frame is received.
- In each interrupt routine, software checks RXWAKE to determine if the current frame is an address frame.
- Another address frame is received, RXWAKE is set, software determines that the SCI is not being addressed and sets the SLEEP bit back to 1. No receive interrupts are generated for the data frames following this address frame.

By ignoring data frames that are not intended for the device, fewer interrupts are generated. Otherwise, these interrupts require CPU intervention to read data that is of no significance to this specific device. Using sleep mode can help free some CPU resources.

Except for the RXRDY flag, the SCI continues to update the receiver status flags (see [Table 29-5](#)) while sleep mode is active. In this way, if an error occurs on the receive line, an application can immediately respond to the error and take the appropriate corrective action.

Because the RXRDY bit is not updated for data frames when sleep mode is enabled, the SCI can enable sleep mode and use a polling algorithm if desired. In this case, when RXRDY is set, software knows that a new address has been received. If the SCI is not being addressed, then the software can not change the value of the SLEEP bit and can continue to poll RXRDY.

## 29.3 Local Interconnect Network Module

### 29.3.1 LIN Communication Formats

The SCI/LIN module can be used in LIN mode or SCI mode. The enhancements for baud generation, DMA controls, and additional receive/transmit buffers necessary for LIN mode operation are also part of the enhanced buffered SCI module. LIN mode is selected by enabling the LINMODE bit in SCIGCR1 register.

---

#### Note

The SCI/LIN is built around the SCI platform and uses a similar sampling scheme: 16 samples for each bit with majority vote on samples 8, 9, and 10. For the START bit, the first three samples are used.

---

The SCI/LIN control registers are located at the SCI/LIN base address. For a detailed description of each register, see [Section 29.7](#).

#### 29.3.1.1 LIN Standards

For compatibility with LIN2.0 standard the following additional features are implemented over LIN1.3:

1. Support for LIN 2.0 checksum
2. Enhanced synchronizer FSM support for frame processing
3. Enhanced handling of extended frames
4. Enhanced baud rate generator
5. Update wakeup/go to sleep


The LIN module covers the CPU performance-consuming features, defined in the *LIN Specification Package* Revision 1.3 and 2.0 by hardware. The Commander Mode of LIN module is compatible with LIN 2.1 standard.

**29.3.1.2 Message Frame**

The LIN protocol defines a message frame format, shown in [Figure 29-12](#). Each frame includes one commander header, one response, one in-frame response space, and inter-byte spaces. In-frame-response and inter-byte spaces can be 0.

There is no arbitration in the definition of the LIN protocol; therefore, multiple responder nodes responding to a header can be detected as an error.

The LIN bus is a single-channel wired-AND bus. The bus has a binary level: either dominant for a value of 0 or recessive for a value of 1.




**Figure 29-12. LIN Protocol Message Frame Format: Commander Header and Responder Peripheral Response**

**29.3.1.2.1 Message Header**

The header of a message is initiated by a commander (see [Figure 29-13](#)) and consists of a three field-sequence:


- The synchronization break field signaling the beginning of a message
- The synchronization field conveying bit rate information of the LIN bus
- The identification field denoting the content of a message



**Figure 29-13. Header 3 Fields: Synch Break, Synch, and ID**

### 29.3.1.2.2 Response

The format of the response is as illustrated in [Figure 29-14](#). There are two types of fields in a response: data and checksum. The data field consists of exactly one data byte, one start bit, and one stop bit, for a total of 10 bits. The LSB is transmitted first. The checksum field consists of one checksum byte, one start bit and one stop bit. The checksum byte is the inverted modulo-256 sum over all data bytes in the data fields of the response.



**Figure 29-14. Response Format of LIN Message Frame**

The format of the response is a stream of N data fields and one checksum field. Typically N is from 1 to 8, with the exception of the extended command frames ([Section 29.3.1.6](#)). The length N of the response is indicated either with the optional length control bits of the ID Field (this is used in standards earlier than LIN 1.x); see [Table 29-7](#), or by LENGTH value in SCIFORMAT[18:16] register; see [Table 29-8](#). The SCI/LIN module supports response lengths from 1 to 8 bytes in compliance with LIN 2.0.

**Table 29-7. Response Length Info Using IDBYTE Field Bits [5:4] for LIN Standards Earlier than v1.3**

ID5	ID4	Number of Data Bytes
0	0	2
0	1	2
1	0	4
1	1	8

**Table 29-8. Response Length with SCIFORMAT[18:16] Programming**

SCIFORMAT[18:16]	Number of Bytes
000	1
001	2
010	3
011	4
100	5
101	6
110	7
111	8

### 29.3.1.3 Synchronizer

The synchronizer has three major functions in the messaging between commander and responder nodes. The synchronizer generates the commander header data stream, the synchronizer synchronizes to the LIN bus for responding, and the synchronizer locally detects timeouts. A bit rate is programmed using the prescalers in the BRSR register to match the indicated LIN\_speed value in the LIN description file.

The LIN synchronizer performs the following functions: commander header signal generation, responder detection and synchronization to message header with optional baud rate adjustment, response transmission timing and timeout control.

The LIN synchronizer is capable of detecting an incoming break and initializing communication at all times.

### 29.3.1.4 Baud Rate

The transmission baud rate of any node is configured by the CPU at the beginning; this defines the bit time  $T_{bit}$ . The bit time is derived from the fields P and M in the baud rate selection register (BRSR). There is an additional 3-bit fractional divider value, field U in the BRSR register, which further fine-tunes the data-field baud rate.

The ranges for the prescaler values in the BRSR register are:

$$P = 0, 1, 2, 3, \dots, 2^{24} - 1$$

$$M = 0, 1, 2, \dots, 15$$

$$U = 0, 1, 2, 3, 4, 5, 6, 7$$

The P, M, and U values in the BRSR register are user programmable. The P and M dividers can be used for both SCI mode and LIN mode to select a baud rate. The U value is an additional 3-bit value determining that “ $a T_{VCLK}$ ” (with  $a = 0, 1$ ) is added to each  $T_{bit}$  as explained in [Section 29.3.1.4.2](#). If the ADAPT bit is set and the LIN peripheral is in adaptive baud rate mode, then all these divider values are automatically obtained during header reception when the synchronization field is measured.

The LIN protocol defines baud rate boundaries as:

$$1\text{kHz} \leq F_{LINCLK} \leq 20\text{kHz}$$

All transmitted bits are shifted in and out at  $T_{bit}$  periods.

#### 29.3.1.4.1 Fractional Divider

The M field of the BRSR register modifies the integer prescaler P for fine tuning of the baud rate. The M value adds in increments of 1/16 of the P value.

The bit time,  $T_{bit}$  is expressed in terms of the VCLK period  $T_{VCLK}$  as follows:

For all P other than 0, and all M,

$$T_{bit} = 16 \left( P + 1 + \frac{M}{16} \right) T_{VCLK}$$

For  $P = 0$  :  $T_{bit} = 32T_{VCLK}$

Therefore, the LINCLK frequency is given by:

$$F_{\text{LINCLK}} = \frac{F_{\text{VCLK}}}{16(P+1 + \frac{M}{16})} \quad \text{For all } P \text{ other than zero}$$

$$F_{\text{LINCLK}} = \frac{F_{\text{VCLK}}}{32} \quad \text{For } P = 0$$

### 29.3.1.4.2 Superfractional Divider

The superfractional divider scheme applies to the following modes:

- LIN commander mode (sync field + identifier field + response field + checksum field)
- LIN responder mode (response field + checksum field)

#### 29.3.1.4.2.1 Superfractional Divider In LIN Mode

Building on the 4-bit fractional divider M (BRSR[27:24], the superfractional divider uses an additional 3-bit modulating value, illustrated in Table 29-9. The sync field (0x55), the identifier field, and the response field can all be seen as 8-bit data bytes flanked by a start bit and a stop bit. The bits with a 1 in the table have an additional VCLK period added to the  $T_{\text{bit}}$ . In LIN commander mode, bit modulation applies to sync field + identifier field + response field. In LIN responder mode, bit modulation applies to identifier field + response field.

**Table 29-9. Superfractional Bit Modulation for LIN Commander Mode and Responder Mode**

BRSR[30:28]	Start Bit	D[0]	D[1]	D[2]	D[3]	D[4]	D[5]	D[6]	D[7]	Stop Bit
0h	0	0	0	0	0	0	0	0	0	0
1h	1	0	0	0	0	0	0	0	1	0
2h	1	0	0	0	1	0	0	0	1	0
3h	1	0	1	0	1	0	0	0	1	0
4h	1	0	1	0	1	0	1	0	1	0
5h	1	1	1	0	1	0	1	0	1	1
6h	1	1	1	0	1	1	1	0	1	1
7h	1	1	1	1	1	1	1	0	1	1

The baud rate varies over a LIN data field to average according to the BRSR[30:28] value by a  $d$  fraction of the peripheral internal clock:  $0 < d < 1$ .

The instantaneous bit time is expressed in terms of  $T_{\text{VCLK}}$  as follows:

For all  $P$  other than 0, and all  $M$  and  $d$  (0 or 1),

$$T^{\text{bit}} = \left[ 16 \left( P + 1 + \frac{M}{16} \right) + d \right] T_{\text{VCLK}}$$

For  $P = 0$ ,  $T_{\text{bit}} = 32T_{\text{VCLK}}$

The averaged bit time is expressed in terms of  $T_{VCLK}$  as follows:

For all  $P$  other than 0, and all  $M$  and  $d$  ( $0 < d < 1$ ),

$$T^{a}bit = \left[ 16 \left( P + 1 + \frac{M}{16} \right) + d \right] T_{VCLK}$$


For  $P = 0$ ,  $T_{bit} = 32T_{VCLK}$

### 29.3.1.5 Header Generation

Automatic generation of the LIN protocol header data stream is supported without CPU interaction. The CPU or the DMA triggers the LIN state machine to generate a message header. A commander node initiates header generation on the CPU or DMA writes to the IDBYTE in the LINID register. The header is always sent by the commander to initiate a LIN communication and consists of three fields: synchronization break field, synchronization field, and identification field, as seen in [Figure 29-15](#).

#### Note

The LIN protocol uses the parity bits in the identifier. The control length bits are optional to the LIN protocol.




**Figure 29-15. Message Header in Terms of  $T_{bit}$**

- The break field consists of two components:
  - The synchronization break (SYNCH BREAK) consists of a minimum of 13 (dominant) low bits to a maximum of 20 dominant bits. The sync break length can be extended from the minimum with the 3-bit SBREAK value in the LINCOMP register.
  - The synchronization break delimiter (SDEL) consists of a minimum of 1 (recessive) high bit to a maximum of 4 recessive bits. The delimiter marks the end of the synchronization break field. The sync break delimiter length depends on the 2-bit SDEL value in the LINCOMP register.
- The synchronization field (SYNCH FIELD) consists of one start bit, byte 0x55, and a stop bit. SYNCH FIELD is used to convey  $T_{bit}$  information and resynchronize LIN bus nodes.
- The identifier field ID byte can use 6 bits as an identifier, with optional length control and two optional bits as parity of the identifier. The identifier parity is used and checked if the PARITYENA bit is set. If length control bits are not used, then there can be a total of 64 identifiers plus parity. If neither length control or parity are used there can be up to 256 identifiers. See [Figure 29-16](#) for an illustration of the ID field.

**Note**
**Optional Control Length Bits**

The control length bits only apply to LIN standards prior to LIN 1.3. IDBYTE field conveys response length information if compliant to standards earlier than LIN1.3. The SCIFORMAT register stores the length of the response for later versions of the LIN protocol.


**Figure 29-16. ID Field**
**Note**

If the LIN module, configured as a responder in multibuffer mode, is in the process of transmitting data while a new header comes in, the module can end up responding with the data from the previous interrupted response (not the data corresponding to the new ID). To avoid this scenario, the following procedure can be used:

1. Check for the Bit Error (BE) during the response transmission. If the BE flag is set, this indicates that a collision has happened on the LIN bus (here because of the new Synch Break).
2. In the Bit Error ISR, configure the TD0 and TD1 registers with the next set of data to be transmitted on a TX Match for the incoming ID. Before writing to TD0/TD1 make sure that there was not already an update because of a Bit Error; otherwise, TD0/TD1 can be written twice for one ID.
3. Once the complete ID is received, based on the match, the newly configured data is transmitted by the node.



### 29.3.1.5.1 Event Triggered Frame Handling

The LIN 2.0 protocol uses event-triggered frames that can occasionally cause collisions. Event-triggered frames are handled in software.

If no responder answers to an event triggered frame header, the commander node sets the NRE flag, and a NRE interrupt occurs if enabled. If a collision occurs, a frame error and checksum error can arise before the NRE error. Those errors are flagged and the appropriate interrupts occur, if enabled.

Frame errors and checksum errors depend on the behavior and synchronization of the responding responders. If the responders are totally synchronized and stop transmission once the collision occurred, it is possible that only the NRE error is flagged despite the occurrence of a collision. To detect if there has been a reception of one byte before the NRE error is flagged, the BUS BUSY flag can be used as an indicator.

The BUS BUSY flag is set on the reception of the first bit of the header and remains set until the header reception is complete, and again is set on the reception of the first bit of the response. In the case of a collision, the flag is cleared in the same cycle as the NRE flag is set.

Software can implement the following sequence:

- Once the reception of the header is done (poll for RXID flag), wait for the BUS BUSY flag to get set or the NRE flag to get set.
- If the BUS BUSY flag is not set before the NRE flag, then a true no response is the case (no data has been transmitted onto the bus).
- If the BUS BUSY flag gets set, then wait for the NRE flag to get set or for successful reception. If the NRE flag is set, then a collision has occurred on the bus.

Even in the case of a collision, the received (corrupted) data is accessible in the RX buffers; registers LINRD0 and LINRD1.


### 29.3.1.5.2 Header Reception and Adaptive Baud Rate

A responder node baud rate can optionally be adjusted to the detected bit rate as an option to the LIN module. The adaptive baud rate option is enabled by setting the ADAPT bit. During header reception, a responder measures the baud rate during detection of the synch field. If ADAPT bit is set, then the measured baud rate is compared to the responder node programmed baud rate and adjusted to the LIN bus baud rate if necessary.

The responder node adjusts to any measured baud rate that is within  $\pm 10\%$  of the programmed baud rate. For example, if the expected baud rate is programmed at 20kbps, the responder node detects any baud rate between 18kbps and 22kbps and adjusts accordingly. The MBRSR register prescaler is determined by the following formula:

$$MBR = \frac{F_{VCLK}}{1.1 \times F_{LINCLK}}$$

The LIN synchronizer determines two measurements: BRK\_count and BAUD\_count ([Figure 29-17](#)). These values are always calculated during the Header reception for synch field validation ([Figure 29-18](#)).



**Figure 29-17. Measurements for Synchronization**

By measuring the values BRK\_count and BAUD\_count, a valid sync break sequence can be detected as described in Figure 29-18. The four numbered events in Figure 29-17 signal the start/stop of the synchronizer counter. The synchronizer counter uses VCLK as the time base.

The synchronizer counter is used to measure the sync break relative to the detecting node  $T_{bit}$ . For a responder node receiving the sync break, a threshold of  $11 T_{bit}$  is used as required by the LIN protocol. For detection of the dominant data stream of the sync break, the synchronizer counter is started on a falling edge and stopped on a rising edge of the LINRX. On detection of the sync break delimiter, the synchronizer counter value is saved and then reset.

On detection of five consecutive falling edges, the BAUD\_count is measured. Bit timing calculation and consistency to required accuracy is implemented following the recommendations of LIN revision 2.0. A responder node can calculate a single  $T_{bit}$  time by division of BAUD\_count by 8. In addition, for consistency between the detected edges the following is evaluated:

$$BAUD\_count + BAUD\_count \gg 2 + BAUD\_count \gg 3 \leq BRK\_count$$

The BAUD\_count value is shifted 3 times to the right and rounded using the first insignificant bit to obtain a  $T_{bit}$  unit. If the ADAPT bit is set, then the detected baud rate is compared to the programmed baud rate.

During the header reception processing as illustrated in Figure 29-18, if the measured BRK\_count value is less than  $11 T_{bit}$ , the sync break is not valid according to the protocol for a fixed rate. If the ADAPT bit is set, then the MBRS register is used for measuring BRK\_count and BAUD\_count values and automatically adjusts to any allowed LIN bus rate (refer to *LIN Specification Package 2.0*).

#### Note

In adaptive mode, the MBRS divider can be set to allow a maximum baud rate that is not more than 10% above the expected operating baud rate in the LIN network. Otherwise, a 0x00 data byte can mistakenly be detected as a sync break.

The break-threshold relative to the responder node is  $11 T_{bit}$ . The break is  $13 T_{bit}$  as specified in LIN v1.3.




Figure 29-18. Synchronization Validation Process and Baud Rate Adjustment

If the synch field is not detected within the given tolerances, the inconsistent-sync-field-error (ISFE) flag is set. An ISFE interrupt is generated, if enabled by the respective bit in the SCISSETINT register. The ID byte can be received after the synch field validation was successful. Any time a valid break (larger than  $11 T_{bit}$ ) is detected, the receiver state machine can reset to reception of this new frame. This reset condition is only valid during response state, not if an additional synch break occurs during header reception.


#### Note

When an inconsistent synch field (ISFE) error occurs, suggested action for the application is to reset the SWnRST bit and set the SWnRST bit to make sure that the internal state machines are back to the normal states.

#### 29.3.1.6 Extended Frames Handling

The LIN protocol 2.0 and prior includes two extended frames with identifiers 62 (user-defined) and 63 (reserved extended). The response data length of the user-defined frame (ID 62, or 0x3E) is unlimited. The length for this identifier is set at network configuration time to be shared with the LIN bus nodes.

Extended frame communication is triggered on reception of a header with identifier 0x3E; see [Figure 29-19](#). Once the extended frame communication is triggered, unlike normal frames, this communication needs to be stopped before issuing another header. To stop the extended frame communication the STOP EXT FRAME bit must be set.



**Figure 29-19. Optional Embedded Checksum in Response for Extended Frames**


An ID interrupt is generated (if enabled and there is a match) on reception of ID 62 (0x3E). This interrupt allows the CPU using a software counter to keep track of the bytes that are being sent out and decides when to calculate and insert a checksum byte (recommended at periodic rates). To handle this procedure, SC bit is used. A write to the send checksum bit SC initiates an automatic send of the checksum byte. The last data field can always be a checksum in compliance with the LIN protocol.

The periodicity of the checksum insertion, defined at network configuration time, is used by the receiving node to evaluate the checksum of the ongoing message, and has the benefit of enhanced reliability.

For the sending node, the checksum is automatically embedded each time the send checksum bit SC is set. For the receiving node, the checksum is compared each time the compare checksum bit CC is set; see [Figure 29-20](#).

#### Note

The LIN 2.0 enhanced checksum does not apply to the reserved identifiers. The reserved identifiers always use the classic checksum.



**Figure 29-20. Checksum Compare and Send for Extended Frames**

**29.3.1.7 Timeout Control**

Any LIN node listening to the bus and expecting a response initiated from a commander node can flag a no-response error timeout event. The LIN protocol defines four types of timeout events, which are all handled by the hardware of the LIN module. The four LIN protocol events are:

- No-response timeout error
- Bus idle detection
- Timeout after wakeup signal
- Timeout after three wakeup signals

**29.3.1.7.1 No-Response Error (NRE)**

The no-response error occurs when any node expecting a response waits for  $T_{FRAME\_MAX}$  time and the message frame is not fully completed within the maximum length allowed,  $T_{FRAME\_MAX}$ . After this time, a no-response error (NRE) is flagged in the NRE bit of the SCIFLR register. An interrupt is triggered, if enabled.

As specified in the LIN 1.3 standard, the minimum time to transmit a frame is:

$$T_{FRAME\_MIN} = T_{HEADER\_MIN} + T_{DATA\_FIELD} + T_{CHECKSUM\_FIELD} = 44 + 10N$$

where N = number of data fields.

And the maximum time frame is given by:

$$T_{FRAME\_MAX} = T_{FRAME\_MIN} * 1.4 = (44 + 10N) * 1.4$$

The timeout value  $T_{FRAME\_MAX}$  is derived from the N number of data fields value, see [Table 29-10](#). The N value is either embedded in the header ID field for messages or is part of the description file. In the latter case, the 3-bit CHAR value in SCIFORMAT register indicates the value for N.

**Note**

The length coding of the ID field does not apply to two extended frame identifiers, ID fields of 0x3E (62) and 0x3F (63). In these cases, the ID field can be followed by an arbitrary number of data byte fields. Also, the LIN 2.0 protocol specification mentions that ID field 0x3F (63) cannot be used. For these two cases, the NRE is not handled by the LIN hardware.

**Table 29-10. Timeout Values in  $T_{bit}$  Units**

N	$T_{DATA\_FIELD}$	$T_{FRAME\_MIN}$	$T_{FRAME\_MAX}$
1	10	54	76
2	20	64	90
3	30	74	104
4	40	84	118
5	50	94	132
6	60	104	146
7	70	114	160
8	80	124	174

### 29.3.1.7.2 Bus Idle Detection

The second type of timeout can occur when a node detects an inactive LIN bus: no transitions between recessive and dominant values are detected on the bus. This happens after a minimum of 4 seconds (this is 80,000  $F_{LINCLK}$  cycles with the fastest bus rate of 20kbps). If a node detects no activity in the bus as the TIMEOUT bit is set, assume that the LIN bus is in sleep mode. Application software can use the Timeout flag to determine when the LIN bus is inactive and put the LIN into sleep mode by writing the POWERDOWN bit.

#### Note

After the timeout was flagged, a SWnRESET must be asserted before entering Low-Power Mode. This is required to reset the receiver in case that an incomplete frame is on the bus before the idle period.

### 29.3.1.7.3 Timeout After Wakeup Signal and Timeout After Three Wakeup Signals

The third and fourth types of timeout are related to the wakeup signal. A node initiating a wakeup must expect a header from the commander within a defined amount of time: timeout after wakeup signal. See [Section 29.4.3](#) for more details.

### 29.3.1.8 TXRX Error Detector (TED)

The following sources of error are detected by the TXRX error detector logic (TED). The TED logic consists of a bit monitor, an ID parity checker, and a checksum error. The following errors are detected:

- Bit errors (BE)
- Physical bus errors (PBE)
- Identifier parity errors (PE)
- Checksum errors (CE)

All of these errors (BE, PBE, PE, CE) are flagged. An interrupt for the flagged errors is generated if enabled. A message is valid for both the transmitter and the receiver if there is no error detected until the end of the frame.

29.3.1.8.1 Bit Errors

A bit error (BE) is detected at the bit time when the bit value that is monitored is different from the bit value that is sent. A bit error is indicated by the BE flag in SCIFLR. After signaling a BE, the transmission is aborted no later than the next byte. The bit monitor makes sure that the transmitted bit in LINTX is the correct value on the LIN bus by reading back on the LINRX pin as shown in Figure 29-21.

Note

If a bit occurs due to receiving a header during a responder response, NRE/TIMEOUT flag is not set for the new frame.




Figure 29-21. TXRX Error Detector

29.3.1.8.2 Physical Bus Errors

A Physical Bus Error (PBE) has to be detected by a commander, if no valid message can be generated on the bus (bus shorted to GND or VBAT). The bit monitor detects a PBE during the header transmission, if no Synch Break can be generated (for example, because of a bus shortage to VBAT) or if no Synch Break delimiter can be generated (for example, because of a bus shortage to GND). Once the Sync Break Delimiter was validated, all other deviations between the monitored and the sent bit value are flagged as Bit Errors (BE) for this frame.

29.3.1.8.3 ID Parity Errors

If parity is enabled, an ID parity error (PE) is detected if any of the two parity bits of the sent ID byte are not equal to the calculated parity on the receiver node. The two parity bits are generated using the following mixed parity algorithm:

$$P0 = ID0 \oplus ID1 \oplus ID2 \oplus ID4 \text{ (even Parity)}$$


$$P1 = ID1 \oplus ID3 \oplus ID4 \oplus ID5 \text{ (odd Parity)}$$

If an ID-parity error is detected, the ID-parity error is flagged, and the received ID is not valid. See Section 29.3.1.9 for details.


### 29.3.1.8.4 Checksum Errors

A checksum error (CE) is detected and flagged at the receiving end, if the calculated modulo-256 sum over all received data bytes (including the ID byte if the enhanced checksum type) plus the checksum byte does not result in 0xFF. The modulo-256 sum is calculated over each byte by adding with carry, where the carry bit of each addition is added to the LSB of the resulting sum.

For the transmitting node, the checksum byte sent at the end of a message is the inverted sum of all the data bytes (see Figure 29-22) for classic checksum implementation. The checksum byte is the inverted sum of the identifier byte and all the data bytes (see Figure 29-23) for the LIN 2.0 compliant enhanced checksum implementation. The classic checksum implementation can always be used for reserved identifiers 60 to 63; therefore, the CTYPE bit is overridden in this case. For signal-carrying-frame identifiers (0 to 59) the type of checksum used depends on the CTYPE bit.



**Figure 29-22. Classic Checksum Generation at Transmitting Node**



**Figure 29-23. LIN 2.0-Compliant Checksum Generation at Transmitting Node**



### 29.3.1.9 Message Filtering and Validation

Message filtering uses the entire identifier to determine which nodes participate in a response, either receiving or transmitting a response. Therefore, two acceptance masks are used as shown in Figure 29-24. During header reception, all nodes filter the ID-Field (ID-Field is the part of the header explained in Figure 29-16) to determine whether the nodes transmit a response or receive a response for the current message. There are two masks for message ID filtering: one to accept a response reception, the other to initiate a response transmission. See Figure 29-24. All nodes compare the received ID to the identifier stored in the ID-Responder Task BYTE of the LINID register and use the RX ID MASK and the TX ID MASK fields in the LINMASK register to filter the bits of the identifier that can not be compared.

If there is an RX match with no parity error and the RXENA bit is set, there is an ID RX flag and an interrupt is triggered if enabled. If there is a TX match with no parity error and the TXENA bit is set, there is an ID TX flag and an interrupt is triggered if enabled in the SCISSETINT register.

The masked bits become "don't cares" for the comparison. To build a mask for a set of identifiers, an XOR function can be used.




Figure 29-24. ID Reception, Filtering, and Validation

For example, to build a mask to accept IDs 0x26 and 0x25 using LINID[7:0] = 0x20; that is, compare 5 most-significant bits (MSBs) and filter 3 least-significant bits (LSBs), the acceptance mask can be:

$$(0x26 + 0x25) \oplus 0x20 = 0x07$$

A mask of all zeros compares all bits of the received identifier in the shift register with the ID-BYTE in LINID[7:0]. If HGEN CTRL is set to 1, a mask of 0xFF always causes a match. A mask of all 1s filters all bits of the received identifier, and thus there is an ID match regardless of the content of the ID-Responder Task BYTE field in the LINID register.

---

#### Note

When the HGEN CTRL bit = 0, the LIN nodes compare the received ID to the ID-BYTE field in the LINID register, and use the RX ID MASK and the TX ID MASK in the LINMASK register to filter the bits of the identifier that can not be compared.

If there is an RX match with no parity error and the RXENA bit is set, there is an ID RX flag and an interrupt is triggered if enabled. A mask of all 0s compares all bits of the received identifier in the shift register with the ID-BYTE field in LINID[7:0]. A mask of all 1s filters all bits of the received identifier and there is no match.

---

#### If HGEN CTRL = 1:

- Received ID is compared with the ID-Responder Task byte, using the RXID mask and the TXID mask.
- A mask of all 1s always result in a match.
- A mask of all 0s means all the bits must be the same to result in a match.
- If a mask has some bits that are 1s, then those bits are not used for the filtering criterion.

#### If HGEN CTRL = 0:

- Received ID is compared with the ID byte, using the RXID mask and the TXID mask.
- A mask of all 1s results in no match.
- A mask of all 0s means all the bits must be the same to result in a match.
- If a mask has some bits that are 1s, then those bits are not used for the filtering criterion.

During header reception, the received identifier is copied to the Received ID field LINID[23:16]. If there is no parity error and there is either a TX match or an RX match, then the corresponding TX or RX ID flag is set. If the ID interrupt is enabled, then an ID interrupt is generated.

After the ID interrupt is generated, the CPU can read the Received ID field LINID[23:16] and determine what response to load into the transmit buffers.

---

#### Note

When byte 0 is written to TD0 (LINTD0[31:24]), the response transmission is automatically generated.

---

In multibuffer mode, the TXRDY flag is set when all the response data bytes and checksum byte are copied to the shift register SCITXSHF. In non-multibuffer mode, the TXRDY flag is set each time a byte is copied to the SCITXSHF register, and also for the last byte of the frame after the checksum byte is copied to the SCITXSHF register.

In multibuffer mode, the TXEMPTY flag is set when both the transmit buffers TDy and the SCITXSHF shift register are emptied and the checksum has been sent. In non-multibuffer mode, TXEMPTY is set each time TD0 and SCITXSHF are emptied, except for the last byte of the frame where the checksum byte must also be transmitted.

If parity is enabled, all responder receiving nodes validate the identifier using all eight bits of the received ID byte. The SCI/LIN flags a corrupted identifier if an ID-parity error is detected.

### 29.3.1.10 Receive Buffers

To reduce CPU load when receiving a LIN N-byte (with N = 1–8) response in interrupt mode or DMA mode, the SCI/LIN module has eight receive buffers. These buffers can store an entire LIN response in the RDy receive buffers. [Figure 29-8](#) illustrates the receive buffers.

The checksum byte following the data bytes is validated by the internal checksum calculator. The checksum error (CE) flag indicates a checksum error and a CE interrupt is generated if enabled in the SCISSETINT register.

The multibuffer 3-bit counter counts the data bytes transferred from the SCIRXSHF register to the RDy receive buffers if multibuffer mode is enabled, or to RD0 if multibuffer mode is disabled. The 3-bit compare register contains the number of data bytes expected to be received. In cases where the IDBYTE field does not convey message length (see *Note: Optional Control Length Bits* in [Section 29.3.1.5](#)), the LENGTH value, indicates the expected length and is used to load the 3-bit compare register. Whether the length control field or the LENGTH value is used is selectable with the COMMMODE bit.

A receive interrupt, and a receive ready RXRDY flag, and a DMA request (RXDMA) can occur after receiving a response, if there are no response receive errors for the frame (such as, there is no checksum error, frame error, and overrun error). The checksum byte is compared before acknowledging a reception. A DMA request can be generated for each received byte or for the entire response depending on whether the multibuffer mode is enabled or not (MБУFMODE bit).

---

#### Note

In multibuffer mode following are the scenarios associated with clearing the RXRDY flag bit:

1. The RXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register.
  2. For LENGTH less than or equal to 4, Read to RD0 register clears the RXRDY flag.
  3. For LENGTH greater than 4, Read to RD1 register clears the RXRDY flag.
-

### 29.3.1.11 Transmit Buffers

To reduce the CPU load when transmitting a LIN N-byte (with N = 1–8) response in interrupt mode or DMA mode, the SCI/LIN module has 8 transmit buffers, TD0–TD7 in LINTD0 and LINTD1. With these transmit buffers, an entire LIN response field can be preloaded in the TDy transmit buffers. Optionally, a DMA transfer can be done on a byte-per-byte basis when multibuffer mode is not enabled (MБУFMODE bit). [Figure 29-9](#) illustrates the transmit buffers.

The multibuffer 3-bit counter counts the data bytes transferred from the TDy transmit buffers register if multibuffer mode is enabled, or from TD0 to SCITXSHF if multibuffer mode is disabled. The 3-bit compare register contains the number of data bytes expected to be transmitted. If the ID field is not used to convey message length (see *Note: Optional Control Length Bits* in [Section 29.3.1.5](#)), the LENGTH value indicates the expected length and is used instead to load the 3-bit compare register. Whether the length control field or the LENGTH value is used is selectable with the COMMMODE bit.

A transmit interrupt (TX interrupt) and a transmit ready flag (TXRDY flag), as well as a DMA request (TXDMA) can occur after transmitting a response. A DMA request can be generated for each transmitted byte or for the entire response depending on whether multibuffer mode is enabled or not (MБУFMODE bit).

The checksum byte is automatically generated by the checksum calculator and sent after the data-fields transmission is finished. The multibuffer 3-bit counter counts the data bytes transferred from the TDy buffers into the SCITXSHF register.

---

#### Note

The transmit interrupt request can be eliminated until the next series of data is written into the transmit buffers LINTD0 and LINTD1, by disabling the corresponding interrupt using the SCICLRINT register or by disabling the transmitter using the TXENA bit.

---

### 29.3.2 LIN Interrupts

LIN and SCI modes have a common interrupt block, as explained in Section 29.2.2. There are 16 interrupt sources in the SCI/LIN module, with 8 of them being LIN mode only, as seen in Table 29-4.

A LIN message frame indicating the timing and sequence of the LIN interrupts that can occur is shown in Figure 29-25.




Figure 29-25. LIN Message Frame Showing LIN Interrupt Timing and Sequence

### 29.3.3 Servicing LIN Interrupts

When servicing an interrupt, clear the corresponding flag in the flag register (SCIFLR) before clearing the global interrupt (LIN\_GLB\_INT\_CLR). The ISR can follow the guidelines below. This prevents any spurious or duplicate interrupt from occurring.

- Clear the LIN interrupt flag in the SCIFLR register.
- Read the LIN interrupt status register to make sure the flag is cleared.
- Clear the global interrupt flag bit in LIN\_GLB\_INT\_CLR.

#### Note

The transmit interrupt is generated before the LIN transmitter is ready to accept new data. Inside of the LIN transmit ISR, the software can wait until the buffer is completely empty before loading the next data. This can be done by polling for the Bus Busy Flag (SCIFLR.BUSY) to be 0.

### 29.3.4 LIN DMA Interface

The LIN DMA interface uses the SCI DMA interface logic. DMA requests for receive (RXDMA request) and transmit (TXDMA request) are available for the SCI/LIN module. There are two modes for DMA transfers depending on whether multibuffer mode is enabled or not using the multibuffer enable control bit (MБУFMODE).

---

#### Note

Do not use the DMA to transmit data to multiple peripheral IDs. Writing to the LINID register initiates a new transmission. The DMA writes to the LINID register before the LIN state machine is ready to accept the new ID. Doing so causes the LIN to miss this transmission.

---

#### 29.3.4.1 LIN Receive DMA Requests

In LIN mode, when the multibuffer option is enabled, if a received response (up to eight data bytes) is transferred to the receive buffers (RDy), then a DMA request is generated. If the multibuffer option is disabled, then DMA requests are generated on a byte-per-byte basis until all the expected response data fields are received. This DMA functionality is enabled and disabled using the SET\_RX\_DMA and CLRRXDMA bits, respectively.

#### 29.3.4.2 LIN Transmit DMA Requests

In LIN mode with the multibuffer option enabled, after a transmission (up to eight data bytes stored in the transmit buffers (TDy) in the LINTD0 and LINTD1 registers), a DMA request is generated to reload the transmit buffer for the next transmission. If the multibuffer option is disabled, then DMA requests are generated on a byte-per-byte basis until all bytes are transferred. This DMA functionality is enabled and disabled using the SET\_TX\_DMA and CLRTXDMA bits, respectively.

### 29.3.5 LIN Configurations

The following list details the configuration steps that software can perform prior to the transmission or reception of data in LIN mode. As long as the SWnRST bit in the SCIGCR1 register is cleared to 0 the entire time that the LIN is being configured, the order in which the registers are programmed is not important.

- Enable LIN by setting RESET bit (SCIGCR0.0).
- Clear SWnRST to 0 before configuring the LIN (SCIGCR1.7).
- Enable the LINRX and LINTX pins by setting the RXFUNC and TXFUNC bits.
- Select LIN mode by programming the LINMODE bit (SCIGCR1.6).
- Select commander or responder mode by programming the CLOCK bit.
- Select the desired frame format (checksum, parity, length control) by programming SCIGCR1.
- Select multibuffer mode by programming MБУFMODE bit (SCIGCR1.10).
- Select the baud rate to be used for communication by programming BRSR.
- Set the maximum baud rate to be used for communication by programming MBRSR.
- Set the CONT bit to make LIN not halt for an emulation breakpoint until the LIN current reception or transmission is complete (this bit is used only in an emulation environment).
- Set LOOPBACK bit (SCIGCR1.16) to connect the transmitter to the receiver internally if needed (this feature is used to perform a self-test).
- Select the receiver enable RXENA bit (SCIGCR1.24), if data is to be received.
- Select the transmit enable TXENA bit (SCIGCR1.25), if data is to be transmitted.
- Select the RXIDMASK and the TXIDMASK fields in the LINMASK register.
- Set SWnRST (SCIGCR1.7) to 1 after the LIN is configured.
- Receive or Transmit data (see [Section 29.3.1.9](#), [Section 29.3.5.1](#), and [Section 29.3.5.2](#)).

---

#### Note

If TXENA is set and the SWnRST is released, the LIN immediately generates a new DMA request but not a new transmit interrupt request. If using interrupts, the first transmission must be started with software by writing data to the transmit buffer, followed by writing the chosen ID to the LINID register to initiate the transmission.

---

### 29.3.5.1 Receiving Data

The LIN receiver is enabled to receive messages if both the RXFUNC bit and the RXENA bit are set to 1. If the RXFUNC bit is not set, the LINRX pin functions as a general-purpose I/O pin rather than as a LIN function pin.

The IDRXFLAG in the SCIFLR register is set after a valid LINID is received with an RX Match. An ID interrupt is then generated, if enabled.

#### 29.3.5.1.1 Receiving Data in Single-Buffer Mode

Single-buffer mode is selected when the MBUFMODE bit is cleared to 0. In this mode, LIN sets the RXRDY bit when the LIN transfers newly received data from SCIRXSHF to RD0. The SCI clears the RXRDY bit after the new data in RD0 has been read. Also, as data is transferred from SCIRXSHF to RD0, the LIN sets the FE, OE, or PE flags if any of these error conditions were detected in the received data. These error conditions are supported with configurable interrupt capability.

You can receive data by:

1. Polling Receive Ready Flag
2. Receive Interrupt
3. DMA

In polling method, software can poll for the RXRDY bit and read the data from RD0 byte of the LINRD0 register once the RXRDY bit is set high. The CPU is unnecessarily overloaded by selecting the polling method. To avoid this, you can use the interrupt or DMA method. To use the interrupt method, the SETRXINT bit is set. To use the DMA method, the SET\_RX\_DMA bit must be set. Either an interrupt or a DMA request is generated the moment the RXRDY bit is set. If the checksum scheme is enabled by setting the Compare Checksum (CC) bit to 1, the checksum is compared on the byte that is currently being received, which is expected to be the checksum byte. The CC bit is cleared once the checksum is received. A CE is immediately flagged, if there is a checksum error.

#### 29.3.5.1.2 Receiving Data in Multibuffer Mode

Multibuffer mode is selected when the MBUFMODE bit is set to 1. In this mode, LIN sets the RXRDY bit after receiving the programmed number of data in the receive buffer and the checksum field, the complete frame. The error condition detection logic is similar to the single-buffer mode, except that this logic monitors for the complete frame. Like single-buffer mode, you can use the polling, DMA, or interrupt method to read the data. The received data has to be read from the LINRD0 and LINRD1 registers, based on the number of bytes. For a LENGTH less than or equal to 4, a read from the LINRD0 register clears the RXRDY flag. For a LENGTH greater than 4, a read from the LINRD1 register clears the RXRDY flag. If the checksum scheme is enabled by setting the Compare Checksum (CC) bit to 1 during the reception of the data, then the byte that is received after the reception of the programmed number of data bytes indicated by the LENGTH field is treated as a checksum byte. The CC bit is cleared once the checksum is received and compared.

### 29.3.5.2 Transmitting Data

The LIN transmitter is enabled if both the TXFUNC bit and the TXENA bit are set to 1. If the TXFUNC bit is not set, the LINTX pin functions as a general-purpose I/O pin rather than as a LIN function pin. Any value written to the TD0 before the TXENA bit is set to 1 is not transmitted. Both of these control bits allow for the LIN transmitter to be held inactive independently of the receiver.

The IDTXFLAG bit in the SCIFLR register is set after a valid LIN ID is received with a TX Match. An ID interrupt is then generated, if enabled.

### 29.3.5.2.1 Transmitting Data in Single-Buffer Mode

Single-buffer mode is selected when the MBUFMODE bit is cleared to 0. In this mode, LIN waits for data to be written to TD0, transfers the data to SCITXSHF, and transmits the data. The TXRDY and TXEMPTY bits indicate the status of the transmit buffers. That is, when the transmitter is ready for data to be written to TD0, the TXRDY bit is set. Additionally, if both TD0 and SCITXSHF are empty, then the TXEMPTY bit is also set.

You can transmit data by:

1. Polling Transmit Ready Flag
2. Transmit Interrupt
3. DMA

In polling method, software can poll for the TXRDY bit to go high before writing the data to the TD0. The CPU is unnecessarily overloaded by selecting the polling method. To avoid this, you can use the interrupt or DMA method. To use the interrupt method, the SETXINT bit is set. To use the DMA method, the SET\_TX\_DMA bit is set. Either an interrupt or a DMA request is generated the moment the TXRDY bit is set. When the LIN has completed transmission of all pending frames, the SCITXSHF register and the TD0 are empty, the TXRDY bit is set, and an interrupt/DMA request is generated, if enabled. Because all data has been transmitted, the interrupt/DMA request can be halted. This can either be done by disabling the transmit interrupt (CLRTXINT) / DMA request (CLRTXDMA bit) or by disabling the transmitter (clear TXENA bit). If the checksum scheme is enabled by setting the Send Checksum (SC) bit to 1, the checksum byte is sent after the current byte transmission. The SC bit is cleared after the checksum byte has been transmitted.

---

#### Note

The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0 or SCIINTVECT1 register.

---

### 29.3.5.2.2 Transmitting Data in Multibuffer Mode

Multibuffer mode is selected when the MBUFMODE bit is set to 1. Like single-buffer mode, you can use the polling, DMA, or interrupt method to write the data to be transmitted. The transmitted data has to be written to the LINTD0 and LINTD1 registers, based on the number of bytes. LIN waits for data to be written to Byte 0 (TD0) of the LINTD0 register and transfers the programmed number of bytes to SCITXSHF to transmit one by one automatically. If the checksum scheme is enabled by setting the Send Checksum (SC) bit to 1, the checksum is sent after transmission of the last byte of the programmed number of data bytes, indicated by the LENGTH field. The SC bit is cleared after the checksum byte has been transmitted.

## 29.4 Low-Power Mode

The SCI/LIN module can be put in either local or global low-power mode. Global low-power mode is asserted by the system and is not controlled by the SCI/LIN module. During global low-power mode, all clocks to the SCI/LIN are turned off so the module is completely inactive. If global low-power mode is requested while the receiver is receiving data, then the SCI/LIN completes the current reception and then enters the low-power mode, that is, module enters low-power mode only when Busy bit (SCIFLR.3) is cleared.

The LIN module can enter low-power mode either when there was no activity on the LINRX pin for more than 4 seconds (this can be either a constant recessive or dominant level) or when a Sleep Command frame was received. Once the Timeout flag (SCIFLR.4) was set or once a Sleep Command was received, the POWERDOWN bit (SCIGCR2.0) must be set by the application software to make the module enter local low-power mode. A wakeup signal terminates the sleep mode of the LIN bus.



**Note**

**Enabling Local Low-Power Mode During Receive and Transmit**

If the wakeup interrupt is enabled and low-power mode is requested while the receiver is receiving data, then the SCI/LIN immediately generates a wakeup interrupt to clear the power-down bit. Thus, the SCI/LIN is prevented from entering low-power mode and completes the current reception. Otherwise, if the wakeup interrupt is disabled, the SCI/LIN completes the current reception and then enters the low-power mode.

**29.4.1 Entering Sleep Mode**

In LIN protocol, a sleep command is used to broadcast the sleep mode to all nodes. The sleep command consists of a diagnostic commander request frame with identifier 0x3C (60), with the first data field as 0x00. There must be no activity in the bus once all nodes receive the sleep command: the bus is in sleep mode.

Local low-power mode is asserted by setting the POWERDOWN bit; setting this bit stops the clocks to the SCI/LIN internal logic and registers. Clearing the POWERDOWN bit causes SCI/LIN to exit from local low-power mode. All the registers are accessible during local power-down mode. If a register is accessed in low-power mode, this access results in enabling the clock to the module for that particular access alone.


**29.4.2 Wakeup**

The wakeup interrupt is used to allow the SCI/LIN module to automatically exit a low-power mode. A SCI/LIN wakeup is triggered when a low level is detected on the receive RX pin, and this clears the POWERDOWN bit.

**Note**

If the wakeup interrupt is disabled, then the SCI/LIN enters low-power mode whenever the SCI/LIN is requested to do so, but a low level on the receive RX pin does not cause the SCI/LIN to exit low-power mode.

In LIN mode, any node can terminate sleep mode by sending a wakeup signal, see [Figure 29-26](#). A responder node that detects the bus in sleep mode, and with a wakeup request pending, sends a wakeup signal. The wakeup signal is a dominant value on the LIN bus for  $T_{WUSIG}$ ; this is at least 5  $T_{bits}$  for the LIN bus baud rates. The wakeup signal is generated by sending a 0xF0 byte containing 5 dominant  $T_{bits}$  and 5 recessive  $T_{bits}$ .



$0.25ms \leq T_{WUSIG} \leq 5ms$

**Figure 29-26. Wakeup Signal Generation**

Assuming a bus with no noise or loading effects, a write of 0xF0 to TD0 loads the transmitter to meet the wakeup signal timing requirement for  $T_{WUSIG}$ . Then, setting the GENWU bit transmits the preloaded value in TD0 for a wakeup signal transmission.

**Note**

The GENWU bit can be set/reset only when SWnRST is set to 1 and the node is in power-down mode. The bit is cleared on a valid synch break detection. A commander sending a wakeup request, exits power-down mode upon reception of the wakeup pulse. The bit is cleared on a SWnRST. This can be used to stop a commander from sending further wakeup requests.

---

The TI TPIC1021 LIN transceiver, upon receiving a wakeup signal, translates it to the microcontroller for wakeup with a dominant level on the RX pin, or a signal to the voltage regulator. While the POWERDOWN bit is set, if the LIN module detects a recessive-to-dominant edge (falling edge) on the RX pin, the LIN module generates a wakeup interrupt if enabled in the SCISSETINT register.

According to LIN protocol 2.0, the TI TPIC1021 LIN transceiver detecting a dominant level on the bus longer than 150ms detects it as a wakeup request. The LIN responder is ready to listen to the bus in less than 100ms ( $T_{INITIALIZE} < 100\text{ms}$ ) after a dominant-to-recessive edge (end-of-wakeup signal).

**29.4.3 Wakeup Timeouts**

The LIN protocol defines the following timeouts for a wakeup sequence. After a wakeup signal has been sent to the bus, all nodes wait for the commander to send a header. If no synch field is detected before 150ms (3,000 cycles at 20kHz) after a wakeup signal is transmitted, a new wakeup is sent by the same node that requested the first wakeup. This sequence is not repeated more than two times. After three attempts to wake up the LIN bus, wakeup signal generation is suspended for a 1.5s (30,000 cycles at 20kHz) period after three breaks.

**Note**

To achieve compatibility to LIN1.3 timeout conditions, the MBRS register must be set to make sure that the LIN 2.0 (real-time-based) timings meet the LIN 1.3 bit time base. A node triggering the wakeup can set the MBRS register accordingly to meet the targeted time as  $128 \text{ Tbits} \times \text{programmed prescaler}$ .

The LIN handles the wakeup expiration times defined by the LIN protocol with a hardware implementation.

---

**29.5 Emulation Mode**

In emulation mode, the CONT bit determines how the SCI/LIN operates when the program is suspended. The SCI/LIN counters are affected by this bit during debug mode. when set, the counters are not stopped and when cleared, the counters are stopped debug mode.

Any reads in emulation mode to a SCI/LIN register do not have any effect on the flags in the SCIFLR register.

---

**Note**

When emulation mode is entered during the Frame transmission or reception of the frame and CONT bit is not set, Communication is not expected to be successful. The suggested usage is to set CONT bit during emulation mode for successful communication.

---

## 29.6 Software

### 29.6.1 LIN Registers to Driverlib Functions

**Table 29-11. LIN Registers to Driverlib Functions**

File	Driverlib Function
<b>SCIGCR0</b>	
lin.h	LIN_enableModule
lin.h	LIN_disableModule
<b>SCIGCR1</b>	
lin.h	LIN_setLINMode
lin.h	LIN_setMessageFiltering
lin.h	LIN_enableParity
lin.h	LIN_disableParity
lin.h	LIN_setCommMode
lin.h	LIN_enableAutomaticBaudrate
lin.h	LIN_disableAutomaticBaudrate
lin.h	LIN_stopExtendedFrame
lin.h	LIN_setChecksumType
lin.h	LIN_enableSCIMode
lin.h	LIN_disableSCIMode
lin.h	LIN_setSCICommMode
lin.h	LIN_enableSCIParity
lin.h	LIN_disableSCIParity
lin.h	LIN_setSCIStopBits
lin.h	LIN_enableSCISleepMode
lin.h	LIN_disableSCISleepMode
lin.h	LIN_enterSCILowPower
lin.h	LIN_exitSCILowPower
lin.h	LIN_setSCICharLength
lin.h	LIN_setSCIFrameLength
lin.h	LIN_isSCIDataAvailable
lin.h	LIN_isSCISpaceAvailable
lin.h	LIN_readSCICharNonBlocking
lin.h	LIN_readSCICharBlocking
lin.h	LIN_writeSCICharNonBlocking
lin.h	LIN_writeSCICharBlocking
lin.h	LIN_enableSCIModuleErrors
lin.h	LIN_disableSCIModuleErrors
lin.h	LIN_enableSCIInterrupt
lin.h	LIN_disableSCIInterrupt
lin.h	LIN_clearSCIInterruptStatus
lin.h	LIN_setSCIInterruptLevel0
lin.h	LIN_setSCIInterruptLevel1
lin.h	LIN_isSCIReceiverIdle
lin.h	LIN_getSCITxFrametype
lin.h	LIN_getSCIRxFrametype
lin.h	LIN_isSCIBreakDetected

**Table 29-11. LIN Registers to Driverlib Functions (continued)**

File	Driverlib Function
lin.h	LIN_enableDataTransmitter
lin.h	LIN_disableDataTransmitter
lin.h	LIN_enableDataReceiver
lin.h	LIN_disableDataReceiver
lin.h	LIN_performSoftwareReset
lin.h	LIN_enterSoftwareReset
lin.h	LIN_exitSoftwareReset
lin.h	LIN_enableIntLoopback
lin.h	LIN_disableIntLoopback
lin.h	LIN_enableMultibufferMode
lin.h	LIN_disableMultibufferMode
lin.h	LIN_setDebugSuspendMode
<b>SCIGCR2</b>	
lin.h	LIN_sendWakeupSignal
lin.h	LIN_enterSleep
lin.h	LIN_sendChecksum
lin.h	LIN_triggerChecksumCompare
lin.h	LIN_enterSCILowPower
lin.h	LIN_exitSCILowPower
<b>SCISSETINT</b>	
lin.h	LIN_enableInterrupt
lin.h	LIN_setInterruptLevel1
lin.h	LIN_enableSCIInterrupt
lin.h	LIN_setSCIInterruptLevel1
lin.h	LIN_getInterruptLevel
<b>SCICLEARINT</b>	
lin.h	LIN_disableInterrupt
lin.h	LIN_setInterruptLevel0
lin.h	LIN_disableSCIInterrupt
lin.h	LIN_setSCIInterruptLevel0
<b>SCISSETINTLVL</b>	
lin.h	LIN_setInterruptLevel1
lin.h	LIN_setSCIInterruptLevel1
lin.h	LIN_getInterruptLevel
<b>SCICLEARINTLVL</b>	
lin.h	LIN_setInterruptLevel0
lin.h	LIN_setSCIInterruptLevel0
<b>SCIFLR</b>	
lin.h	LIN_isTxReady
lin.h	LIN_isRxReady
lin.h	LIN_isTxMatch
lin.h	LIN_isRxMatch
lin.h	LIN_clearInterruptStatus
lin.h	LIN_isSCIDataAvailable
lin.h	LIN_isSCISpaceAvailable

**Table 29-11. LIN Registers to Driverlib Functions (continued)**

File	Driverlib Function
lin.h	LIN_clearSCIInterruptStatus
lin.h	LIN_isSCIReceiverIdle
lin.h	LIN_getSCITxFrameType
lin.h	LIN_getSCIRxFrameType
lin.h	LIN_isSCIBreakDetected
lin.h	LIN_isBusBusy
lin.h	LIN_isTxBufferEmpty
lin.h	LIN_getInterruptStatus
<b>SCIINTVECT0</b>	
lin.h	LIN_getInterruptLine0Offset
<b>SCIINTVECT1</b>	
lin.h	LIN_getInterruptLine1Offset
<b>SCIFORMAT</b>	
lin.c	LIN_sendData
lin.c	LIN_getData
lin.h	LIN_setFrameLength
lin.h	LIN_setSCICharLength
lin.h	LIN_setSCIFrameLength
<b>BRSR</b>	
lin.h	LIN_setBaudRatePrescaler
<b>SCIED</b>	
lin.h	LIN_readSCICharNonBlocking
lin.h	LIN_readSCICharBlocking
<b>SCIRD</b>	
lin.h	LIN_readSCICharNonBlocking
lin.h	LIN_readSCICharBlocking
<b>SCITD</b>	
lin.h	LIN_writeSCICharNonBlocking
lin.h	LIN_writeSCICharBlocking
<b>SCIPIO0</b>	
lin.h	LIN_enableModule
lin.h	LIN_disableModule
<b>SCIPIO2</b>	
lin.h	LIN_getPinStatus
<b>COMP</b>	
lin.h	LIN_setSyncFields
<b>RD0</b>	
lin.c	LIN_getData
<b>RD1</b>	
-	
<b>MASK</b>	
lin.h	LIN_setTxMask
lin.h	LIN_setRxMask
lin.h	LIN_getTxMask
lin.h	LIN_getRxMask

**Table 29-11. LIN Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>ID</b>	
lin.h	LIN_setIDByte
lin.h	LIN_setIDResponderTask
lin.h	LIN_getRxDentifier
<b>TD0</b>	
lin.c	LIN_sendData
lin.h	LIN_sendWakeupSignal
<b>TD1</b>	
-	
<b>MBRSR</b>	
lin.h	LIN_setMaximumBaudRate
<b>IODFTCTRL</b>	
lin.h	LIN_enableModuleErrors
lin.h	LIN_disableModuleErrors
lin.h	LIN_enableSCIModuleErrors
lin.h	LIN_disableSCIModuleErrors
lin.h	LIN_enableExtLoopback
lin.h	LIN_disableExtLoopback
lin.h	LIN_setTransmitDelay
lin.h	LIN_setPinSampleMask
<b>GLB_INT_EN</b>	
lin.h	LIN_enableGlobalInterrupt
lin.h	LIN_disableGlobalInterrupt
<b>GLB_INT_FLG</b>	
lin.h	LIN_getGlobalInterruptStatus
<b>GLB_INT_CLR</b>	
lin.h	LIN_clearGlobalInterruptStatus

### 29.6.2 LIN Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/lin

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

#### 29.6.2.1 LIN Internal Loopback with Interrupts

FILE: lin\_ex1\_loopback\_interrupts.c

This example configures the LIN module in commander mode for internal loopback with interrupts. The module is setup to perform 8 data transmissions with different transmit IDs and varying transmit data. Upon reception of an ID header, an interrupt is triggered on line 0 and an interrupt service routine (ISR) is called. The received data is then checked for accuracy.

The example can be adjusted to use interrupt line 1 instead of line 0 by un-commenting "LIN\_setInterruptLevel1()" *External Connections*

- None.

#### Watch Variables

- txData - An array with the data being sent

- rxData - An array with the data that was received
- result - The example completion status (PASS = 0xABCD, FAIL = 0xFFFF)
- level0Count - The number of line 0 interrupts
- level1Count - The number of line 1 interrupts

### 29.6.2.2 LIN SCI Mode Internal Loopback with Interrupts

FILE: lin\_ex2\_sci\_loopback.c

This example configures the LIN module in SCI mode for internal loopback with interrupts. The LIN module performs as a SCI with a set character and frame length in a non-multi-buffer mode. The module is setup to continuously transmit a character, wait to receive that character, and repeat.

#### External Connections

- None.

#### Watch Variables

- rxCount - The number of RX interrupts
- transmitChar - The character being transmitted
- receivedChar - The character received

### 29.6.2.3 LIN SCI MODE Internal Loopback with DMA

FILE: lin\_ex3\_sci\_dma.c

This example configures the LIN module in SCI mode for internal loopback with the use of the DMA. The LIN module performs as SCI with a set character and frame length in multi-buffer mode. When the transmit buffers in the LINTD0 and LINTD1 registers have enough space, the DMA will transfer data from global variable sData into those transmit registers. Once the received buffers in the LINRD0 and LINRD1 registers contain data, the DMA will transfer the data into the global variable rdata.

When all data has been placed into rData, a check of the validity of the data will be performed in one of the DMA channels' ISRs.

#### External Connections

- None

#### Watch Variables

- sData - Data to send
- rData - Received data

### 29.6.2.4 LIN Internal Loopback without interrupts(polled mode)

FILE: lin\_ex4\_loopback\_polling.c

This example configures the LIN module in commander mode for internal loopback without interrupts. The module is setup to perform 8 data transmissions with different transmit IDs and varying transmit data. Waits for reception of an ID header. The received data is then checked for accuracy.

#### External Connections

- None.

#### Watch Variables

- txData - An array with the data being sent
- rxData - An array with the data that was received
- result - The example completion status (PASS = 0xABCD, FAIL = 0xFFFF)

### 29.6.2.5 LIN SCI MODE (Single Buffer) Internal Loopback with DMA

FILE: lin\_ex7\_sci\_dma\_single\_buffer.c

This example configures the LIN module in SCI mode for internal loopback with the use of the DMA. The LIN module performs as SCI with a set character and frame length in single-buffer compatibility mode. When the

transmit buffer i.e. the SCITD register is free, the DMA will transfer data from global variable sData into this register. Once the received buffer, i.e. the SCIRD register contains data, the DMA will transfer the data into the global variable rdata.

When all data has been placed into rData, a check of the validity of the data will be performed in one of the DMA channels' ISRs.

#### External Connections

- None

#### Watch Variables

- sData - Data to send
- rData - Received data

## 29.7 LIN Registers

This section describes the LIN Registers.

### 29.7.1 LIN Base Address Table

**Table 29-12. LIN Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
LinaRegs	<a href="#">LIN_REGS</a>	LINA_BASE	0x0000_6800	YES	YES	YES	YES



### 29.7.2 LIN\_REGS Registers

Table 29-13 lists the memory-mapped registers for the LIN\_REGS registers. All register offset addresses not listed in Table 29-13 should be considered as reserved locations and the register contents should not be modified.

**Table 29-13. LIN\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	SCIGCR0	Global Control Register 0		<a href="#">Go</a>
4h	SCIGCR1	Global Control Register 1		<a href="#">Go</a>
8h	SCIGCR2	Global Control Register 2		<a href="#">Go</a>
Ch	SCISSETINT	Interrupt Enable Register		<a href="#">Go</a>
10h	SCICLEARINT	Interrupt Disable Register		<a href="#">Go</a>
14h	SCISSETINTLVL	Set Interrupt Level Register		<a href="#">Go</a>
18h	SCICLEARINTLVL	Clear Interrupt Level Register		<a href="#">Go</a>
1Ch	SCIFLR	Flag Register		<a href="#">Go</a>
20h	SCIINTVECT0	Interrupt Vector Offset Register 0		<a href="#">Go</a>
24h	SCIINTVECT1	Interrupt Vector Offset Register 1		<a href="#">Go</a>
28h	SCIFORMAT	Length Control Register		<a href="#">Go</a>
2Ch	BRSR	Baud Rate Selection Register		<a href="#">Go</a>
30h	SCIED	Emulation buffer Register		<a href="#">Go</a>
34h	SCIRD	Receiver data buffer Register		<a href="#">Go</a>
38h	SCITD	Transmit data buffer Register		<a href="#">Go</a>
3Ch	SCPIO0	Pin control Register 0		<a href="#">Go</a>
44h	SCPIO2	Pin control Register 2		<a href="#">Go</a>
60h	LINCOMP	Compare register		<a href="#">Go</a>
64h	LINRD0	Receive data register 0		<a href="#">Go</a>
68h	LINRD1	Receive data register 1		<a href="#">Go</a>
6Ch	LINMASK	Acceptance mask register		<a href="#">Go</a>
70h	LINID	LIN ID Register		<a href="#">Go</a>
74h	LINTD0	Transmit Data Register 0		<a href="#">Go</a>
78h	LINTD1	Transmit Data Register 1		<a href="#">Go</a>
7Ch	MBSR	Maximum Baud Rate Selection Register		<a href="#">Go</a>
90h	IODFTCTRL	IODFT for LIN		<a href="#">Go</a>
E0h	LIN_GLB_INT_EN	LIN Global Interrupt Enable Register		<a href="#">Go</a>
E4h	LIN_GLB_INT_FLG	LIN Global Interrupt Flag Register		<a href="#">Go</a>
E8h	LIN_GLB_INT_CLR	LIN Global Interrupt Clear Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 29-14 shows the codes that are used for access types in this section.

**Table 29-14. LIN\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear

**Table 29-14. LIN\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 29.7.2.1 SCIGCR0 Register (Offset = 0h) [Reset = 0000000h]

SCIGCR0 is shown in [Figure 29-27](#) and described in [Table 29-15](#).

Return to the [Summary Table](#).

The SCIGCR0 register defines the module reset.

**Figure 29-27. SCIGCR0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							RESET
R-0h							R/W-0h

**Table 29-15. SCIGCR0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	RESET	R/W	0h	This bit resets the SCI/LIN module. This bit is effective in LIN or SCI-compatible mode.. This bit affects the reset state of the SCI/LIN module. Reset type: SYSRSn 0h (R/W) = SCI/LIN module is in held in reset. 1h (R/W) = SCI/LIN module is out of reset.

### 29.7.2.2 SCIGCR1 Register (Offset = 4h) [Reset = 0000000h]

SCIGCR1 is shown in [Figure 29-28](#) and described in [Table 29-16](#).

Return to the [Summary Table](#).

The SCIGCR1 register defines the frame format, protocol, and communication mode used by the SCI.

**Figure 29-28. SCIGCR1 Register**

31	30	29	28	27	26	25	24
RESERVED						TXENA	RXENA
R-0h						R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED						CONT	LOOPBACK
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED		STOPEXTFRAME	HGENCTRL	CTYPE	MBUFMODE	ADAPT	SLEEP
R-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
SWnRST	LINMODE	CLK_COMMANDER	STOP	PARITY	PARITYENA	TIMINGMODE	COMMMODE
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 29-16. SCIGCR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	TXENA	R/W	0h	Transmit enable. This bit is effective in LIN and SCI modes. Data is transferred from SCITD or the TDy (with y=0, 1,...7) buffers in LIN mode to the SCITXSHF shift out register only when the TXENA bit is set. Note: Data written to SCITD or the transmit multi-buffer before TXENA is set is not transmitted. If TXENA is cleared while transmission is ongoing, the data previously written to SCITD is sent (including the checksum byte in LIN mode). Reset type: SYSRSn 0h (R/W) = Disable transfers from SCITD or TDy to SCITXSHF 1h (R/W) = Enable transfers of data from SCITD or TDy to SCITXSHF

**Table 29-16. SCIGCR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24	RXENA	R/W	0h	<p>Receive enable.</p> <p>This bit is effective in LIN or SCI-compatible mode. RXENA allows or prevents the transfer of data from SCIRXSHF to SCIRD or the receive multibuffers.</p> <p>Note: Clearing RXENA stops received characters from being transferred into the receive buffer or multi-buffers, prevents the RX status flags (see Table 7) from being updated by receive data, and inhibits both receive and error interrupts. However, the shift register continues to assemble data regardless of the state of RXENA.</p> <p>Note: If RXENA is cleared before the time the reception of a frame is complete, the data from the frame is not transferred into the receive buffer.</p> <p>Note: If RXENA is set before the time the reception of a frame is complete, the data from the frame is transferred into the receive buffer. If RXENA is set while SCIRXSHF is in the process of assembling a frame, the status flags are not guaranteed to be accurate for that frame. To ensure that the status flags correctly reflect what was detected on the bus during a particular frame, RXENA should be set before the detection of that frame</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Prevents the receiver from transferring data from the shift buffer to the receive buffer or multi-buffers</p> <p>1h (R/W) = Allows the receiver to transfer data from the shift buffer to the receive buffer or multi-buffers</p>
23-18	RESERVED	R	0h	Reserved
17	CONT	R/W	0h	<p>Continue on suspend.</p> <p>This bit has an effect only when a program is being debugged with an emulator, and it determines how the SCI/LIN operates when the program is suspended. This bit affects the LIN counters. When this bit is set, the counters are not stopped during debug. When this bit is cleared, the counters are stopped during debug.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = When debug mode is entered, the SCI/LIN state machine is frozen. Transmissions and LIN counters are halted and resume when debug mode is exited.</p> <p>1h (R/W) = When debug mode is entered, the SCI/LIN continues to operate until the current transmit and receive functions are complete.</p>
16	LOOPBACK	R/W	0h	<p>Loopback bit.</p> <p>This bit is effective in LIN or SCI-compatible mode. The self-checking option for the SCI/LIN can be selected with this bit. If the LINTX and LINRX pins are configured with SCI/LIN functionality, then the LINTX pin is internally connected to the LINRX pin. Externally, during loop back operation, the LINTX pin outputs a high value and the LINRX pin is in a high-impedance state. If this bit value is changed while the SCI/LIN is transmitting or receiving data, errors may result.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Loopback mode is disabled.</p> <p>1h (R/W) = Loopback mode is enabled.</p>
15-14	RESERVED	R	0h	Reserved
13	STOPEXTFRAME	R/W	0h	<p>Stop extended frame communication.</p> <p>This bit is effective in LIN mode only. This bit can be written only during extended frame communication. When the extended frame communication is stopped, this bit is cleared automatically.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No effect</p> <p>1h (R/W) = Extended frame communication will be stopped, once current frame transmission/reception is completed.</p>

**Table 29-16. SCIGCR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12	HGENCTRL	R/W	0h	<p>HGEN control bit.</p> <p>This bit is effective in LIN mode only. This bit controls the type of mask filtering comparison.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = ID filtering using ID-Byte.</p> <p>RECEIVEDID and IDBYTE fields in the LINID register are used for detecting a match (using TX/RXMASK values). Mask of 0xFF in LINMASK register will result in NO match.</p> <p>1h (R/W) = ID filtering using ID-RESPONDERTask byte (Recommended).</p> <p>RECEIVEDID and IDRESPONDERTASKBYTE fields in the LINID register are used for detecting a match (using TX/RXMASK values). Mask of 0xFF in LINMASK register will result in ALWAYS match</p>
11	CTYPE	R/W	0h	<p>Checksum type.</p> <p>This bit is effective in LIN mode only. This bit controls the type of checksum to be used: classic or enhanced.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Classic checksum is used.</p> <p>This checksum is compatible with LIN 1.3 Responder nodes. The classic checksum contains the modulo-256 sum with carry over all data bytes. Frames sent with Identifier 60 (0x3C) to 63 (0x3F) must always use the classic checksum.</p> <p>1h (R/W) = Enhanced checksum is used.</p> <p>The enhanced checksum is compatible with LIN 2.0 and newer Responder nodes. The enhanced checksum contains the modulo-256 sum with carry over all data bytes AND the protected Identifier.</p>
10	MBUFMODE	R/W	0h	<p>Multibuffer mode.</p> <p>This bit is effective in LIN or SCI-compatible mode. This bit controls receive/transmit buffer usage, that is, whether the RX/TX multibuffers are used or a single register, RD0/TD0, is used.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The multi-buffer mode is disabled.</p> <p>1h (R/W) = The multi-buffer mode is enabled.</p>
9	ADAPT	R/W	0h	<p>Adapt mode enable.</p> <p>This mode is effective in LIN mode only. This bit has an effect during the detection of the Sync Field. There are two LIN protocol bit rate modes that could be enabled with this bit according to the Node capability file definition: automatic or select. Software and network configuration will decide which of the previous two modes. When this bit is cleared, the LIN 2.0 protocol fixed bit rate should be used. If the ADAPT bit is set, a LIN Responder node detecting the baudrate will compare it to the prescalers in BRSR register and update it if they are different. The BRSR register will be updated with the new value. If this bit is not set there will be no adjustment to the BRSR register. This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Automatic baudrate adjustment is disabled.</p> <p>1h (R/W) = Automatic baudrate adjustment is enabled.</p>

**Table 29-16. SCIGCR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	SLEEP	R/W	0h	<p>SCI sleep.</p> <p>SCI compatibility mode only. In a multiprocessor configuration, this bit controls the receive sleep function. Clearing this bit brings the SCI out of sleep mode.</p> <p>The receiver still operates when the SLEEP bit is set however, RXRDY is updated and SCIRD is loaded with new data only when an address frame is detected. The remaining receiver status flags are updated and an error interrupt is requested if the corresponding interrupt enable bit is set, regardless of the value of the SLEEP bit. In this way, if an error is detected on the receive data line while the SCI is asleep, software can promptly deal with the error condition. The SLEEP bit is not automatically cleared when an address byte is detected.</p> <p>This field is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Sleep mode is disabled.</p> <p>1h (R/W) = Sleep mode is enabled.</p>
7	SWnRST	R/W	0h	<p>Software reset (active low).</p> <p>This bit is effective in LIN or SCI-compatible mode. The SCI/LIN should only be configured while SWnRST = 0.</p> <p>Only the following configuration bits can be changed in runtime (i.e., while SWnRESET = 1):</p> <ul style="list-style-type: none"> <li>- STOP EXT Frame (SCIGCR1[13])</li> <li>- CC bit (SCIGCR2[17])</li> <li>- SC bit (SCIGCR2[16])</li> </ul> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The SCI/LIN is in its reset state no data will be transmitted or received. Writing a 0 to this bit initializes the SCI/LIN state machines and operating flags. All affected logic is held in the reset state until a 1 is written to this bit.</p> <p>1h (R/W) = The SCI/LIN is in its ready state transmission and reception can occur. After this bit is set to 1, the configuration of the module should not change.</p>
6	LINMODE	R/W	0h	<p>LIN mode</p> <p>This bit controls the mode of operation of the module.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = LIN mode is disabled SCI compatibility mode is enabled.</p> <p>1h (R/W) = LIN mode is enabled SCI compatibility mode is disabled.</p>
5	CLK_COMMANDER	R/W	0h	<p>SCI internal clock enable or LIN Commander/Responder configuration.</p> <p>In the SCI mode, this bit enables the clock to the SCI module. In LIN mode, this bit determines whether a LIN node is a Responder or Commander.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCI-compatible mode: Reserved.</p> <p>LIN mode: The module is in Responder mode.</p> <p>1h (R/W) = SCI-compatible mode: Enable clock to the SCI module. LIN mode: The node is in Commander mode.</p>
4	STOP	R/W	0h	<p>SCI number of stop bits.</p> <p>This bit is effective in SCI-compatible mode only.</p> <p>Note: The receiver checks for only one stop bit. However in idle-line mode, the receiver waits until the end of the second stop bit (if STOP = 1) to begin checking for an idle period.</p> <p>This field is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = One stop bit is used.</p> <p>1h (R/W) = Two stop bits are used.</p>

**Table 29-16. SCIGCR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	PARITY	R/W	0h	<p>SCI parity odd/even selection.</p> <p>This bit is effective in SCI-compatible mode only. If the PARITY ENA bit (SCIGCR1.2) is set, PARITY designates odd or even parity. The parity bit is calculated based on the data bits in each frame and the address bit (in address-bit mode). The start and stop fields in the frame are not included in the parity calculation.</p> <p>This field is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Odd parity is used. The SCI transmits and expects to receive a value in the parity bit that makes odd the total number of bits in the frame with the value of 1.</p> <p>1h (R/W) = Even parity is used. The SCI transmits and expects to receive a value in the parity bit that makes even the total number of bits in the frame with the value of 1.</p>
2	PARITYENA	R/W	0h	<p>Parity enable.</p> <p>Enables or disables the parity function.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCI-compatible mode: Parity disabled no parity bit is generated during transmission or is expected during reception.</p> <p>LIN mode: ID-parity verification is disabled.</p> <p>1h (R/W) = SCI compatible mode: Parity enabled. A parity bit is generated during transmission and is expected during reception.</p> <p>LIN mode: ID-parity verification is enabled.</p>
1	TIMINGMODE	R/W	0h	<p>SCI timing mode bit.</p> <p>This bit is effective in SCI-compatible mode only. It must be set to 1 when the SCI mode is used. This bit configures the SCI for asynchronous operation.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Reserved.</p> <p>1h (R/W) = Must be set to 1 when module is configured for SCI operation</p>
0	COMMMODE	R/W	0h	<p>SCI/LIN communication mode bit.</p> <p>In compatibility mode, it selects the SCI communication mode. In LIN mode it selects length control option for ID-field bits ID4 and ID5.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCI-compatible mode: Idle-line mode is used.</p> <p>LIN mode: ID4 and ID5 are not used for length control.</p> <p>1h (R/W) = SCI-compatible mode: Address-bit mode is used.</p> <p>LIN mode: ID4 and ID5 are used for length control.</p>



### 29.7.2.3 SCIGCR2 Register (Offset = 8h) [Reset = 0000000h]

SCIGCR2 is shown in [Figure 29-29](#) and described in [Table 29-17](#).

Return to the [Summary Table](#).

The SCIGCR2 register is used to send or compare a checksum byte during extended frames, to generate a wakeup and for low-power mode control of the LIN module.

**Figure 29-29. SCIGCR2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED						CC	SC
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							GENWU
R-0h							R/W-0h
7	6	5	4	3	2	1	0
RESERVED							POWERDOWN
R-0h							R/W-0h

**Table 29-17. SCIGCR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R	0h	Reserved
17	CC	R/W	0h	<p>Compare Checksum.</p> <p>This mode is effective in LIN mode only. This bit is used by the receiver for extended frames to trigger a checksum compare. The user will initiate this transaction by writing a one to this bit.</p> <p>In non multibuffer mode, once the CC bit is set, the checksum will be compared on the byte that is currently being received, expected to be the checkbyte.</p> <p>During Multi-buffer mode, following are the scenarios associated with the CC bit :</p> <ul style="list-style-type: none"> <li>- If CC bit is set during the reception of the data, then the byte that is received after the reception of the programmed no. of data bytes indicated by SCIFORMAT[18:16], is treated as a checksum byte.</li> <li>- If CC bit is set during the IDLE period (i.e. during inter-frame space), then the next immediate byte will be treated as a checksum byte.</li> </ul> <p>A CE will immediately be flagged if there is a checksum error.</p> <p>This bit is automatically cleared once the checksum is successfully compared.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No effect</p> <p>1h (R/W) = Compare checksum on expected checkbyte</p>

**Table 29-17. SCIGCR2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	SC	R/W	0h	<p>Send Checksum</p> <p>This mode is effective in LIN mode only. This bit is used by the transmitter with extended frames to send a checkbyte. In non multibuffer mode the checkbyte will be sent after the current byte transmission. In multibuffer mode the checkbyte will be sent after the last byte count, indicated by the SCIFORMAT[18:16]).</p> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No checkbyte will be sent.</p> <p>1h (R/W) = A checkbyte will be sent. This bit will automatically get cleared after the checkbyte is transmitted. The checksum will not be sent if this bit is set before transmitting the very first byte, that is, during interframe space.</p>
15-9	RESERVED	R	0h	Reserved
8	GENWU	R/W	0h	<p>Generate wakeup signal.</p> <p>This bit controls the generation of a wakeup signal, by transmitting the TDO buffer value. This bit is cleared on reception of a valid sync break.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No effect</p> <p>1h (R/W) = Transmit TDO for wakeup. This bit will be cleared on a SWnRST (SCIGCR1.7)</p>
7-1	RESERVED	R	0h	Reserved
0	POWERDOWN	R/W	0h	<p>Power down.</p> <p>This bit is effective in LIN or SCI-compatible mode. When the powerdown bit is set, the SCI/LIN module attempts to enter local low-power mode. If the POWERDOWN bit is set while the receiver is actively receiving data and the wakeup interrupt is disabled, then the SCI/LIN will delay low-power mode from being entered until completion of reception. In LIN mode the user may set the POWERDOWN bit on Sleep Command reception or on idle bus detection (more than 4 seconds, i.e. 80,000 cycles at 20kHz)</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Normal operation</p> <p>1h (R/W) = Request local low-power mode</p>

### 29.7.2.4 SCISSETINT Register (Offset = Ch) [Reset = 0000000h]

SCISSETINT is shown in [Figure 29-30](#) and described in [Table 29-18](#).

Return to the [Summary Table](#).

The SCISSETINT register is used to enable the various interrupts available in the LIN module.

**Figure 29-30. SCISSETINT Register**

31		30		29		28		27		26		25		24	
SETBEINT	SETPBEINT	SETCEINT	SETISFEINT	SETNREINT	SETFEINT	SETOEINT	SETPEINT								
R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h								
23		22		21		20		19		18		17		16	
RESERVED										SET_RX_DMA_ALL	SET_RX_DMA	SET_TX_DMA			
R-0h										R/W1S-0h	R/W1S-0h	R/W1S-0h			
15		14		13		12		11		10		9		8	
RESERVED				SETIDINT	RESERVED				SETRXINT	SETTXINT					
R-0h				R/W1S-0h	R-0h				R/W1S-0h	R/W1S-0h					
7		6		5		4		3		2		1		0	
SETTOA3WUSI NT	SETTOAWUSI NT	RESERVED	SETTIMEOUTI NT	RESERVED				SETWAKEUPIN T	SETBRKDTINT						
R/W1S-0h	R/W1S-0h	R-0h	R/W1S-0h	R-0h				R/W1S-0h	R/W1S-0h						

**Table 29-18. SCISSETINT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SETBEINT	R/W1S	0h	Set bit error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is a bit error. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
30	SETPBEINT	R/W1S	0h	Set physical bus error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when a physical bus error occurs. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
29	SETCEINT	R/W1S	0h	Set checksum-error Interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is a checksum error. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
28	SETISFEINT	R/W1S	0h	Set inconsistent-sync-field-error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is an inconsistent sync field error. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.

**Table 29-18. SCISSETINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	SETNREINT	R/W1S	0h	Set no-response-error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when a no-response error occurs. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
26	SETFEINT	R/W1S	0h	Set framing-error interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when a framing error occurs. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
25	SETOEINT	R/W1S	0h	Set overrun-error interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when an overrun error occurs. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
24	SETPEINT	R/W1S	0h	Set parity interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when a parity error occurs. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
23-19	RESERVED	R	0h	Reserved
18	SET_RX_DMA_ALL	R/W1S	0h	Set receiver DMA for Address & Data frames. This bit is effective in LIN or SCI-compatible mode for devices with a DMA module. To enable RX DMA request for address and data frames this bit must be set. If it is cleared, RX interrupt request is generated for address frames and DMA requests are generated for data frames. Reset type: SYSRSn 0h (R/W) = Receiver DMA request is disabled for address frames (RX interrupt request is enabled for address frames). Writing a 0 to this bit has no effect. 1h (R/W) = Receiver DMA request is enabled for address and data frames
17	SET_RX_DMA	R/W1S	0h	Set receiver DMA. This bit is effective in LIN or SCI-compatible mode for devices with a DMA module. To enable DMA requests for the receiver this bit must be set. If it is cleared, interrupt requests are generated depending on SETRXINT. Reset type: SYSRSn 0h (R/W) = Receiver DMA request is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Receiver DMA request is enabled.
16	SET_TX_DMA	R/W1S	0h	Set transmit DMA. This bit is effective in LIN or SCI-compatible mode for devices with a DMA module. To enable DMA requests for the transmitter, this bit must be set. If it is cleared, interrupt requests are generated depending on SETTXINT. Reset type: SYSRSn 0h (R/W) = Transmit DMA request is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Transmit DMA request is enabled

**Table 29-18. SCISSETINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13	SETIDINT	R/W1S	0h	Set Identification interrupt. This bit is effective in LIN mode only. This bit is set to enable interrupt once a valid matching identifier is received. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
12-10	RESERVED	R	0h	Reserved
9	SETRXINT	R/W1S	0h	Set Receiver interrupt. Setting this bit enables the SCI/LIN to generate a receive interrupt after a frame has been completely received and the data is being transferred from SCIRXSHF to SCIRD. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
8	SETTXINT	R/W1S	0h	Set Transmitter interrupt. Setting this bit enables the SCI/LIN to generate a transmit interrupt as data is being transferred from SCITD to SCITXSHF and the TXRDY bit is being set. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
7	SETTOA3WUSINT	R/W1S	0h	Set Timeout After 3 Wakeup Signals interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when there is a timeout after 3 wakeup signals have been sent. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
6	SETTOAWUSINT	R/W1S	0h	Set Timeout After Wakeup Signal interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when there is a timeout after one wakeup signal has been sent. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
5	RESERVED	R	0h	Reserved
4	SETTIMEOUTINT	R/W1S	0h	Set timeout interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when no LIN bus activity (bus idle) occurs for at least 4 seconds. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
3-2	RESERVED	R	0h	Reserved

**Table 29-18. SCISSETINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	SETWAKEUPINT	R/W1S	0h	<p>Set wake-up interrupt.</p> <p>This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN to generate a wake-up interrupt and thereby exit low-power mode. The wake-up interrupt is asserted on falling edge of the wake-up pulse. If enabled, the wake-up interrupt is asserted when local low-power mode is requested while the receiver is busy or if a low level is detected on the SCIRX pin during low-power mode. Wake-up interrupt is not asserted upon a wakeup pulse if the module is not in power down mode.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.</p>
0	SETBRKDTINT	R/W1S	0h	<p>Set break-detect interrupt.</p> <p>This bit is effective in SCI-compatible mode only. Setting this bit enables the SCI/LIN to generate an interrupt if a break condition is detected on the LINRX pin.</p> <p>This field is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.</p>

### 29.7.2.5 SCICLEARINT Register (Offset = 10h) [Reset = 0000000h]

SCICLEARINT is shown in [Figure 29-31](#) and described in [Table 29-19](#).

Return to the [Summary Table](#).

The SCICLEARINT register is used to disable the enabled interrupts without accessing the SCISSETINT register.

**Figure 29-31. SCICLEARINT Register**

31		30		29		28		27		26		25		24	
CLRBEINT	CLRPBEINT	CLRCEINT	CLRISFEINT	CLRNREINT	CLRFEINT	CLROEINT	CLRPEINT								
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h								
23		22		21		20		19		18		17		16	
RESERVED										RESERVED	CLRRXDMA	CLRTXDMA			
R-0h										R-0h	R/W1C-0h	R/W1C-0h			
15		14		13		12		11		10		9		8	
RESERVED				CLRIDINT	RESERVED				CLRRXINT	CLRTXINT					
R-0h				R/W1C-0h	R-0h				R/W1C-0h	R/W1C-0h					
7		6		5		4		3		2		1		0	
CLRTOA3WUSI NT	CLRTOAWUSI NT	RESERVED	CLRTIMEOUTI NT	RESERVED		RESERVED		CLRWAKEUPI NT	CLRBKDTINT						
R/W1C-0h	R/W1C-0h	R-0h	R/W1C-0h	R-0h		R-0h		R/W1C-0h	R/W1C-0h						

**Table 29-19. SCICLEARINT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CLRBEINT	R/W1C	0h	Clear Bit Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the bit error interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
30	CLRPBEINT	R/W1C	0h	Clear Physical Bus Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the physical-bus error interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
29	CLRCEINT	R/W1C	0h	Clear checksum-error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the checksum-error interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
28	CLRISFEINT	R/W1C	0h	Clear Inconsistent-Sync-Field-Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the ISFE interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.

**Table 29-19. SCICLEARINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	CLRNREINT	R/W1C	0h	Clear No-Response-Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the no-response error interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
26	CLRFEINT	R/W1C	0h	Clear Framing-Error Interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables framing-error interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
25	CLROEINT	R/W1C	0h	Clear Overrun-Error Interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the overrun interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
24	CLRPEINT	R/W1C	0h	Clear Parity Interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the parity error interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
23-19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17	CLRRXDMA	R/W1C	0h	Clear receiver DMA. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the receive DMA request. Reset type: SYSRSn 0h (R/W) = Receiver DMA request is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Receiver DMA request is enabled. Writing a 1 to this bit will disable the DMA request and clear this bit.
16	CLRTXDMA	R/W1C	0h	Clear transmit DMA. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the transmit DMA request. Reset type: SYSRSn 0h (R/W) = Transmit DMA request is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Transmit DMA request is enabled. Writing a 1 to this bit will disable the DMA request and clear this bit.
15-14	RESERVED	R	0h	Reserved
13	CLRIDINT	R/W1C	0h	Clear Identifier interrupt. This bit is effective in LIN mode only. Setting this bit disables the ID interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
12-10	RESERVED	R	0h	Reserved



**Table 29-19. SCICLEARINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	CLRRXINT	R/W1C	0h	Clear Receiver interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the receiver interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
8	CLRTXINT	R/W1C	0h	Clear Transmitter interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the transmitter interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
7	CLRTOA3WUSINT	R/W1C	0h	Clear Timeout After 3 Wakeup Signals interrupt. This bit is effective in LIN mode only. Setting this bit disables the timeout after 3 wakeup signals interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
6	CLRTOAWUSINT	R/W1C	0h	Clear Timeout After Wakeup Signal interrupt. This bit is effective in LIN mode only. Setting this bit disables the timeout after one wakeup signal interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
5	RESERVED	R	0h	Reserved
4	CLRTIMEOUTINT	R/W1C	0h	Clear Timeout interrupt. This bit is effective in LIN mode only. Setting this bit disables the timeout (LIN bus idle) interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
3-2	RESERVED	R	0h	Reserved
1	CLRWAKEUPINT	R/W1C	0h	Clear Wake-up interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the wake-up interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
0	CLBRKDTINT	R/W1C	0h	Clear Break-detect interrupt. This bit is effective in SCI-compatible mode only. Setting this bit disables the Break-detect interrupt. This field is writable in SCI mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.

### 29.7.2.6 SCISSETINTLVL Register (Offset = 14h) [Reset = 0000000h]

SCISSETINTLVL is shown in [Figure 29-32](#) and described in [Table 29-20](#).

Return to the [Summary Table](#).

The SCISSETINTLVL register is used to map individual interrupt sources to the INT1 interrupt line.

**Figure 29-32. SCISSETINTLVL Register**

31	30	29	28	27	26	25	24
SETBEINTLVL	SETPBEINTLVL	SETCEINTLVL	SETISFEINTLVL	SETNREINTLVL	SETFEINTLVL	SETOEINTLVL	SETPEINTLVL
R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h
23	22	21	20	19	18	17	16
RESERVED				RESERVED		RESERVED	
R-0h				R-0h		R-0h	
15	14	13	12	11	10	9	8
RESERVED		SETIDINTLVL	RESERVED			SETRXINTOVO	SETTXINTLVL
R-0h		R/W1S-0h	R-0h			R/W1S-0h	R/W1S-0h
7	6	5	4	3	2	1	0
SETTOA3WUSI NTLVL	SETTOAWUSI NTLVL	RESERVED	SETTIMEOUTI NTLVL	RESERVED		SETWAKEUPIN TLVL	SETBRKDTINT LVL
R/W1S-0h	R/W1S-0h	R-0h	R/W1S-0h	R-0h		R/W1S-0h	R/W1S-0h

**Table 29-20. SCISSETINTLVL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SETBEINTLVL	R/W1S	0h	Set Bit Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Bit Error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
30	SETPBEINTLVL	R/W1S	0h	Set Physical Bus Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Physical Bus Error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
29	SETCEINTLVL	R/W1S	0h	Set Checksum-error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Checksum-error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
28	SETISFEINTLVL	R/W1S	0h	Set Inconsistent-Sync-Field-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Inconsistent-Sync-Field-Error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.

**Table 29-20. SCISSETINTLVL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	SETNREINTLVL	R/W1S	0h	Set No-Response-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the No-Response-Error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
26	SETFEINTLVL	R/W1S	0h	Set Framing-Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Framing-Error interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
25	SETOEINTLVL	R/W1S	0h	Set Overrun-Error Interrupt Level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Overrun-Error interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
24	SETPEINTLVL	R/W1S	0h	Set Parity Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Parity error interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
23-19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17-16	RESERVED	R	0h	Reserved
15-14	RESERVED	R	0h	Reserved
13	SETIDINTLVL	R/W1S	0h	Set ID interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the ID interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
12-10	RESERVED	R	0h	Reserved
9	SETRXINTOVO	R/W1S	0h	Set Receiver interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the receiver interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
8	SETTXINTLVL	R/W1S	0h	Set Transmitter interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the transmitter interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
7	SETTOA3WUSINTLVL	R/W1S	0h	Set Timeout After 3 Wakeup Signals interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout after 3 wakeup signals interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.

**Table 29-20. SCISSETINTLVL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	SETTOAWUSINTLVL	R/W1S	0h	Set Timeout After Wakeup Signal interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the the timeout after wakeup interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
5	RESERVED	R	0h	Reserved
4	SETTIMEOUTINTLVL	R/W1S	0h	Set Timeout interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
3-2	RESERVED	R	0h	Reserved
1	SETWAKEUPINTLVL	R/W1S	0h	Set Wake-up interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Wake-up interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
0	SETBRKDTINTLVL	R/W1S	0h	Set Break-detect interrupt level. This bit is effective in SCI-compatible mode only. Writing to this bit maps the Break-detect interrupt level to the INT1 line. This field is writable in SCI mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.

### 29.7.2.7 SCICLEARINTLVL Register (Offset = 18h) [Reset = 0000000h]

SCICLEARINTLVL is shown in [Figure 29-33](#) and described in [Table 29-21](#).

Return to the [Summary Table](#).

The SCICLEARINTLVL register is used to map individual interrupt sources to the INT0 line.

**Figure 29-33. SCICLEARINTLVL Register**

31	30	29	28	27	26	25	24
CLRBEINTLVL	CLRPBEINTLVL	CLRCEINTLVL	CLRISFEINTLVL	CLRNREINTLVL	CLRFEINTLVL	CLROEINTLVL	CLRPEINTLVL
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
23	22	21	20	19	18	17	16
RESERVED				RESERVED		RESERVED	
R-0h				R-0h		R-0h	
15	14	13	12	11	10	9	8
RESERVED		CLRIDINTLVL	RESERVED			CLRRXINTLVL	CLRTXINTLVL
R-0h		R/W1C-0h	R-0h			R/W1C-0h	R/W1C-0h
7	6	5	4	3	2	1	0
CLRTOA3WUSI NTLVL	CLRTOAWUSI NTLVL	RESERVED	CLRTIMEOUTI NTLVL	RESERVED		CLRWAKEUPI NTLVL	CLRBKDTINT LVL
R/W1C-0h	R/W1C-0h	R-0h	R/W1C-0h	R-0h		R/W1C-0h	R/W1C-0h

**Table 29-21. SCICLEARINTLVL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CLRBEINTLVL	R/W1C	0h	Clear Bit Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Bit Error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
30	CLRPBEINTLVL	R/W1C	0h	Clear Physical Bus Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Physical Bus Error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
29	CLRCEINTLVL	R/W1C	0h	Clear Checksum-error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Checksum-error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
28	CLRISFEINTLVL	R/W1C	0h	Clear Inconsistent-Sync-Field-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Inconsistent-Sync-Field-Error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.

**Table 29-21. SCICLEARINTLVL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	CLRNREINTLVL	R/W1C	0h	Clear No-Response-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the No-Response-Error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
26	CLRFEINTLVL	R/W1C	0h	Clear Framing-Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Framing-Error interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
25	CLROEINTLVL	R/W1C	0h	Clear Overrun-Error Interrupt Level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Overrun-Error interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
24	CLRPEINTLVL	R/W1C	0h	Clear Parity Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Parity Error interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
23-19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17-16	RESERVED	R	0h	Reserved
15-14	RESERVED	R	0h	Reserved
13	CLRIDINTLVL	R/W1C	0h	Clear ID interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the ID interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
12-10	RESERVED	R	0h	Reserved
9	CLRRXINTLVL	R/W1C	0h	Clear Receiver interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the receiver interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
8	CLRTXINTLVL	R/W1C	0h	Clear Transmitter interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the transmitter interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.

**Table 29-21. SCICLEARINTLVL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	CLRTOA3WUSINTLVL	R/W1C	0h	Clear Timeout After 3 Wakeup Signals interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout after 3 wakeup signals interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
6	CLRTOAWUSINTLVL	R/W1C	0h	Clear Timeout After Wakeup Signal interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the the timeout after wakeup interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
5	RESERVED	R	0h	Reserved
4	CLRTIMEOUTINTLVL	R/W1C	0h	Clear Timeout interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
3-2	RESERVED	R	0h	Reserved
1	CLRWAKEUPINTLVL	R/W1C	0h	Clear Wake-up interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Wake-up interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
0	CLBRKDTINTLVL	R/W1C	0h	Clear Break-detect interrupt level. This bit is effective in SCI-compatible mode only. Writing to this bit maps the Break-detect interrupt level to the INT0 line. This field is writable in SCI mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.

### 29.7.2.8 SCIFLR Register (Offset = 1Ch) [Reset = 0000904h]

SCIFLR is shown in [Figure 29-34](#) and described in [Table 29-22](#).

Return to the [Summary Table](#).

The SCIFLR register indicates the current status of the various interrupt sources of the LIN module.

**Figure 29-34. SCIFLR Register**

31		30		29		28		27		26		25		24	
BE		PBE		CE		ISFE		NRE		FE		OE		PE	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	
23		22		21		20		19		18		17		16	
RESERVED															
R-0h															
15		14		13		12		11		10		9		8	
RESERVED		IDRXFLAG		IDTXFLAG		RXWAKE		TXEMPTY		TXWAKE		RXRDY		TXRDY	
R-0h		R/W1C-0h		R/W1C-0h		R-0h		R-1h		R/W-0h		R/W1C-0h		R-1h	
7		6		5		4		3		2		1		0	
TOA3WUS		TOAWUS		RESERVED		TIMEOUT		BUSY		IDLE		WAKEUP		BRKDT	
R/W1C-0h		R/W1C-0h		R-0h		R/W1C-0h		R-0h		R-1h		R/W1C-0h		R/W1C-0h	

**Table 29-22. SCIFLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	BE	R/W1C	0h	Bit Error Flag. This bit is effective in LIN mode only. This bit is set when there has been a bit error. This is detected by the bit monitor in the internal bit monitor. This bit is cleared by: <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> <li>- Reception of a new sync break</li> </ul> This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = No bit error detected. 1h (R/W) = Bit error detected.
30	PBE	R/W1C	0h	Physical Bus Error Flag. This bit is effective in LIN mode only. This bit is set when there has been a physical bus error. This is detected by the bit monitor in TED. This bit is cleared by: <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> <li>- Reception of a new sync break</li> </ul> Note: this PBE will only be flagged if no sync break can be generated. (because of a bus shortage to VBAT) or if no sync break delimiter can be generated (because of a bus shortage to GND). This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = No physical bus error detected. 1h (R/W) = Physical bus error detected.



**Table 29-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
29	CE	R/W1C	0h	<p>Checksum Error Flag.</p> <p>This bit is effective in LIN mode only. This bit is set when there is checksum error detected by a receiving node. The type of checksum to be used depends on the SCIGCR1.CTYPE bit. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> <li>- Reception of a new sync break</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No Checksum error detected. 1h (R/W) = Checksum error detected.</p>
28	ISFE	R/W1C	0h	<p>Inconsistent Sync Field Error Flag.</p> <p>This bit is effective in LIN mode only. This bit is set when there has been an inconsistent Sync Field error detected by the synchronizer during header reception. See the 'Header Reception and Adaptive Baudrate' section for more information. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> <li>- Reception of a new sync break</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No Inconsistent Sync Field error detected. 1h (R/W) = Inconsistent Sync Field error detected.</p>
27	NRE	R/W1C	0h	<p>No-Response Error Flag.</p> <p>This bit is effective in LIN mode only. This bit is set when there is no response to a Commander's header completed within TFRAME_MAX. This timeout period is applied for message frames of unknown length (identifiers 0 to 61). This error is detected by the synchronizer of the module. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> <li>- Reception of a new sync break</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No No-Response error detected. 1h (R/W) = No-Response error detected.</p>

**Table 29-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26	FE	R/W1C	0h	<p>Framing error flag.</p> <p>This bit is effective in LIN or SCI-compatible mode. This bit is set when an expected stop bit is not found. In SCI compatible mode, only the first stop bit is checked. The missing stop bit indicates that synchronization with the start bit has been lost and that the character is incorrectly framed. Detection of a framing error causes the SCI to generate an error interrupt if the RXERR INT ENA bit is set. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> </ul> <p>- Reception of a new character (SCI-compatible mode), or frame (LIN mode)</p> <p>In multibuffer mode the frame is defined in the SCIFORMAT register.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No framing error detected. 1h (R/W) = Framing error detected.</p>
25	OE	R/W1C	0h	<p>Overrun error flag.</p> <p>This bit is effective in LIN or SCI-compatible mode. This bit is set when the transfer of data from SCIRXSHF to SCIRD overwrites unread data already in SCIRD or the RDy buffers. Detection of an overrun error causes the LIN to generate an error interrupt if the SET OE INT bit is one. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> </ul> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No overrun error detected. 1h (R/W) = Overrun error detected.</p>
24	PE	R/W1C	0h	<p>Parity error flag.</p> <p>This bit is effective in LIN or SCI-compatible mode. This bit is set when a parity error is detected in the received data. In SCI address-bit mode, the parity is calculated on the data and address bit fields of the received frame. In idle-line mode, only the data is used to calculate parity. An error is generated when a character is received with a mismatch between the number of 1s and its parity bit. For more information on parity checking, see the 'SCI Global Control Register (SCIGCR1)' description. If the parity function is disabled (that is, SCIGCR1.2 = 0), the PE flag is disabled and read as 0. Detection of a parity error causes the LIN to generate an error interrupt if the SET PE INT bit = 1. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Reception of a new character (SCI-compatible mode) or frame (LIN mode)</li> <li>- Writing a 1 to this bit</li> </ul> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No parity error or parity disabled. 1h (R/W) = Parity error detected.</p>
23-16	RESERVED	R	0h	Reserved
15	RESERVED	R	0h	Reserved

**Table 29-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	IDRXFLAG	R/W1C	0h	<p>Identifier On Receive Flag.</p> <p>This bit is effective in LIN mode only. This flag is set once an identifier is received with an RX match and no ID-parity error. See the 'Message Filtering and Validation' section for more details. When this flag is set it indicates that a new valid identifier has been received on an RX match. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Reading the LINID register</li> <li>- Writing a 1 to this bit</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No valid ID received. 1h (R/W) = Valid ID RX received in LINID[23:16] on RX match.</p>
13	IDTXFLAG	R/W1C	0h	<p>Identifier On Transmit Flag.</p> <p>This bit is effective in LIN mode only. This flag is set once an identifier is received with a TX match and no ID-parity error. See the 'Message Filtering and Validation' section for more details. When this flag is set it indicates that a new valid identifier has been received on a TX match. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- Setting SWnRESET</li> <li>- System reset</li> <li>- Reading the LINID register</li> <li>- Writing a 1 to this bit</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No valid ID received. 1h (R/W) = Valid ID received in LINID[23:16] on TX match.</p>
12	RXWAKE	R	0h	<p>Receiver wakeup detect flag.</p> <p>This bit is effective in SCI-compatible mode only. The SCI sets this bit to indicate that the data currently in SCIRD is an address. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- RESET bit</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- System reset</li> <li>- Receipt of a data frame</li> </ul> <p>This bit is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The data in SCIRD is not an address. 1h (R/W) = The data in SCIRD is an address.</p> <p>See [1] Section 3.4.4, Sleep Mode for Multiprocessor Communication, on page 16 for more information on using the RXWAKE bit with sleep mode.</p>

**Table 29-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	TXEMPTY	R	1h	<p>Transmitter Empty flag.</p> <p>The value of this flag indicates the contents of the transmitter's buffer register(s) (SCITD/TDy) and shift register (SCITXSHF). In multibuffer mode, this flag indicates the value of the TDx registers and shift register (SCITXSHF). In non multibuffer mode, this flag indicates the value of LINTD0 (byte) and shift register (SCITXSHF). This bit is set by:</p> <ul style="list-style-type: none"> <li>- RESET bit (SCIGCR0.0)</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- System reset.</li> </ul> <p>Note: This bit does not cause an interrupt request.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Compatible mode or LIN with no multibuffer: Transmitter buffer or shift register (or both) are loaded with data.</p> <p>In LIN mode using multibuffer mode: Multibuffer or shift register (or all) are loaded with data.</p> <p>1h (R/W) = Compatible mode or LIN with no multibuffer: Transmitter buffer and shift registers are both empty.</p> <p>In LIN mode using multibuffer mode: Multibuffer and shift registers are all empty.</p>
10	TXWAKE	R/W	0h	<p>SCI transmitter wakeup method select.</p> <p>This bit is effective in SCI-compatible mode only. The TXWAKE bit controls whether the data in SCITD should be sent as an address or data frame using multiprocessor communication format. This bit is set to 1 or 0 by software before a byte is written to SCITD and is cleared by the SCI when data is transferred from SCITD to SCITXSHF or by a system reset. TXWAKE is not cleared by the SWnRESET bit (SCIGCR1.7).</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Address-bit mode: Frame to be transmitted will be data (address bit = 0).</p> <p>Idle-line mode: Frame to be transmitted will be data.</p> <p>1h (R/W) = Address-bit mode: Frame to be transmitted will be an address (address bit=1).</p> <p>Idle-line mode: Following frame to be transmitted will be an address (writing a 1 to this bit followed by writing dummy data to the SCITD will result in a idle period of 11 bit periods before the next frame is transmitted).</p>
9	RXRDY	R/W1C	0h	<p>Receiver ready flag.</p> <p>In SCI compatibility mode, the receiver sets this bit to indicate that the SCIRD contains new data and is ready to be read by the CPU. In LIN mode, RXRDY is set once a valid frame is received in multibuffer mode, a valid frame being a message frame received with no errors. In non multibuffer mode RXRDY is set for each received byte and will be set for the last byte of the frame if there are no errors. The SCI/LIN generates a receive interrupt when RXRDY flag bit is set if the interrupt-enable bit is set (SCISSETINT.9). RXRDY is cleared by:</p> <ul style="list-style-type: none"> <li>- RESET bit (SCIGCR0.0)</li> <li>- Setting the SWnRESET</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> <li>- Reading SCIRD in while in SCI compatibility mode</li> <li>- Reading last data byte RDY of the response in LIN mode</li> </ul> <p>Note: The RXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No new data in SCIRD/RDy.</p> <p>1h (R/W) = New data ready to be read from SCIRD.</p>

**Table 29-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	TXRDY	R	1h	<p>Transmitter buffer register ready flag.</p> <p>When set, this bit indicates that the transmit buffer(s) register (SCITD in compatibility mode and LINTD0, LINTD1 in MBUF mode) is/are ready to get another character from a CPU write.</p> <p>In SCI compatibility mode, writing data to SCITD automatically clears this bit. In LIN mode, this bit is cleared once byte 0 (TD0) is written to LINTD0. This bit is set after the data of the TX buffer are shifted into the SCITXSHF register. For devices with a DMA module, this event can trigger a transmit DMA event if the DMA enable bit is set. This bit is set to 1 by:</p> <ul style="list-style-type: none"> <li>- RESET bit (SCIGCR0.0)</li> <li>- Setting the SWnRESET (SCIGCR1.7)</li> <li>- System reset</li> </ul> <p>Note: The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</p> <p>Note: The transmit interrupt request can be eliminated until the next series of data is written into the transmit buffers LINTD0 and LINTD1, by disabling the corresponding interrupt via the SCICLEARINT register or by disabling the transmitter via the TXENA bit (SCIGCR1.25=0).</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Compatible mode: SCITD is full.</p> <p>LIN mode: The multibuffers are full.</p> <p>1h (R/W) = Compatible mode: SCITD is ready to receive the next character.</p> <p>LIN mode: The multibuffers are ready to receive the next character(s).</p>
7	TOA3WUS	R/W1C	0h	<p>Timeout After 3 Wakeup Signals flag.</p> <p>This bit is effective in LIN mode only. This flag is set if there is no Sync Break received after 3 wakeup signals and a period of 1.5 seconds have passed. Such expiration time is used before issuing another round of wakeup signals. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No timeout after 3 wakeup signals.</p> <p>1h (R/W) = Timeout after 3 wakeup signals and 1.5s time.</p>
6	TOAWUS	R/W1C	0h	<p>Timeout After Wakeup Signal flag.</p> <p>This bit is effective in LIN mode only. This bit is set if there is no Sync Break received after a wakeup signal has been sent. A minimum of 150 ms expiration time is used before issuing another wakeup signal. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No timeout after one wakeup signal (150 ms).</p> <p>1h (R/W) = Timeout after one wakeup signal.</p>
5	RESERVED	R	0h	Reserved

**Table 29-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	TIMEOUT	R/W1C	0h	<p>LIN Bus IDLE timeout flag.</p> <p>This bit is effective in LIN mode only. This bit is set if there is no LIN bus activity for at least 4 seconds. LIN bus activity being a transition from recessive to dominant. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No bus idle detected. 1h (R/W) = LIN bus idle detected.</p>
3	BUSY	R	0h	<p>Bus BUSY flag.</p> <p>This bit is effective in LIN mode and SCI-compatible mode. This bit indicates whether the receiver is in the process of receiving a frame. As soon as the receiver detects the beginning of a start bit, the BUSY bit is set to 1. When the reception of a frame is complete, the BUSY bit is cleared. If SET WAKEUP INT is set and power down is requested while this bit is set, the SCI/LIN automatically prevents low-power mode from being entered and generates wakeup interrupt. The BUSY bit is controlled directly by the SCI receiver but can be cleared by:</p> <ul style="list-style-type: none"> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset.</li> </ul> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Receiver is not currently receiving a frame. 1h (R/W) = Receiver is currently receiving a frame.</p>
2	IDLE	R	1h	<p>SCI receiver in idle state.</p> <p>This bit is effective in SCI-compatible mode only. While this bit is set, the SCI looks for an idle period to resynchronize itself with the bit stream. The receiver does not receive any data while the bit is set. The bus must be idle for 11 bit periods to clear this bit. The SCI enters this state:</p> <ul style="list-style-type: none"> <li>- After a system reset</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- After coming out of power down</li> </ul> <p>This bit is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Idle period detected, the SCI is ready to receive. 1h (R/W) = Idle period not detected, the SCI will not receive any data.</p>
1	WAKEUP	R/W1C	0h	<p>Wake-up flag.</p> <p>This bit is effective in LIN mode only. This bit is set by the SCI/LIN when receiver or transmitter activity has taken the module out of power-down mode. An interrupt is generated if the SET WAKEUP INT bit (SCISSETINT.1) is set. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit.</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Do not wake up from power-down mode. 1h (R/W) = Wake up from power-down mode.</p>

**Table 29-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	BRKDT	R/W1C	0h	<p>SCI break-detect flag.</p> <p>This bit is effective in SCI-compatible mode only. This bit is set when the SCI detects a break condition on the LINRX pin. A break condition occurs when the LINRX pin remains continuously low for at least 10 bits after a missing first stop bit, that is, after a framing error. Detection of a break condition causes the SCI to generate an error interrupt if the BRKDT INT ENA bit is set. The BRKDT bit is cleared by the following:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- By writing a 1 to this bit.</li> </ul> <p>This bit is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No break condition detected. 1h (R/W) = Break condition detected.</p>

### 29.7.2.9 SCIINTVECT0 Register (Offset = 20h) [Reset = 0000000h]

SCIINTVECT0 is shown in [Figure 29-35](#) and described in [Table 29-23](#).

Return to the [Summary Table](#).

The SCIINTVECT0 register indicates the offset for the INT0 interrupt line.

**Figure 29-35. SCIINTVECT0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED											INTVECT0				
R-0h											R-0h				

**Table 29-23. SCIINTVECT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-5	RESERVED	R	0h	Reserved
4-0	INTVECT0	R	0h	Interrupt vector offset for INT0. This register indicates the offset for interrupt line INT0. A read to this register updates its value to the next highest priority pending interrupt in SCIFLR and clears the flag corresponding to the offset that was read. Note: The flags for the receive (SCIFLR.9) and the transmit (SCIFLR.8) interrupts cannot be cleared by reading the corresponding offset vector in this register (see detailed description in SCIFLR register). Reset type: SYSRSn



### 29.7.2.10 SCIINTVECT1 Register (Offset = 24h) [Reset = 0000000h]

SCIINTVECT1 is shown in [Figure 29-36](#) and described in [Table 29-24](#).

Return to the [Summary Table](#).

The SCIINTVECT1 register indicates the offset for the INT1 interrupt line.

**Figure 29-36. SCIINTVECT1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED											INTVECT1				
R-0h											R-0h				

**Table 29-24. SCIINTVECT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-5	RESERVED	R	0h	Reserved
4-0	INTVECT1	R	0h	<p>Interrupt vector offset for INT1.</p> <p>This register indicates the offset for interrupt line INT1. A read to this register updates its value to the next highest priority pending interrupt in SCIFLR and clears the flag corresponding to the offset that was read.</p> <p>Note: The flags for the receive (SCIFLR.9) and the transmit (SCIFLR.8) interrupts cannot be cleared by reading the corresponding offset vector in this register (see detailed description in SCIFLR register).</p> <p>Reset type: SYSRSn</p>

### 29.7.2.11 SCIFORMAT Register (Offset = 28h) [Reset = 0000000h]

SCIFORMAT is shown in [Figure 29-37](#) and described in [Table 29-25](#).

Return to the [Summary Table](#).

The SCIFORMAT register is used to set up the character and frame lengths.

**Figure 29-37. SCIFORMAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED												LENGTH			
R-0h												R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												CHAR			
R-0h												R/W-0h			

**Table 29-25. SCIFORMAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	RESERVED	R	0h	Reserved
18-16	LENGTH	R/W	0h	<p>Frame length control bits.</p> <p>In LIN mode, these bits indicate the number of bytes in the response field from 1 to 8 bytes. In buffered SCI mode, these bits indicate the number of characters. When these bits are used to indicate LIN response length (SCIGCR1[0] = 1), then when there is an ID RX match, this value should be updated with the expected length of the response. In buffered SCI mode, these bits indicate the number of characters with SCIFORMAT[2:0] bits per character. i.e. these bits indicate the transmitter/receiver format for the number of characters: 1 to 8. There can be up to eight characters with eight bits each.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The response field has 1 bytes/characters.                      1h (R/W) = The response field has 2 bytes/characters.                      2h (R/W) = The response field has 3 bytes/characters.                      3h (R/W) = The response field has 4 bytes/characters.                      4h (R/W) = The response field has 5 bytes/characters.                      5h (R/W) = The response field has 6 bytes/characters.                      6h (R/W) = The response field has 7 bytes/characters.                      7h (R/W) = The response field has 8 bytes/characters.</p>
15-3	RESERVED	R	0h	Reserved
2-0	CHAR	R/W	0h	<p>Character length control bits.</p> <p>These bits are effective in SCI compatible mode only. These bits set the SCI character length from 1 to 8 bits.</p> <p>Note: In compatibility mode or buffered SCI mode, when data of fewer than eight bits in length is received, it is left justified in SCIRD/RDy and padded with trailing zeros. Data read from the SCIRD should be shifted by software to make the received data right justified.</p> <p>Note: Data written to the SCITD should be right justified but does not need to be padded with leading zeros.</p> <p>These bits are writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The character is 1 bits long.                      1h (R/W) = The character is 2 bits long.                      2h (R/W) = The character is 3 bits long.                      3h (R/W) = The character is 4 bits long.                      4h (R/W) = The character is 5 bits long.                      5h (R/W) = The character is 6 bits long.                      6h (R/W) = The character is 7 bits long.                      7h (R/W) = The character is 8 bits long.</p>

### 29.7.2.12 BRSR Register (Offset = 2Ch) [Reset = 0000000h]

BRSR is shown in [Figure 29-38](#) and described in [Table 29-26](#).

Return to the [Summary Table](#).

The BRSR register is used to configure the baud rate of the LIN module.

**Figure 29-38. BRSR Register**

31	30	29	28	27	26	25	24
RESERVED	U			M			
R-0h		R/W-0h			R/W-0h		
23	22	21	20	19	18	17	16
SCI_LIN_PSH							
R/W-0h							
15	14	13	12	11	10	9	8
SCI_LIN_PSL							
R/W-0h							
7	6	5	4	3	2	1	0
SCI_LIN_PSL							
R/W-0h							

**Table 29-26. BRSR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30-28	U	R/W	0h	Superfractional Divider Selection. (U) These bits are an additional fractional part for the baudrate specification. These bits allow a super fine tuning of the fractional baudrate with 7 more intermediate values for each of the M fractional divider values. See the Superfractional Divider section for more details. Reset type: SYSRSn
27-24	M	R/W	0h	SCI/LIN 4-bit Fractional Divider Selection. (M) These bits are effective in LIN or SCI asynchronous mode. These bits are used to select a baud rate for the SCI/LIN module, and they are a fractional part for the baud rate specification. The M divider allows fine-tuning of the baud rate over the P prescaler with 15 additional intermediate values for each of the P integer values. Reset type: SYSRSn
23-16	SCI_LIN_PSH	R/W	0h	PRESCALER P (High Bits). SCI/LIN 24-bit Integer Prescaler Selection. These bits are used to select a baudrate for the SCI/LIN module. These bits are effective in LIN mode and SCI compatible mode. The SCI/LIN has an internally generated serial clock determined by the LIN module input clock and the prescalers P and M in this register. The SCI/LIN uses the 24-bit integer prescaler P value to select 1 of over 16,700,000 available baud rates. The additional 4-bit fractional prescaler M refines the baudate selection. Reset type: SYSRSn

**Table 29-26. BRSR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15-0	SCI_LIN_PSL	R/W	0h	PRESCALER P (Low Bits). SCI/LIN 24-bit Integer Prescaler Selection. These bits are used to select a baudrate for the SCI/LIN module. These bits are effective in LIN mode and SCI compatible mode. The SCI/LIN has an internally generated serial clock determined by the LIN module input clock and the prescalers P and M in this register. The SCI/LIN uses the 24-bit integer prescaler P value to select 1 of over 16,700,000 available baud rates. The additional 4-bit fractional prescaler M refines the baudrate selection. Reset type: SYSRSn

### 29.7.2.13 SCIED Register (Offset = 30h) [Reset = 0000000h]

SCIED is shown in [Figure 29-39](#) and described in [Table 29-27](#).

Return to the [Summary Table](#).

The SCIED register is a duplicate copy of SCIRD register that has no affect on the RXRDY flag for use with an emulator.

**Figure 29-39. SCIED Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														ED																	
R-0h														R-0h																	

**Table 29-27. SCIED Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	ED	R	0h	Receiver Emulation Data. This bit is effective in SCI-compatible mode only. Reading SCIED(7-0) does not clear the RXRDY flag. This register should be used only by an emulator that must continually read the data buffer without affecting the RXRDY flag. Reset type: SYSRSn

### 29.7.2.14 SCIRD Register (Offset = 34h) [Reset = 0000000h]

SCIRD is shown in [Figure 29-40](#) and described in [Table 29-28](#).

Return to the [Summary Table](#).

The SCIRD register is where received data is stored and can be read from.

**Figure 29-40. SCIRD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														RD																	
R-0h														R-0h																	

**Table 29-28. SCIRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	RD	R	0h	Received Data. This bit is effective in SCI-compatible mode only. When a frame has been completely received, the data in the frame is transferred from the receiver shift register SCIRXSHF to this register. As this transfer occurs, the RXRDY flag is set and a receive interrupt is generated if RX INT ENA (SCISSETINT0.9) is set. When the data is read from SCIRD, the RXRDY flag is automatically cleared. When the SCI receives data that is fewer than eight bits in length, it loads the data into this register in a left justified format padded with trailing zeros. Therefore, your software should perform a logical shift on the data by the correct number of positions to make it right justified. Reset type: SYSRSn

### 29.7.2.15 SCITD Register (Offset = 38h) [Reset = 0000000h]

SCITD is shown in [Figure 29-41](#) and described in [Table 29-29](#).

Return to the [Summary Table](#).

The SCITD register is where data to be transmitted is written to by application software.

**Figure 29-41. SCITD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														TD																	
R-0h														R/W-0h																	

**Table 29-29. SCITD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	TD	R/W	0h	Transmit data This bit is effective in SCI-compatible mode only. Data to be transmitted is written to this register. The transfer of data from this register to the transmit shift register SCITXSHF sets the TXRDY flag (SCIFLR.8), which indicates that SCITD is ready to be loaded with another byte of data. Note: If TX INT ENA (SCISSETINT.8) is set, this data transfer also causes an interrupt. Note: Data written to the SCIRD register that is fewer than eight bits long must be right justified, but it does not need to be padded with leading zeros. Reset type: SYSRSn

### 29.7.2.16 SCIPIO0 Register (Offset = 3Ch) [Reset = 0000000h]

SCIPIO0 is shown in [Figure 29-42](#) and described in [Table 29-30](#).

Return to the [Summary Table](#).

The SCIPIO0 register is used to enable the LINTX and LINRX pins.

**Figure 29-42. SCIPIO0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					TXFUNC	RXFUNC	RESERVED
R-0h					R/W-0h	R/W-0h	R-0h

**Table 29-30. SCIPIO0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-3	RESERVED	R	0h	Reserved
2	TXFUNC	R/W	0h	Transmit pin function. This bit is effective in LIN or SCI mode. This bit defines the function of LINTX pin. Reset type: SYSRSn 0h (R/W) = LINTX pin is disabled. 1h (R/W) = LINTX pin is enabled.
1	RXFUNC	R/W	0h	Receive pin function. This bit is effective in LIN or SCI mode. This bit defines the function of the LINRX pin. Reset type: SYSRSn 0h (R/W) = LINRX pin is disabled. 1h (R/W) = LINRX pin is enabled.
0	RESERVED	R	0h	Reserved



### 29.7.2.17 SCIPIO2 Register (Offset = 44h) [Reset = 0000000h]

SCIPIO2 is shown in [Figure 29-43](#) and described in [Table 29-31](#).

Return to the [Summary Table](#).

The SCIPIO2 register indicates the current status of the LINTX and LINRX pins.

**Figure 29-43. SCIPIO2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					TXIN	RXIN	RESERVED
R-0h					R-0h	R-0h	R-0h

**Table 29-31. SCIPIO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-3	RESERVED	R	0h	Reserved
2	TXIN	R	0h	Transmit data in. This bit is effective in LIN or SCI-compatible mode. This bit contains the current value on the LINTX pin. Reset type: SYSRSn
1	RXIN	R	0h	Receive data in. This bit is effective in LIN or SCI-compatible mode. This bit contains the current value on the LINRX pin. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

### 29.7.2.18 LINCMP Register (Offset = 60h) [Reset = 00000000h]

LINCMP is shown in [Figure 29-44](#) and described in [Table 29-32](#).

Return to the [Summary Table](#).

The LINCMPARE register is used to configure the sync delimiter and sync break extension.

**Figure 29-44. LINCMP Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						SDEL		RESERVED						SBREAK	
R-0h						R/W-0h		R-0h						R/W-0h	

**Table 29-32. LINCMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9-8	SDEL	R/W	0h	2-bit Sync Delimiter compare. These bits are effective in LIN mode only. These bits are used to configure the number of Tbit for the sync delimiter in the sync field. The time delay calculation for the synchronization delimiter is: $TSDEL = (SDEL + 1)Tbit$ These bits are writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = The sync delimiter has 1 Tbit. 1h (R/W) = The sync delimiter has 2 Tbit. 2h (R/W) = The sync delimiter has 3 Tbit. 3h (R/W) = The sync delimiter has 4 Tbit.
7-3	RESERVED	R	0h	Reserved
2-0	SBREAK	R/W	0h	3-bit Sync Break extend. LIN mode only. These bits are used to configure the number of Tbits for the sync break to extend the minimum 13 Tbit in the Sync Field to a maximum of 20 Tbit. The time delay calculation for the sync break is: $TSYNBRK = 13Tbit + SBREAK \times Tbit$ These bits are writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = The sync break has no additional Tbit. 1h (R/W) = The sync break has 1 additional Tbit. 2h (R/W) = The sync break has 2 additional Tbit. 3h (R/W) = The sync break has 3 additional Tbit. 4h (R/W) = The sync break has 4 additional Tbit. 5h (R/W) = The sync break has 5 additional Tbit. 6h (R/W) = The sync break has 6 additional Tbit. 7h (R/W) = The sync break has 7 additional Tbit.

### 29.7.2.19 LINRD0 Register (Offset = 64h) [Reset = 0000000h]

LINRD0 is shown in [Figure 29-45](#) and described in [Table 29-33](#).

Return to the [Summary Table](#).

The LINRD0 register contains the lower 4 bytes of the received LIN frame data.

**Figure 29-45. LINRD0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RD0								RD1								RD2								RD3							
R-0h								R-0h								R-0h								R-0h							

**Table 29-33. LINRD0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RD0	R	0h	8-bit Receive Buffer 0 Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. A read of this byte clears the RXDY byte. Note: RD<x-1> is equivalent to Data byte <x> of the LIN frame. Reset type: SYSRSn
23-16	RD1	R	0h	8-bit Receive Buffer 1. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn
15-8	RD2	R	0h	8-bit Receive Buffer 2. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn
7-0	RD3	R	0h	8-bit Receive Buffer 3. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn

### 29.7.2.20 LINRD1 Register (Offset = 68h) [Reset = 0000000h]

LINRD1 is shown in [Figure 29-46](#) and described in [Table 29-34](#).

Return to the [Summary Table](#).

The LINRD1 register contains the upper 4 bytes of the received LIN frame data.

**Figure 29-46. LINRD1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RD4								RD5								RD6								RD7							
R-0h								R-0h								R-0h								R-0h							

**Table 29-34. LINRD1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RD4	R	0h	8-bit Receive Buffer 4. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn
23-16	RD5	R	0h	8-bit Receive Buffer 5. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn
15-8	RD6	R	0h	8-bit Receive Buffer 6. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn
7-0	RD7	R	0h	8-bit Receive Buffer 7. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn

### 29.7.2.21 LINMASK Register (Offset = 6Ch) [Reset = 0000000h]

LINMASK is shown in [Figure 29-47](#) and described in [Table 29-35](#).

Return to the [Summary Table](#).

The LINMASK register is used to configure the masks used for filtering incoming ID messages for receive and transmit frames.

**Figure 29-47. LINMASK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								RXIDMASK								RESERVED								TXIDMASK							
R-0h								R/W-0h								R-0h								R/W-0h							

**Table 29-35. LINMASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	RXIDMASK	R/W	0h	Receive ID mask. This field is effective in LIN mode only. This 8-bit mask is used for filtering an incoming ID message and compare it to the ID-byte. A compare match of the received ID with the RX ID mask will set the ID RX flag and trigger and ID interrupt if enabled. A 0 bit in the mask indicates that that bit is compared to the ID-byte. A 1 bit in the mask indicates that that bit is filtered and therefore not used in the compare. When HGENCTRL is set to 1, this field must be set to 0xFF if the complete ID must be compared. Reset type: SYSRSn
15-8	RESERVED	R	0h	Reserved
7-0	TXIDMASK	R/W	0h	Transmit ID mask. This field is effective in LIN mode only. This 8-bit mask is used for filtering an incoming ID message and comparing it to the ID-byte. A compare match of the received ID with the TX ID Mask will set the ID TX flag and trigger an ID interrupt if enabled. A 0 bit in the mask indicates that bit is compared to the ID-byte. A 1 bit in the mask indicates that bit is filtered and therefore not used for the compare. When HGENCTRL is set to 1, this field must be set to 0xFF if the complete ID must be compared. Reset type: SYSRSn

### 29.7.2.22 LINID Register (Offset = 70h) [Reset = 0000000h]

LINID is shown in [Figure 29-48](#) and described in [Table 29-36](#).

Return to the [Summary Table](#).

The LINID register contains the identification fields for LIN communication.

NOTE: For software compatibility with future LIN modules, the HGEN CTRL bit must be set to 1, the RX ID MASK field must be set to FFh, and the TX ID MASK field must be set to FFh.

**Figure 29-48. LINID Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED								RECEIVEDID							
R-0h								R-0h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IDRESPONDERTASKBYTE								IDBYTE							
R/W-0h								R/W-0h							

**Table 29-36. LINID Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	RECEIVEDID	R	0h	Received ID. This bit is effective in LIN mode only. This byte contains the current message identifier. During header reception the received ID is copied from the SCIRXSHF register to this byte if there is no ID-parity error and there has been an RX/TX match. Note: If a framing error (FE) is detected during ID reception, the received ID will also not be copied to the LINID register. Reset type: SYSRSn
15-8	IDRESPONDERTASKBYTE	R/W	0h	ID Responder Task byte. This field is effective in LIN mode only. This byte contains the identifier to which the received ID of an incoming header will be compared in order to decide whether a RX response, a TX response, or no action needs to be done by the LIN node. These bits are writable in LIN mode only. Reset type: SYSRSn
7-0	IDBYTE	R/W	0h	ID byte. This field is effective in LIN mode only. This byte is the LIN mode message ID. On a Commander node, a write to this register by the CPU initiates a header transmission. For a Responder task, this byte is used for message filtering when HGENCTRL (SCIGCR1.12) is '0'. These bits are writable in LIN mode only. Reset type: SYSRSn

### 29.7.2.23 LINTD0 Register (Offset = 74h) [Reset = 0000000h]

LINTD0 is shown in [Figure 29-49](#) and described in [Table 29-37](#).

Return to the [Summary Table](#).

The LINTD0 register contains the lower 4 bytes of the data to be transmitted.

NOTE: TD<x-1> is equivalent to Data byte <x> of the LIN frame.

**Figure 29-49. LINTD0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TD0								TD1								TD2								TD3							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 29-37. LINTD0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	TD0	R/W	0h	8-bit Transmit Buffer 0. Byte 0 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Once byte 0 is written in TDO buffer, transmission will be initiated. Reset type: SYSRSn
23-16	TD1	R/W	0h	8-bit Transmit Buffer 1. Byte 1 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn
15-8	TD2	R/W	0h	8-bit Transmit Buffer 2. Byte 2 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn
7-0	TD3	R/W	0h	8-bit Transmit Buffer 3. Byte 3 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn

### 29.7.2.24 LINTD1 Register (Offset = 78h) [Reset = 0000000h]

LINTD1 is shown in [Figure 29-50](#) and described in [Table 29-38](#).

Return to the [Summary Table](#).

The LINTD1 register contains the upper 4 bytes of the data to be transmitted.

NOTE: TD<x-1> is equivalent to Data byte <x> of the LIN frame.

**Figure 29-50. LINTD1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TD4								TD5								TD6								TD7							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 29-38. LINTD1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	TD4	R/W	0h	8-bit Transmit Buffer 4. Byte 4 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn
23-16	TD5	R/W	0h	8-bit Transmit Buffer 5. Byte 5 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn
15-8	TD6	R/W	0h	8-bit Transmit Buffer 6. Byte 6 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn
7-0	TD7	R/W	0h	8-bit Transmit Buffer 7. Byte 7 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn



### 29.7.2.25 MBRSR Register (Offset = 7Ch) [Reset = 0000DACH]

MBRSR is shown in [Figure 29-51](#) and described in [Table 29-39](#).

Return to the [Summary Table](#).

The MBRSR register is used to configure the expected maximum baud rate of the LIN network.

**Figure 29-51. MBRSR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													MBR																		
R-0h													R/W-DACH																		

**Table 29-39. MBRSR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-13	RESERVED	R	0h	Reserved
12-0	MBR	R/W	DACH	<p>Maximum Baud Rate Prescaler.</p> <p>This field is effective in LIN mode only. This 13-bit prescaler is used during the synchronization phase (see the 'Header Reception and Adaptive Baudrate' section) of a responder module if the ADAPT bit is set. In this way, a SCI/LIN responder using automatic or select bit rate modes detects any LIN bus legal rate automatically if the measured baud rate is within <math>\pm 10\%</math> of the programmed baud rate. The MBR value should be programmed to allow a maximum baud rate that is not more than 10% above the expected operating baud rate in the LIN network. Otherwise a s 0x00 data byte could mistakenly be detected as sync break.</p> <p>The default value is for a 70MHz VCLK and ~18kbps expected baud rate. (0xDAC).</p> <p>This MBR prescaler is used by the wake-up and idle time counters for a constant expiration time relative to a 20kHz rate.</p> <p><math>MBR = VCLK \text{ Frequency} / (1.1 * \text{Expected Baud Rate Frequency})</math></p> <p>Note: The MBR field must be written with a 13-bit value. If the calculated MBR exceeds <math>2^{13} = 8192</math>, either the baud rate or the VCLK frequency must be adjusted for valid operation.</p> <p>Reset type: SYSRSn</p>

### 29.7.2.26 IODFTCTRL Register (Offset = 90h) [Reset = 00000500h]

IODFTCTRL is shown in [Figure 29-52](#) and described in [Table 29-40](#).

Return to the [Summary Table](#).

The IODFTCTRL register is used to emulate various error and test conditions.

**Figure 29-52. IODFTCTRL Register**

31	30	29	28	27	26	25	24
BERRENA	PBERRENA	CERRENA	ISFERRENA	RESERVED	FERRENA	PERRENA	BRKDTERREN A
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED			PINSAMPLEMASK		TXSHIFT		
R/W-0h			R/W-0h		R/W-0h		
15	14	13	12	11	10	9	8
RESERVED				IODFTENA			
R-0h				R/W-5h			
7	6	5	4	3	2	1	0
RESERVED						LPBENA	RXPENA
R-0h						R/W-0h	R/W-0h

**Table 29-40. IODFTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	BERRENA	R/W	0h	Bit Error Enable bit. This bit is effective in LIN mode only. This bit is used to create a Bit error. When this bit is set, the bit received is ORed with 1 and passed to the Bit monitor circuitry. Reset type: SYSRSn
30	PBERRENA	R/W	0h	Physical Bus Error Enable bit. This bit is effective in LIN mode only. This bit is used to create a Physical Bus Error. When this bit is set, the bit received during Sync Break field transmission is ORed with 1 and passed to the Bit monitor circuitry. Reset type: SYSRSn
29	CERRENA	R/W	0h	Checksum Error Enable bit. This bit is effective in LIN mode only. This bit is used to create a checksum error. When this bit is set, the polarity of the CTYPE (checksum type) in the receive checksum calculator is changed so that a checksum error is generated. Reset type: SYSRSn
28	ISFERRENA	R/W	0h	Inconsistent Sync Field Error Enable bit. This bit is effective in LIN mode only. This bit is used to create an ISF error. When this bit is set, the bit widths in the sync field are varied so that the ISF check fails and the error flag is set. Reset type: SYSRSn
27	RESERVED	R	0h	Reserved
26	FERRENA	R/W	0h	This bit is used to create a Frame Error. This bit is effective in SCI-compatible mode only. When this bit is set, the stop bit received is ANDed with '0' and passed to the stop bit check circuitry. Reset type: SYSRSn

**Table 29-40. IODFTCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	PERRENA	R/W	0h	Compatible Mode only This bit is effective in SCI-compatible mode only. This bit is used to create a Parity Error. When this bit is set, in compatible mode, the parity bit received is toggled so that a parity error occurs. Reset type: SYSRSn
24	BRKDTERRRENA	R/W	0h	Compatible Mode only This bit is effective in SCI-compatible mode only. This bit is used to create BRKDT error (SCI mode only). When this bit is set, the stop bit of the frame is ANDed with '0' and passed to the RSM so that a frame error occurs. Then the RX Pin is forced to continuous low for 10 Tbits so that a BRKDT error occurs. Reset type: SYSRSn
23-21	RESERVED	R/W	0h	Reserved
20-19	PINSAMPLEMASK	R/W	0h	Pin sample mask. These bits define the sample number at which the TX Pin value that is being transmitted will be inverted to verify the receive pin samples correctly with the majority detection circuitry. Note: During IODFT mode testing for the pin sample mask, the prescaler P must be programmed to be greater than 2. Reset type: SYSRSn 0h (R/W) = No Mask 1h (R/W) = Invert the TX Pin value at TBIT_CENTER 2h (R/W) = Invert the TX Pin value at TBIT_CENTER + SCLK 3h (R/W) = Invert the TX Pin value at TBIT_CENTER + 2 SCLK
18-16	TXSHIFT	R/W	0h	Transmit shift. These bits define the delay by which the value on LINTX is delayed so that the value on LINRX is asynchronous. (Not applicable to Start Bit) Reset type: SYSRSn 0h (R/W) = No Delay 1h (R/W) = Delay by 1 SCLK 2h (R/W) = Delay by 2 SCLK 3h (R/W) = Delay by 3 SCLK 4h (R/W) = Delay by 4 SCLK 5h (R/W) = Delay by 5 SCLK 6h (R/W) = Delay by 6 SCLK 7h (R/W) = Delay by 7 SCLK
15-12	RESERVED	R	0h	Reserved
11-8	IODFTENA	R/W	5h	IO DFT Enable Key This field is used to enable the IODFT mode of the SCI/LIN module for testing. Reset type: SYSRSn 0h (R/W) = IODFT is disabled 1h (R/W) = IODFT is disabled 2h (R/W) = IODFT is disabled 3h (R/W) = IODFT is disabled 4h (R/W) = IODFT is disabled 5h (R/W) = IODFT is disabled 6h (R/W) = IODFT is disabled 7h (R/W) = IODFT is disabled 8h (R/W) = IODFT is disabled 9h (R/W) = IODFT is disabled Ah (R/W) = IODFT is enabled Bh (R/W) = IODFT is disabled Ch (R/W) = IODFT is disabled Dh (R/W) = IODFT is disabled Eh (R/W) = IODFT is disabled Fh (R/W) = IODFT is disabled
7-2	RESERVED	R	0h	Reserved

**Table 29-40. IODFTCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	LPBENA	R/W	0h	Module loopback enable. In analog loopback mode the complete communication path through the I/Os can be tested, whereas in digital loopback mode the I/O buffers are excluded from this path. Reset type: SYSRSn 0h (R/W) = Digital loopback is enabled. 1h (R/W) = Analog loopback is enabled in module I/O DFT mode (when IODFTENA = 1010)
0	RXPENA	R/W	0h	Module Analog loopback through receive pin enable. This bit defines whether the I/O buffers for the transmit or the receive pin are included in the communication path in analog loopback mode only. Reset type: SYSRSn 0h (R/W) = Analog loopback through the transmit pin is enabled. 1h (R/W) = Analog loopback through the receive pin is enabled.

### 29.7.2.27 LIN\_GLB\_INT\_EN Register (Offset = E0h) [Reset = 0000000h]

LIN\_GLB\_INT\_EN is shown in [Figure 29-53](#) and described in [Table 29-41](#).

Return to the [Summary Table](#).

The LIN\_GLB\_INT\_EN register is used to enable the INT0 and INT1 interrupt lines to propagate to the PIE block.

**Figure 29-53. LIN\_GLB\_INT\_EN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						GLBINT1_EN	GLBINT0_EN
R-0h						R/W-0h	R/W-0h

**Table 29-41. LIN\_GLB\_INT\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	GLBINT1_EN	R/W	0h	Global Interrupt Enable for LIN INT1. This bit determines whether the INT1 interrupt line generates an interrupt to the PIE or not. Reset type: SYSRSn 0h (R/W) = LIN INT1 line does not generate an interrupt to the PIE. 1h (R/W) = LIN INT1 line generates an interrupt to the PIE if an enabled interrupt condition occurs.
0	GLBINT0_EN	R/W	0h	Global Interrupt Enable for LIN INT0. This bit determines whether the INT0 interrupt line generates an interrupt to the PIE or not. Reset type: SYSRSn 0h (R/W) = LIN INT0 line does not generate an interrupt to the PIE. 1h (R/W) = LIN INT0 line generates an interrupt to the PIE if an enabled interrupt condition occurs.

### 29.7.2.28 LIN\_GLB\_INT\_FLG Register (Offset = E4h) [Reset = 0000000h]

LIN\_GLB\_INT\_FLG is shown in [Figure 29-54](#) and described in [Table 29-42](#).

Return to the [Summary Table](#).

The LIN\_GLB\_INT\_FLG register contains the current status of the INT0 and INT1 flags.

**Figure 29-54. LIN\_GLB\_INT\_FLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						INT1_FLG	INT0_FLG
R-0h						R-0h	R-0h

**Table 29-42. LIN\_GLB\_INT\_FLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	INT1_FLG	R	0h	Global Interrupt Flag for LIN INT1. This bit indicates if an interrupt was generated to the PIE due to an enabled interrupt on the INT1 interrupt line. Refer to the LIN Interrupt Status Register for the condition that generated the interrupt. This bit can be cleared by writing a 1 to the corresponding bit in the LIN_GLB_INT_CLR register. Reset type: SYSRSn 0h (R/W) = No interrupt is active on the INT1 line. 1h (R/W) = An interrupt was generated due to an enabled interrupt on the INT1 interrupt line.
0	INT0_FLG	R	0h	Global Interrupt Flag for LIN INT0. This bit indicates if an interrupt was generated to the PIE due to an enabled interrupt on the INT0 interrupt line. Refer to the LIN Interrupt Status Register for the condition that generated the interrupt. This bit can be cleared by writing a 1 to the corresponding bit in the LIN_GLB_INT_CLR register. Reset type: SYSRSn 0h (R/W) = No interrupt is active on the INT0 line. 1h (R/W) = An interrupt was generated due to an enabled interrupt on the INT0 interrupt line.

### 29.7.2.29 LIN\_GLB\_INT\_CLR Register (Offset = E8h) [Reset = 0000000h]

LIN\_GLB\_INT\_CLR is shown in [Figure 29-55](#) and described in [Table 29-43](#).

Return to the [Summary Table](#).

The LIN\_GLB\_INT\_CLR register is used to clear the interrupt flags in LIN\_GLB\_INT\_FLG register.

**Figure 29-55. LIN\_GLB\_INT\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						INT1_FLG_CLR	INT0_FLG_CLR
R-0h						R/W1C-0h	R/W1C-0h

**Table 29-43. LIN\_GLB\_INT\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	INT1_FLG_CLR	R/W1C	0h	Global Interrupt flag clear for LIN INT1. This bit is used to clear the corresponding bit in the LIN_GLB_INT_FLG register. Write 1 to clear the INT1_FLG bit. Writing 0 has no effect. Reset type: SYSRSn
0	INT0_FLG_CLR	R/W1C	0h	Global Interrupt flag clear for LIN INT0. This bit is used to clear the corresponding bit in the LIN_GLB_INT_FLG register. Write 1 to clear the INT0_FLG bit. Writing 0 has no effect. Reset type: SYSRSn

Chapter 30  
**Configurable Logic Block (CLB)**

---



This chapter describes the features and operation of the configurable logic block (CLB) that is a collection of configurable blocks that can be inter-connected using software to implement custom digital logic functions.

<b>30.1 Introduction</b> .....	<b>3553</b>
<b>30.2 Description</b> .....	<b>3553</b>
<b>30.3 CLB Input/Output Connection</b> .....	<b>3557</b>
<b>30.4 CLB Tile</b> .....	<b>3570</b>
<b>30.5 CPU Interface</b> .....	<b>3588</b>
<b>30.6 DMA Access</b> .....	<b>3589</b>
<b>30.7 CLB Data Export Through SPI RX Buffer</b> .....	<b>3590</b>
<b>30.8 Software</b> .....	<b>3591</b>
<b>30.9 CLB Registers</b> .....	<b>3600</b>



## 30.1 Introduction

The configurable logic block (CLB) is a collection of configurable blocks that can be inter-connected using software to implement custom digital logic functions. The CLB is able to enhance existing peripherals through a set of crossbar interconnections, which provide a high level of connectivity to existing control peripherals such as enhanced pulse width modulators (ePWM), enhanced capture modules (eCAP), and enhanced quadrature encoder pulse modules (eQEP). The crossbars also allow the CLB to be connected to external GPIO pins. In this way, the CLB can be configured to interact with device peripherals to perform small logical functions such as simple PWM generators, or to implement custom serial data exchange protocols.

The CLB peripheral is configured through the CLB tool. For more information on the CLB tool, available examples, application reports, and user's guide, refer to the following location in your C2000WARE package (C2000Ware\_2\_00\_00\_03 and higher): C2000WARE\_INSTALL\_LOCATION\utilities\clb\_tool\clb\_syscfg\doc

### 30.1.1 CLB Related Collateral

#### Foundational Materials

- [C2000 Academy - CLB](#)
- [C2000™ Configurable Logic Block \(CLB\) Series \(Video\)](#)
- [Customizing on-chip peripherals defies conventional logic](#)
- [Enable Differentiation and win with CLB in various applications Application Report](#)
- [Enable Differentiation with Configurable Logic in Various Automotive Applications \(Video\)](#)

#### Getting Started Materials

- [C2000™ Position Manager PTO API Reference Guide Application Report](#)
  - [CLB Tool User Guide](#)
    - Basic examples are 7 - 15 (start with these). More involved examples are 1-6.
  - [Designing With The C2000 Configurable Logic Block Application Report](#)
  - [How to Migrate Custom Logic From an FPGA/CPLD to C2000 Microcontrollers Application Report](#)
    - Chpaters 1-3 are very useful for getting started and learning the CLB. Later chapters are very useful
- Expert materials for migrating from FPGA/CPLD to C2000's CLB.

#### Expert Materials

- [Achieve Delayed Protection for Three-Level Inverter With CLB Application Report](#)
- [Diagnosing Delta-Sigma Modulator Bitstream Using C2000™ Configurable Logic Block Application Report](#)
- [How to Implement Custom Serial Interfaces Using Configurable Logic Block \(CLB\) Application Report](#)
- [Tamagawa T-Format Absolute-Encoder Master Interface Reference Design for C2000™ MCUs](#)

## 30.2 Description

The CLB subsystem contains a number of identical tiles. There are four such tiles in the CLB subsystem; other devices can contain more or fewer tiles. Tiles are numbered 1 to N, where N is the total tile count on the device. Each tile contains combinational and sequential logic blocks, as well as other dedicated hardware to be described later in this document. [Figure 30-1](#) shows the structure of the CLB subsystem in the device.

The tile contains the core logic, providing the logic reconfiguration capability. Each CLB tile is associated with a separate CPU interface, which contains the registers needed to control and configure the logic in the tile. The CPU interface also contains data transfer buffers that can be used as part of the configurable logic to exchange data with the rest of the device. [Figure 30-2](#) shows the connections between the tile, the CPU interface, and the device.




Figure 30-1. Block Diagram of the CLB Subsystem in the Device




Figure 30-2. Block Diagram of a CLB Tile and CPU Interface

### 30.2.1 CLB Clock

In this device, the CLB clock is called CLBx clock that can be enabled or disabled by SYSCTL\_PERIPH\_CLK\_CLBx through the SysCtl\_enablePeripheral function. The maximum frequency is 150MHz and the clock can be enabled and configured by modifying the CLBx clock.

**Note**

When in SYNC mode at clock frequencies above 100MHz, PIPELINE mode must be enabled. When in ASYNC mode at clock frequencies above 120MHz, PIPELINE mode must be enabled.




Figure 30-3. CLB Clocking

The CLB TILE clock and CLB register clock can be in ASYNC/SYNC mode with the SYSCLK. An example CLB clock configuration is shown in Table 30-1. Check the device data sheet for details on clocking specifications.

Table 30-1. Example CLB Clocking Configuration

Clock	SYNC Mode (CLKMODECLBx = 0)	ASYNC Mode (CLKMODECLBx = 1)	
		TILECLKDIV = 1	TILECLKDIV = 0
CLB Register Clock	SYSCLK	SYSCLK	SYSCLK
CLB TILE Clock	SYSCLK	SYSCLK / 2	SYSCLK

Starting with CLB Type 2, a clock prescaler module is available. The prescaler module can generate a prescaled version of the CLB clock signal that can be used as an input to the CLB TILE's counter.

**Note**

The prescaler logic does not change the actual clocking speed of the CLB. The prescaler generates a strobe (that can toggle at the defined prescaled rate) that is made available as another input signal to the CLB logic and the strobe is only used when required.

The prescaler module is shown in Figure 30-4.




Figure 30-4. CLB Clock Prescalar

### 30.3 CLB Input/Output Connection

#### 30.3.1 Overview

There are four instances of the CLB module in the device. Each CLB instance has a common set of input signals referred to as global input signals. Additionally, each CLB instance has a specific set of input signals that are unique to each instance, and are referred to as local input signals. Each of the eight inputs of a CLB can be chosen from any of the global input signals or the local input signals.

**Note**

Signals routed into the CLB using the XBAR must be synchronized within the CLB.

#### 30.3.2 CLB Input Selection

Each CLB module has eight inputs that are applied to the reconfigurable logic cell. Each of these inputs can be selectively driven by a predefined set of signals. A two-level mux structure allows each input of each CLB instance to select a signal.




Figure 30-5. GPIO to CLB Tile Connections

A set of signals is common to all the CLB instances. These are referred to as global inputs in Figure 30-6. A separate set of signals is unique to each instance of the CLB. These are referred to as local inputs in Figure 30-6.

Registers `CLB_LCL_MUX_SEL_1` and `CLB_LCL_MUX_SEL_2` control the local mux selection for each of the eight inputs. The mux control registers `CLB_GLBL_MUX_SEL_1` and `CLB_GLBL_MUX_SEL_2` control the global mux selection for each of the eight inputs.

The local mux select value of 0 causes the selected global mux input signal to be connected to the corresponding CLB Input. For example, setting `CLB_LCL_MUX_SEL_IN_0 = 0` and `CLB_GLBL_MUX_SEL_IN_0 = 8` causes the global mux input number 8 to be connected to CLB Input 0. The input filter feature can be used to enable edge detection on the CLB inputs. The input filter feature can also synchronize the input with the CLB clock.

The global mux settings are shown in Table 30-2. The local input mux settings are shown in Table 30-3.




Figure 30-6. CLB Input Mux and Filter

Figure 30-7 shows an example of how to use synchronization for an asynchronous signal, in this case the ePWM signal. Figure 30-8 shows an instance of using input pipelining for a synchronous signal, which here is the ePWM TBCLK signal. Note that these two input configurations are not used simultaneously, and each have a cycle delay that adds to the input path.




Figure 30-7. CLB Input Synchronization Example




Figure 30-8. CLB Input Pipelining Example

**Note**

If a signal in the following table indicates that synchronization is required, then the CLB input synchronizer must be enabled using the appropriate SYNC bit in the CLB\_INPUT\_FILTER register. This synchronization adds a 2-3 CLB clock cycle delay to the input. This delay is either 2 or 3 cycles and is not predictable. There is a potential for a metastability hazard, if the indicated signals are not first synchronized before going into the CLB tile. This metastability can cause errors dependent on voltage, temperature, and wafer fab process. Note that this requirement is in addition to and separate from GPIO input synchronization.

If a signal in the following table indicates that synchronization is not required, as the signal is already synchronous, then pipelining is required and must be enabled using the PIPE bit in the CLB\_INPUT\_FILTER register. This pipelining adds a 1 CLB clock cycle delay to the input. This is not to be mistaken with the PIPELINE\_EN bit in the CLB\_LOAD\_EN register, which controls pipelining of the CLB operations in the HLC and counter blocks. Having synchronization and pipelining both enabled or both disabled is not recommended. Enabling both synchronization and pipelining introduces a delay of more than 2-3 CLB clock cycles on the signal path. Disabling both allows the completely asynchronous signal to be routed as an input.

Table 30-2. Global Signals and Mux Selection

CLB_GLBL_MUX_SEL	Signal Name	Synchronization Requirement
0	EPWM1A	Enable
1	EPWM1A_OE	Enable
2	EPWM1B	Enable
3	EPWM1B_OE	Enable
4	EPWM1_CTR_ZERO	Disable
5	EPWM1_CTR_PRD	Disable
6	EPWM1_CTR_DIR	Disable
7	EPWM1_TBCLK	Disable
8	EPWM1_CTR_CMPA	Disable
9	EPWM1_CTR_CMPB	Disable
10	EPWM1_CTR_CMPC	Disable
11	EPWM1_CTR_CMPD	Disable
12	EPWM1A_AQ	Disable

**Table 30-2. Global Signals and Mux Selection (continued)**

CLB_GLBL_MUX_SEL	Signal Name	Synchronization Requirement
13	EPWM1B_AQ	Disable
14	EPWM1A_DB	Disable
15	EPWM1B_DB	Disable
16	EPWM2A	Enable
17	EPWM2A_OE	Enable
18	EPWM2B	Enable
19	EPWM2B_OE	Enable
20	EPWM2_CTR_ZERO	Disable
21	EPWM2_CTR_PRD	Disable
22	EPWM2_CTR_DIR	Disable
23	EPWM2_TBCLK	Disable
24	EPWM2_CTR_CMPA	Disable
25	EPWM2_CTR_CMPB	Disable
26	EPWM2_CTR_CMPC	Disable
27	EPWM2_CTR_CMPD	Disable
28	EPWM2A_AQ	Disable
29	EPWM2B_AQ	Disable
30	EPWM2A_DB	Disable
31	EPWM2B_DB	Disable
32	EPWM3A	Enable
33	EPWM3A_OE	Enable
34	EPWM3B	Enable
35	EPWM3B_OE	Enable
36	EPWM3_CTR_ZERO	Disable
37	EPWM3_CTR_PRD	Disable
38	EPWM3_CTR_DIR	Disable
39	EPWM3_TBCLK	Disable
40	EPWM3_CTR_CMPA	Disable
41	EPWM3_CTR_CMPB	Disable
42	EPWM3_CTR_CMPC	Disable
43	EPWM3_CTR_CMPD	Disable
44	EPWM3A_AQ	Disable
45	EPWM3B_AQ	Disable
46	EPWM3A_DB	Disable
47	EPWM3B_DB	Disable
48	EPWM4A	Enable
49	EPWM4A_OE	Enable
50	EPWM4B	Enable



**Table 30-2. Global Signals and Mux Selection (continued)**

CLB_GLBL_MUX_SEL	Signal Name	Synchronization Requirement
51	EPWM4B_OE	Enable
52	EPWM4_CTR_ZERO	Disable
53	EPWM4_CTR_PRD	Disable
54	EPWM4_CTR_DIR	Disable
55	EPWM4_TBCLK	Disable
56	EPWM4_CTR_CMPA	Disable
57	EPWM4_CTR_CMPB	Disable
58	EPWM4_CTR_CMPC	Disable
59	EPWM4_CTR_CMPD	Disable
60	EPWM4A_AQ	Disable
61	EPWM4B_AQ	Disable
62	EPWM4A_DB	Disable
63	EPWM4B_DB	Disable
64	CLBXBAR1	Enable
65	CLBXBAR2	Enable
66	CLBXBAR3	Enable
67	CLBXBAR4	Enable
68	CLBXBAR5	Enable
69	CLBXBAR6	Enable
70	CLBXBAR7	Enable
71	CLBXBAR8	Enable
72	CLB1_OUT16	Disable
73	CLB1_OUT17	Disable
74	CLB1_OUT18	Disable
75	CLB1_OUT19	Disable
76	CLB1_OUT20	Disable
77	CLB1_OUT21	Disable
78	CLB1_OUT22	Disable
79	CLB1_OUT23	Disable
80	CLB2_OUT16	Disable
81	CLB2_OUT17	Disable
82	CLB2_OUT18	Disable
83	CLB2_OUT19	Disable
84	CLB2_OUT20	Disable
85	CLB2_OUT21	Disable
86	CLB2_OUT22	Disable
87	CLB2_OUT23	Disable
88	EPWM3_DCAEVT1	Enable

**Table 30-2. Global Signals and Mux Selection (continued)**

CLB_GLBL_MUX_SEL	Signal Name	Synchronization Requirement
89	EPWM3_DCAEVT2	Enable
90	EPWM3_DCBEVT1	Enable
91	EPWM3_DCBEVT2	Enable
92	EPWM3_DCAH	Enable
93	EPWM3_DCAL	Enable
94	EPWM3_DCBH	Enable
95	EPWM3_DCBL	Enable
96	EPWM9A	Enable
97	EPWM9A_OE	Enable
98	EPWM9B	Enable
99	EPWM9B_OE	Enable
100	EPWM10A	Enable
101	EPWM10A_OE	Enable
102	EPWM10B	Enable
103	EPWM10B_OE	Enable
104	ERAD_EVT0	Enable
105	ERAD_EVT1	Enable
106	ERAD_EVT2	Enable
107	ERAD_EVT3	Enable
108	ERAD_EVT4	Enable
109	ERAD_EVT5	Enable
110	ERAD_EVT6	Enable
111	ERAD_EVT7	Enable
112	FSIRXA_DATA_PKT_RCVD	Enable
113	FSIRXA_ERROR_PKT_RCVD	Enable
114	FSIRXA_PING_PKT_RCVD	Enable
115	FSIRXA_FRAME_DONE	Enable
116	FSIRXA_PING_TAG_MATCH	Enable
117	FSIRXA_DATA_TAG_MATCH	Enable
118	FSIRXA_ERROR_TAG_MATCH	Enable
119	FSIRXA_TRIG2	Enable
120	SPIA_CLK_OUT	Enable
121	SPIA_POCI_IN	Enable
122	SPIA_PTE_OUT	Enable
123	SPIB_CLK_OUT	Enable
124	SPIB_POCI_IN	Enable
125	SPIB_PTE_OUT	Enable
126-126	Reserved	

**Table 30-2. Global Signals and Mux Selection (continued)**

CLB_GLBL_MUX_SEL	Signal Name	Synchronization Requirement
127	FSIRXA_TRIG3	Enable

**Note**

EPWMxA\_OE and EPWMxB\_OE refer to trip outputs from the respective EPWM module.

EPWMxA\_AQ and EPWMxB\_AQ refer to the output of the AQ submodule in the respective EPWM module.

EPWMxA\_DB and EPWMBx\_DB refer to the output of the DB submodule in the respective EPWM module.

**Note**

If a signal in the following table indicates that synchronization is required, then the CLB input synchronizer must be enabled using the appropriate SYNC bit in the CLB\_INPUT\_FILTER register. This synchronization adds a 2-3 CLB clock cycle delay to the input. This delay is either 2 or 3 cycles and is not predictable. There is a potential for a metastability hazard, if the indicated signals are not first synchronized before going into the CLB tile. This metastability can cause errors dependent on voltage, temperature, and wafer fab process. Note that this requirement is in addition to and separate from GPIO input synchronization.

If a signal in the following table indicates that synchronization is not required, as the signal is already synchronous, then pipelining is required and must be enabled using the PIPE bit in the CLB\_INPUT\_FILTER register. This pipelining adds a 1 CLB clock cycle delay to the input. This is not to be mistaken with the PIPELINE\_EN bit in the CLB\_LOAD\_EN register, which controls pipelining of the CLB operations in the HLC and counter blocks. Having synchronization and pipelining both enabled or both disabled is not recommended. Enabling both synchronization and pipelining introduces a delay of more than 2-3 CLB clock cycles on the signal path. Disabling both allows the completely asynchronous signal to be routed as an input.

**Table 30-3. Local Signals and Mux Selection**

CLB_LCL_MUX_SEL	CLB1	CLB2	Synchronization Requirement
0	CLB1_GLB_MUX_OUT	CLB2_GLB_MUX_OUT	Enable
1	EPWM1_DCAEVT1	EPWM2_DCAEVT1	Enable
2	EPWM1_DCAEVT2	EPWM2_DCAEVT2	Enable
3	EPWM1_DCBEVT1	EPWM2_DCBEVT1	Enable
4	EPWM1_DCBEVT2	EPWM2_DCBEVT2	Enable
5	EPWM1_DCAH	EPWM2_DCAH	Enable
6	EPWM1_DCAL	EPWM2_DCAL	Enable
7	EPWM1_DCBH	EPWM2_DCBH	Enable
8	EPWM1_DCBL	EPWM2_DCBL	Enable
9	EPWM1_OST	EPWM2_OST	Enable
10	EPWM1_CBC	EPWM2_CBC	Enable
11	ECAP1IN0	ECAP2IN0	Enable
12	ECAP1_OUT	ECAP2_OUT	Disable
13	ECAP1_OUT_EN	ECAP2_OUT_EN	Disable
14	ECAP1_CEVT1	ECAP2_CEVT1	Disable

**Table 30-3. Local Signals and Mux Selection (continued)**

CLB_LCL_MUX_SEL	CLB1	CLB2	Synchronization Requirement
15	ECAP1_CEVT2	ECAP2_CEVT2	Disable
16	ECAP1_CEVT3	ECAP2_CEVT3	Disable
17	ECAP1_CEVT4	ECAP2_CEVT4	Disable
18	EQEP1A	EQEP2A	Enable
19	EQEP1B	EQEP2B	Enable
20	EQEP1I	EQEP2I	Enable
21	EQEP1S	EQEP2S	Enable
22	CPU1_TBCLKSYNC	CPU1_TBCLKSYNC	Enable
23	SCIC_TX		Enable
24	CPU1_HALT	CPU1_HALT	Enable
25	SPIA_PICO_OUT	SPIB_PICO_OUT	Enable
26	SPIA_CLK_IN	SPIB_CLK_IN	Enable
27	SPIA_PICO_IN	SPIB_PICO_IN	Enable
28	SPIA_PTE_IN	SPIB_PTE_IN	Enable
29	SCIA_TX	SCIB_TX	Enable
30	SPIA_POCI_OUT	SPIB_POCI_OUT	Enable
31	CLB1_PSCLK	CLB2_PSCLK	Enable
32	EPWM5A	EPWM5A	Enable
33	EPWM5A_OE	EPWM5A_OE	Enable
34	EPWM5B	EPWM5B	Enable
35	EPWM5B_OE	EPWM5B_OE	Enable
36	EPWM6A	EPWM6A	Enable
37	EPWM6A_OE	EPWM6A_OE	Enable
38	EPWM6B	EPWM6B	Enable
39	EPWM6B_OE	EPWM6B_OE	Enable
40	EPWM7A	EPWM7A	Enable
41	EPWM7A_OE	EPWM7A_OE	Enable
42	EPWM7B	EPWM7B	Enable
43	EPWM7B_OE	EPWM7B_OE	Enable
44	EPWM8A	EPWM8A	Enable
45	EPWM8A_OE	EPWM8A_OE	Enable
46	EPWM8B	EPWM8B	Enable
47	EPWM8B_OE	EPWM8B_OE	Enable
48	CLBINPUTXBAR1	CLBINPUTXBAR1	Enable
49	CLBINPUTXBAR2	CLBINPUTXBAR2	Enable
50	CLBINPUTXBAR3	CLBINPUTXBAR3	Enable
51	CLBINPUTXBAR4	CLBINPUTXBAR4	Enable
52	CLBINPUTXBAR5	CLBINPUTXBAR5	Enable

**Table 30-3. Local Signals and Mux Selection (continued)**

CLB_LCL_MUX_SEL	CLB1	CLB2	Synchronization Requirement
53	CLBINPUTXBAR6	CLBINPUTXBAR6	Enable
54	CLBINPUTXBAR7	CLBINPUTXBAR7	Enable
55	CLBINPUTXBAR8	CLBINPUTXBAR8	Enable
56	CLBINPUTXBAR9	CLBINPUTXBAR9	Enable
57	CLBINPUTXBAR10	CLBINPUTXBAR10	Enable
58	CLBINPUTXBAR11	CLBINPUTXBAR11	Enable
59	CLBINPUTXBAR12	CLBINPUTXBAR12	Enable
60	CLBINPUTXBAR13	CLBINPUTXBAR13	Enable
61	CLBINPUTXBAR14	CLBINPUTXBAR14	Enable
62	CLBINPUTXBAR15	CLBINPUTXBAR15	Enable
63	CLBINPUTXBAR16	CLBINPUTXBAR16	Enable

The GPREG is accessible by the CPU and the bits of this register can be used as BOUNDARY INPUTs for the CLB Tiles. For example, CLB1s GPREG[0] can be used as BOUNDARY IN0 (Cell Input 0) for the corresponding CLB Tile.

To connect multiple tiles to each other, you can use the CLBx OUT4/5 and connect to CLBy BOUNDARY INz through the CLB X-BAR and the Global Signals Mux.

Another option is to connect the CLBx OUT0-7 to a GPIO and then use the INPUT X-BAR to bring the signal back in to the device and connect to the CLBy BOUNDARY INz through the CLB X-BAR and the Global Signals Mux.

To use GPIOs as inputs to the CLB, you must utilize the Input X-BAR and the CLB X-BAR. [Figure 30-5](#) shows how GPIOs can be used as inputs to the CLB tiles.

### 30.3.3 CLB Output Selection

The eight outputs of the CLB are replicated to create 32 output signals. Each of these 32 outputs has a separate enable bit defined in the CLB output enable register, CLB\_OUT\_EN. The CLB outputs go to the ePWM, eCAP, eQEP and the crossbar module in the device. This allows the user to enhance the functionality of these modules with the CLB. [Figure 30-9](#) shows the CLB outputs.

The user has the capability to disable updated to the CLB\_OUT\_EN register by blocking access to the register through setting the CLB\_MISC\_ACCESS\_CTRL.BLKEN bit. The eight outputs are replicated to generate a total of 32 outputs (shown in [Figure 30-9](#)). Some of these new outputs can be used for TILE to TILE connection through the CLB Global Mux inputs.

---

#### Note

The output from OUTLUT0 is connected to OUT0, OUT8, OUT16, and OUT24. While the signal is the same, each OUTy has access to a different peripheral as shown in [Section 30.3.4](#). Likewise, OUTLUT1 is connected to OUT1, OUT9, OUT17, and OUT25, and are the same signal.

CLBx\_OUT12 through CLBx\_OUT15 are unregistered and asynchronous to the CLB clock.

---





Figure 30-9. CLB Outputs

### 30.3.4 CLB Output Signal Multiplexer

Each CLB output signal passes through an external multiplexer that intersects a specific peripheral signal, see [Figure 30-10](#). The output of the multiplexer is connected to the destination of the original peripheral signal and the default multiplexer setting is that the peripheral signal is passed through. The multiplexer is controlled by bit[n] in the CLB output enable register CLB\_OUT\_EN.



**Figure 30-10. CLB Output Signal Multiplexer**

For example, if the CLB1 OUT0 must override the EPWM1A signal, the OUPUT ENABLE bit for OUT0 must be set to 1.

[Table 30-4](#) shows the allocation of peripheral signals and the CLB outputs.

**Table 30-4. CLB Output Signal Multiplexer Table**

CLB Output Signal	Instance	Destination Group	Destination Signal
CLB1_OUT0	CLB1	HRPWM1	HRPWM1A
CLB1_OUT1	CLB1	HRPWM1	HRPWM1A_OE
CLB1_OUT2	CLB1	HRPWM1	HRPWM1B
CLB1_OUT3	CLB1	HRPWM1	HRPWM1B_OE
CLB1_OUT4	CLB1	EPWM1	EPWM1A_AQ
CLB1_OUT5	CLB1	EPWM1	EPWM1B_AQ
CLB1_OUT6	CLB1	EPWM1	EPWM1A_DB
CLB1_OUT7	CLB1	EPWM1	EPWM1B_DB
CLB1_OUT8	CLB1	EQEP1	EQEP1_QCLK
CLB1_OUT9	CLB1	EQEP1	EQEP1_QDIR
CLB1_OUT10	CLB1		
CLB1_OUT11	CLB1		
CLB1_OUT12	CLB1	All XBAR	G1.2
CLB1_OUT13	CLB1	All XBAR	G3.2
CLB1_OUT14	CLB1	ECAP1,	ECAP1IN16, ECAP2IN18
CLB1_OUT15	CLB1	ECAP1,	ECAP1IN17, ECAP2IN19
CLB1_OUT16	CLB1	Global Mux	
CLB1_OUT17	CLB1	Global Mux	
CLB1_OUT18	CLB1	Global Mux	
CLB1_OUT19	CLB1	Global Mux	
CLB1_OUT20	CLB1	Global Mux	
CLB1_OUT21	CLB1	SPIA,Global Mux	SPIA_PT_OUT
CLB1_OUT22	CLB1	SPIA,Global Mux	SPIA_PICO_OUT

**Table 30-4. CLB Output Signal Multiplexer Table (continued)**

CLB Output Signal	Instance	Destination Group	Destination Signal
CLB1_OUT23	CLB1	SPIA,Global Mux	SPIA_POCI_OUT
CLB1_OUT24	CLB1	SPIA	SPIA_CLK_IN
CLB1_OUT25	CLB1	SPIA	SPIA_PICO_IN
CLB1_OUT26	CLB1	SPIA	SPIA_PTE_IN
CLB1_OUT27	CLB1	SCIA	SCIA_RX
CLB1_OUT28	CLB1	ECAP1	ECAP1_OUT_EN
CLB1_OUT29	CLB1	ECAP1	ECAP1_OUT
CLB1_OUT30	CLB1	FSITXA	EXT_TRIG_40, PING_TRIG_40
CLB1_OUT31	CLB1	FSITXA	EXT_TRIG_41, PING_TRIG_41
CLB2_OUT0	CLB2	HRPWM2	HRPWM2A
CLB2_OUT1	CLB2	HRPWM2	HRPWM2A_OE
CLB2_OUT2	CLB2	HRPWM2	HRPWM2B
CLB2_OUT3	CLB2	HRPWM2	HRPWM2B_OE
CLB2_OUT4	CLB2	EPWM2	EPWM2A_AQ
CLB2_OUT5	CLB2	EPWM2	EPWM2B_AQ
CLB2_OUT6	CLB2	EPWM2	EPWM2A_DB
CLB2_OUT7	CLB2	EPWM2	EPWM2B_DB
CLB2_OUT8	CLB2	EQEP2	EQEP2_QCLK
CLB2_OUT9	CLB2	EQEP2	EQEP2_QDIR
CLB2_OUT10	CLB2	EQEP2	EQEP2_QB
CLB2_OUT11	CLB2	EQEP2	EQEP2_QA
CLB2_OUT12	CLB2	All XBAR	G5.2
CLB2_OUT13	CLB2	All XBAR	G7.2
CLB2_OUT14	CLB2	ECAP1,	ECAP1IN18, ECAP2IN16
CLB2_OUT15	CLB2	ECAP1,	ECAP1IN19, ECAP2IN17
CLB2_OUT16	CLB2	Global Mux	
CLB2_OUT17	CLB2	Global Mux	
CLB2_OUT18	CLB2	Global Mux	
CLB2_OUT19	CLB2	Global Mux	
CLB2_OUT20	CLB2	Global Mux	
CLB2_OUT21	CLB2	SPIB,Global Mux	SPIB_PTE_OUT
CLB2_OUT22	CLB2	SPIB,Global Mux	SPIB_PICO_OUT
CLB2_OUT23	CLB2	SPIB,Global Mux	SPIB_POCI_OUT
CLB2_OUT24	CLB2	SPIB	SPIB_CLK_IN
CLB2_OUT25	CLB2	SPIB	SPIB_PICO_IN
CLB2_OUT26	CLB2	SPIB	SPIB_PTE_IN
CLB2_OUT27	CLB2	SCIB	SCIB_RX
CLB2_OUT28	CLB2	ECAP2	ECAP2_OUT_EN



**Table 30-4. CLB Output Signal Multiplexer Table (continued)**

CLB Output Signal	Instance	Destination Group	Destination Signal
CLB2_OUT29	CLB2	ECAP2	ECAP2_OUT
CLB2_OUT30	CLB2	FSITXA	EXT_TRIG_42, PING_TRIG_42
CLB2_OUT31	CLB2	FSITXA	EXT_TRIG_43, PING_TRIG_43

---

**Note**

When not explicitly specified in the table above, refer to corresponding IP chapters for exact CLB Output destinations (that is, FSI, ECAP, XBAR connections).

---


### 30.4 CLB Tile

The purpose of the CLB tile is to provide the logic reconfiguration capability of the CLB. The CLB tile contains the following submodules:

- **Counter:** The counter submodule can be configured as an adder, a counter, or a shifter. When functioning as an adder, the counter submodule can either add or subtract. When functioning as a counter, the counter submodule can count up or count down. When functioning as a shifter, the counter submodule can shift left or shift right. The counter event inputs, as well as the reset input, can be freely connected to any of the other submodules in the same tile. Starting with CLB Type 2, the counter module can also operate as a serializer or linear feedback shift register. There are three counters in each tile.
- **LUT4:** The LUT4 submodule has a 4-input look-up table functionality and is capable of realizing any combinatorial Boolean equation of up to four inputs. There are three LUT4 submodules in each CLB tile.
- **FSM:** The Finite State Machine (FSM) submodule can be configured either as a single four-state finite state machine, or as two independent two-state finite state machines. The FSM accepts two external inputs, and generates two state outputs and one combination output. When not used as a state machine, the FSM submodule can accept two external inputs and function as a 4-input LUT. There are three FSM submodules in each CLB tile.
- **Output LUT:** The output LUT is a 3-input lookup table submodule capable of realizing any combinatorial Boolean equation of up to three inputs. There are eight such blocks in a CLB tile, each associated with one of the tile outputs.
- **Asynchronous Output Conditioning Block:** The primary purpose of the Asynchronous Output Conditioning (AOC) block is to provide asynchronous conditioning capabilities on the TILE outputs or directly on the inputs of the TILE.
- **High Level Controller:** The High Level Controller (HLC) submodule is an event-driven block that can handle up to four concurrent events. The event can be an activity on any of the other block outputs. A predefined set of operations is executed when each event occurs. The HLC also provides a data exchange and interrupt mechanism to the CPU subsystem. There are four working registers (R0, R1, R2, and R3) that can be used for basic operations, and to modify or set up values for the three counter blocks. Unlike the other submodules, there is only one HLC in each CLB tile.
- **Static Switch Block:** The static switch block provides dynamic connectivity between all of the blocks listed above. Submodules can be connected by the user, with the only restriction that the submodules must not form a combinational loop within the tile.

A CLB tile consists of three sets each of the counter block, FSM, and LUT4, one high-level controller, and eight output LUT blocks. The submodule numbering is shown in [Figure 30-11](#).

The functionality of the LUT submodules is configured using a register field containing the binary pattern of the output of the desired look-up table. For example, a 4-input LUT has 16 possible input permutations, each of which corresponds to a desired binary 0 or 1 at the output. The register field can, therefore, be 16-bits in length, with each bit representing the desired result of a binary pattern. Input pattern sequences start at 0000 and continue sequentially to 1111. A similar method is used to encode the 16-bit state equations in the FSM submodule.



**Figure 30-11. CLB Tile Submodules**

### 30.4.1 Static Switch Block

The Static Switch Block provides the configurable connectivity between the submodules in the CLB tile. The outputs of all the submodules and the eight external inputs are connected to a common internal bus inside the tile. Every input port has a 32-to-1 multiplexer and an associated 5-bit selection value that allows the user to select one of the inputs on the bus. The only restrictions are certain signals (described below) that are tied off in the design to prevent creation of accidental combinatorial loops.

**Table 30-5. Output Table**

Bit Position	Signal Connection	Comment
0	Always 0	This select value is used to tie an input to 0.
1	COUNTER_0 MATCH2	
2	COUNTER_0 ZERO	
3	COUNTER_0 MATCH1	
4	FSM_0 STATE_BIT_0	
5	FSM_0 STATE_BIT_1	
6	FSM_0 LUT output	
7	LUT4_0 output	
8	Always 1	This select value is used to tie an input to 1.
9	COUNTER_1 MATCH2	
10	COUNTER_1 ZERO	
11	COUNTER_1 MATCH1	
12	FSM_1 STATE_BIT_0	
13	FSM_1 STATE_BIT_1	
14	FSM_1 LUT output	
15	LUT4_1 output	
16	Always '0'	
17	COUNTER_2 MATCH2	
18	COUNTER_2 ZERO	
19	COUNTER_2 MATCH1	
20	FSM_2 STATE_BIT_0	
21	FSM_2 STATE_BIT_1	
22	FSM_2 LUT output	
23	LUT4_2 output	
24	External Input 0	
25	External Input 1	
26	External Input 2	
27	External Input 3	
28	External Input 4	
29	External Input 5	
30	External Input 6	
31	External Input 7	

**Table 30-6. Input Table**

Module Name	Port Name	Description
Counter Block	RESET	Acts as an active high reset when used as a counter
	MODE_0	Acts as an enable when used as a counter. The counter counts only when this input is 1.
	MODE_1	Acts as a direction control when used as a counter. If this input is 1, then the counter counts up; else, the counter counts down.
LUT	IN0	Input 0 of the 4-input LUT.
	IN1	Input 1 of the 4-input LUT.
	IN2	Input 2 of the 4-input LUT.
	IN3	Input 3 of the 4-input LUT.
FSM	EXT_IN0	Input 0 of the FSM block.
	EXT_IN1	Input 1 of the FSM block.
	EXTRA_EXT_IN0	Extra external input 0 of the FSM block. This input matters only if configured in the LUT mode.
	EXTRA_EXT_IN1	Extra external input 1 of the FSM block. This input matters only if configured in the LUT mode.

The static switch block allows the user to define the input connection of any submodule to come from any of the outputs in [Table 30-5](#). It is therefore easy to create a combinatorial loop. To prevent this, certain paths are broken in the input path of each submodule. These port positions are tied to 0, as shown in [Table 30-7](#).

**Table 30-7. Ports Tied Off to Prevent Combinatorial Loops**

Module Name	Ports of Input MUX Tied Off to 0 to Prevent Combinatorial Loops
LUT_0	LUT_0 , LUT_1, and LUT_2 output, FSM_0, FSM_1, and FSM_2 output.
FSM_0	LUT_1 and LUT_2 output, FSM_0, FSM_1, and FSM_2 output.
LUT_1	LUT_1 and LUT_2 output, FSM_1 and FSM_2 output.
FSM_1	LUT_2 output, FSM_1 and FSM_2 output.
LUT_2	LUT_2 output, FSM_2 output.
FSM_2	FSM_2 output.

### 30.4.2 Counter Block

#### 30.4.2.1 Counter Description

The counter block is a complex functional submodule that can be configured either as a counter, an adder, or a shifter. Apart from the normal operational control, this block has a dedicated EVENT input, which can trigger an addition, subtraction or shift operation, or load data into the counter register. The inputs to the counter submodule are shown in Figure 30-12.




Figure 30-12. Counter Block

### 30.4.2.2 Counter Operation

At the heart of the counter block is a 32-bit count register. This register can either be loaded statically before counting commences, or dynamically at run time. The operation of the counter submodule is determined by the inputs described below. Note that each of the inputs can be connected to the outputs of any of the other blocks in the CLB tile. These connections are made by configuring the static switch block.

The counter inputs are:

- **RESET:** This is the highest priority input and takes precedence over all other inputs. The input is level sensitive and as long as the input remains high, the counter resets to 0 on the next clock cycle.
- **MODE\_0:** This input is an enable for the counter. The counter begins counting (up or down depending on the MODE\_1 setting) only when this input is high. If this input is low, then no counting takes place.
- **MODE\_1:** This input is the direction control for the counter. If this input is high, then the counter increments on every clock cycle where MODE\_0 is high. If this input is low, then the counter decrements on every clock cycle where MODE\_0 is high. The counter wraps around to 0x0000 0000 after 0xFFFF FFFF when counting up. The counter wraps around to 0xFFFF FFFF after 0x0000 0000 when counting down. The only exception to this is when an EVENT occurs at exactly the same time, causing a different value to be loaded into the counter.
- **EVENT:** This input is defined for the purpose of triggering actions in the counter based on certain events. The event can be any of the outputs of the other blocks or an external input to the tile. The counter's static control inputs define the behavior of the counter on an active event. An active event is defined as a rising edge on the EVENT input. The counter can be configured to perform one of the following actions:
  - Load a predefined 32-bit value from the LOAD VALUE register into the count register
  - Shift the contents of the counter register left or right by a predefined amount between 0 and 31
  - Add or subtract a predefined 32-bit value. Addition and subtraction are treated as 32-bit unsigned operations and there is no saturation.

Note that the effect of a rising edge on the EVENT input only lasts for one cycle. On the next cycle, the counter operation continues based on the MODE\_0, MODE\_1, and RESET inputs.

MATCH1 REF and MATCH2 REF are 32-bit reference values that are used to generate the MATCH1 and MATCH2 outputs. The MATCH1 output becomes active high whenever the counter register value matches the 32-bit MATCH1 REF value. MATCH2 behaves in a similar manner in relation to the MATCH2 REF register. The reference values for MATCH1 and MATCH2 can either be setup once before the start of operation, or can be modified dynamically. The High Level Controller can load desired values into the MATCH1 REF and MATCH2 REF registers.

Note that the counter load and match registers are not memory-mapped. For more information, see [Section 30.5.2](#).

The three logic outputs of the counter block are:

- **ZERO:** This output goes high whenever the counter register is 0.
- **MATCH1:** This output goes high whenever the counter register is equal to the MATCH1 REF input register.
- **MATCH2:** This output goes high whenever the counter register is equal to the MATCH2 REF input register.

The operation of the counter block is controlled by the CFG\_MISC\_CTRL register. The following three bits of this register are relevant for each counter. The “x” below refers to the counter instance; 0, 1, or 2. For more information, see the CLB\_MISC\_CONTROL register description located in [Section 30.9](#).

- COUNT\_EVENT\_CTRL\_x: This bit defines whether the counter performs an addition or a shift on an event. A value of 0 means that on an event, the counter loads the static value; 1 means an add/shift operation is performed. This bit must be 0 for indirect loads and HLC loads of the counter to take effect.
- COUNT\_ADD\_SHIFT\_x. 1 means add, 0 means shift.
- COUNT\_DIR\_x. 1 means left shift or add. 0 means right shift or subtract.

Table 30-8 shows the logical operation of the counter block in terms of the inputs and control register bits. Count up and down modes are the normal operation with EVENT = 0. The operations on the CNTVAL register are:

Load:  $CNTVAL = EVENT\_LOAD\_VAL$

Shift right:  $CNTVAL = CNTVAL \gg EVENT\_LOAD\_VAL$

Shift left:  $CNTVAL = CNTVAL \ll EVENT\_LOAD\_VAL$

Subtract:  $CNTVAL = CNTVAL - EVENT\_LOAD\_VAL$

Add:  $CNTVAL = CNTVAL + EVENT\_LOAD\_VAL$

**Table 30-8. Counter Block Operating Modes**

EVENT	MODE_0	MODE_1	COUNT_EVENT_CTRL_x	COUNT_ADD_SHIFT_x	COUNT_DIR_x	Action on CNTVAL
0	0	0	X	X	X	None
0	0	1	X	X	X	None
0	1	0	X	X	X	Count down
0	1	1	X	X	X	Count up
1	X	X	0	X	X	Load
1	X	X	1	0	0	Shift right
1	X	X	1	0	1	Shift left
1	X	X	1	1	0	Subtract
1	X	X	1	1	1	Add

#### 30.4.2.3 Serializer Mode

Starting with CLB Type 2, the Counter module can operate as a serializer. In this mode of operation, this module acts as a shift register (also referred to as a serializer). In serializer mode of operation, the EVENT input is used to shift one bit of data into the serializer. Either of MATCH1 and MATCH2 can be configured to send out the shift register data. Using the MATCH1/2\_TAP\_SEL bit of CLB\_COUNT\_MATCH\_TAP\_SEL, any bit position of the counter can be brought out on the MATCH1/MATCH2 outputs. The shifting and direction of the counter in this mode is controlled by MODE\_0 (enable) and MODE\_1 (direction).

To enable the Serializer mode, CLB\_MISC\_CONTROL.COUNT\_SERIALIZER\_0 (for Counter 0) must be set.

#### 30.4.2.4 Linear Feedback Shift Register (LFSR) Mode


Starting with CLB Type 2, the Counter module operates as a linear feedback shift register. By configuring the characteristics of the LFSR, the counter module is used to compute the CRC on a serial bit stream. The polynomial for LFSR is in the MATCH2 reference register. The feedback bit position is in the MATCH1 reference register.

To enable the LFSR mode, CLB\_MISC\_CONTROL.COUNT\_SERIALIZER\_0 (for Counter 0) must be set along with COUNT0\_LFSR\_EN.

There are two types of LFSR that can be selected by changing the MODE1 value (0 or 1), as shown in [Figure 30-13](#).

Structure for LFSR Type 1 (MODE\_1 = 0)

CNT\_VAL is the 32-bit counter's active register  
 CNT\_VAL\_next is the 32-bit value to be written into CNT\_VAL on the next active cycle  
 (clock edge when MODE\_0 == 1)  
 LFSR\_MSB = CNT\_VAL[MATCH1\_REF[4:0]]  
 Poly[31:0] is MATCH2\_REF which acts as the CRC polynomial



Structure for LFSR Type 2 (MODE\_1 = 1)

CNT\_VAL is the 32-bit counter register  
 CNT\_VAL\_next is the 32-bit value to be written into CNT\_VAL on the next active cycle  
 (clock edge when MODE\_0 == 1)  
 LFSR\_MSB = CNT\_VAL[MATCH1\_REF[4:0]]  
 Poly[31:0] is MATCH2\_REF which acts as the CRC polynomial




Figure 30-13. LFSR Modes



### 30.4.3 FSM Block

The Finite State Machine (FSM) block provides the ability to build programmable finite state machines with up to four states. The FSM block has two register bits and two external inputs, and can be programmed either as two 2-state machines or as a single 4-state machine. For additional flexibility, there are two auxiliary inputs (EXTRA\_EXT\_IN0 and EXTRA\_EXT\_IN1) that can be used to create larger combinational functions by giving up a state functionality. The structure of the FSM is shown in [Figure 30-14](#).





Figure 30-14. FSM Block

The signals and functionality of the FSM block are:

- **EXT\_IN0 and EXT\_IN1:** These are the two external inputs that can be used to control the output FSM\_LUT\_OUT or either of the states S0 and S1.
- **S0 and S1** are two state bits that have independent state control equations.
- **16-bit S0 equation** defines a function (EXT\_IN1, EXT\_IN0, S1, S0). The four bits in the order defined are used as an index into the 16-bit register to decide the next state of S0.
- **16-bit S1 equation** defines a function (EXT\_IN1, EXT\_IN0, S1, S0). The four bits in the order defined are used as an index into the 16-bit register to decide the next state of S1.
- **16-bit output equation** defines a function (EXT\_IN1, EXT\_IN0, S1, S0). The four bits in the order defined are used as an index into the 16-bit register to decide the output value of FSM\_LUT\_OUT. An additional level of configurability is provided such that FSM\_LUT\_OUT can use extra inputs in case the states S0 and S1 are unused.

One extra bit is used to select EXTRA\_EXT\_IN0 instead of S0. One extra bit is used to select EXTRA\_EXT\_IN1 instead of S1. Using these, one can effectively build 3-input or a 4-input LUT for the FSM\_LUT\_OUT by giving up one or two state bits, respectively.

The CFG\_MISC\_CTRL register controls the operation of the FSM block. Two bits in this register are used for each FSM Block to determine whether the FSM output LUT function uses the state variable S0/S1, or the corresponding extra external input signal FSM\_EXTRA\_EXT\_INx. A 0 means use the state bit, and a 1 means use the FSM\_EXTRA\_EXT\_IN0 / FSM\_EXTRA\_EXT\_IN1 signal.



**Figure 30-15. FSM LUT Block**

### 30.4.4 LUT4 Block

This is a simple four input Look-Up table (LUT) block with inputs IN0, IN1, IN2, and IN3 (see [Figure 30-16](#)). Any combinatorial Boolean equation using the four inputs can be realized by programming the 16-bit control register associated with each LUT4 block. For more information, see the LUT4 register descriptions located in [Section 30.9](#).




Figure 30-16. LUT4 Block

### 30.4.5 Output LUT Block

The output LUT block ([Figure 30-17](#)) is very similar in functionality to the LUT4 block, except that the output LUT block has three inputs. Unlike the other sub blocks, the outputs of these blocks are meant to go out of the tile and hence cannot be used by any other block within the tile. Any combinatorial function of the three inputs can be realized by the output LUT block. For more information, see the output LUT register descriptions located in [Section 30.9](#).




Figure 30-17. Output LUT Block

### 30.4.6 Asynchronous Output Conditioning (AOC) Block

The logic in the AOC block is organized into three stages with the inputs passing through different types of logic modification at each stage before proceeding to the next level. This is shown in [Figure 30-18](#).

There are 8 inputs to this block. Each of these 8 inputs can pick the corresponding BOUNDARY input to the CLB or the CLB TILE output (for example, the INPUT 0 of the AOC block can choose between CLB BOUNDARY INPUT0 and CLB TILE OUTPUT 0). If the CLB TILE OUTPUT 0 is selected, the CLB TILE OUTPUT 0 is always registered before being sent to the subsequent asynchronous signal conditioning stages. In each of the three stages, there is always an option to do nothing and just send the signal as is to the next stage (bypass).

**Stage 1:** The input signal can be inverted before sending the signal to the next stage.

**Stage 2:** The signal coming from Stage 1 can be GATED with a gating control signal. The gating control signal can either be from a software register or can be any of the CLB TILE outputs. The GATING function can be a logical AND, OR, or XOR.

**Stage 3:** The input signal can be used to either set or clear the output on the rising edge of the signal. This is a purely asynchronous set/clear that occurs without needing any clocks. The release control signal, when high, restores the output to the default state (HIGH if asynchronous clear is selected and LOW if asynchronous set is selected). The release control signal can be either from a software register or can be any of the CLB TILE outputs. Optionally, instead of any of the asynchronous set and clear operations, the input signal can just be delayed by a clock cycle.

The interaction of the CLB TILE and the AOC block is shown in [Figure 30-19](#).




Figure 30-18. AOC Block




Figure 30-19. AOC Block and The CLB TILE

**Note**


Only CLB\_OUT12 to CLB\_OUT15 can be used as ASYNC outputs. This is the same as CLB\_OUT4\_1 to CLB\_OUT7\_1. GPIO Output XBAR can be used to route the OUT4\_1 and OUT5\_1 ASYNC outputs to GPIOs.

### 30.4.7 High Level Controller (HLC)

The High Level Controller (HLC) is significantly more complex than the other blocks in the CLB tile. The HLC performs two main functions:

- Provides a means of communication and data exchange with the rest of the device. This is done through two methods: a global access path to four general purpose HLC registers (R0 through R3) and PUSH and PULL FIFOs between the CPU and the HLC. The general-purpose HLC registers are designed to only be written to during device configuration time. To avoid unexpected behavior, the HLC registers must not be written to during run-time operation. The PUSH and PULL FIFOs are the primary avenues of data exchange during run-time, refer to [Section 30.4.7.4](#) for more information.
- Provides a programmable, event-based action system, which performs computation, manipulation of logic functionality, and data movement. In other words, events can be configured to trigger a predefined set of actions in the CLB tile, or to initiate data exchange with the rest of the device.

The architecture of the HLC is shown in [Figure 30-20](#). The HLC is an event-based system capable of handling up to four simultaneous events that can be selected from any outputs of the other blocks within the tile or from an external input.



**Figure 30-20. High Level Controller Block**

### 30.4.7.1 High Level Controller Events

Each of the four HLC events has a dedicated address from which instructions are executed. Events are selected from the set of signals listed in [Table 30-9](#). The lowest numbered event (Event 0) has the highest priority, and the highest numbered event (Event 3) has the lowest priority.

**Table 30-9. HLC Event List**

Index	HLC Event Mux
0	Always 0
1	COUNTER_0 MATCH2
2	COUNTER_0 ZERO
3	COUNTER_0 MATCH1
4	FSM_0 STATE_BIT_0
5	FSM_0 STATE_BIT_1
6	FSM_0 LUT output
7	LUT4_0 output
8	Always 1
9	COUNTER_1 MATCH2
10	COUNTER_1 ZERO
11	COUNTER_1 MATCH1
12	FSM_1 STATE_BIT_0
13	FSM_1 STATE_BIT_1
14	FSM_1 LUT output
15	LUT4_1 output
16	Always '0'
17	COUNTER_2 MATCH2
18	COUNTER_2 ZERO
19	COUNTER_2 MATCH1
20	FSM_2 STATE_BIT_0
21	FSM_2 STATE_BIT_1
22	FSM_2 LUT output
23	LUT4_2 output
24	External Input 0
25	External Input 1
26	External Input 2
27	External Input 3
28	External Input 4
29	External Input 5
30	External Input 6
31	External Input 7



Additional HLC inputs are available starting with Type 2 CLB and later. These inputs can be selected by choosing the alternate MUX options for the HLC module (HLC\_ALT\_MUX\_SEL\_n = 1) shown in [Table 30-10](#).

**Table 30-10. HLC ALT Event List**

Index	HLC Event Mux
0	CLB_OUT_0
1	CLB_OUT_1
2	CLB_OUT_2
3	CLB_OUT_3
4	CLB_OUT_4
5	CLB_OUT_5
6	CLB_OUT_6
7	CLB_OUT_7
8	CLB_OUT_0.INVERTED
9	CLB_OUT_1.INVERTED
10	CLB_OUT_2.INVERTED
11	CLB_OUT_3.INVERTED
12	CLB_OUT_4.INVERTED
13	CLB_OUT_5.INVERTED
14	CLB_OUT_6.INVERTED
15	CLB_OUT_7.INVERTED
16	CLB_ASYNC_OUT_0
17	CLB_ASYNC_OUT_1
18	CLB_ASYNC_OUT_2
19	CLB_ASYNC_OUT_3
20	CLB_ASYNC_OUT_4
21	CLB_ASYNC_OUT_5
22	CLB_ASYNC_OUT_6
23	CLB_ASYNC_OUT_7
24	CLB_ASYNC_OUT_0.INVERTED
25	CLB_ASYNC_OUT_1.INVERTED
26	CLB_ASYNC_OUT_2.INVERTED
27	CLB_ASYNC_OUT_3.INVERTED
28	CLB_ASYNC_OUT_4.INVERTED
29	CLB_ASYNC_OUT_5.INVERTED
30	CLB_ASYNC_OUT_6.INVERTED
31	CLB_ASYNC_OUT_7.INVERTED

### 30.4.7.2 High Level Controller Instructions

The instruction memory supports up to eight instructions per event. Each instruction sequence gets triggered on the rising edge of the corresponding event. Starting with CLB Type 2, the option to trigger the execution of instructions using both falling edge and rising edge is available.

The HLC memory supports up to eight instructions per event, starting at the beginning of the fixed address range shown in [Table 30-11](#). An instruction sequence is triggered on the rising edge of the corresponding event. If two or more events occur simultaneously, the associated instruction sequences each are executed sequentially in priority order.

**Table 30-11. HLC Instruction Address Ranges**

Address	Instructions for
00000 to 00111	Event 0
01000 to 01111	Event 1
10000 to 10111	Event 2
11000 to 11111	Event 3

The HLC instruction format is shown in [Table 30-12](#).

**Table 30-12. HLC Instruction Format**

Last Instruction Bit	5-Bit Opcode	3-Bit Source	3-Bit Destination
This bit when set to 1 stops execution after the current instruction.	MOV 00000	Source can be R0, R1, R2, R3, C0, C1, C2.	Destination can be R0, R1, R2, R3, C0, C1, C2.  Note that for ADD/SUB instructions, only R0, R1, R2, or R3 can be the destination.
	MOV_T1 00001		
	MOV_T2 00010		
	PUSH 00011		
	PULL 00100		
	ADD 00101		
	SUB 00110		
INTR 00111			

R0, R1, R2, and R3 are four 32-bit general-purpose registers in the HLC. C0, C1, and C2 are three counter registers present in the CLB tile. <Src> is used to indicate the source and <Dest> is used to indicate the destination. [Table 30-13](#) describes the HLC instructions.

**Table 30-13. HLC Instruction Description**

Instruction	Description
ADD <Src>, <Dest>	This instruction performs an unsigned 32-bit addition. <Dest> = <Dest> + <Src>. The <Src> can be R0, R1, R2, R3, C0, C1, or C2. The <Dest> can only be R0, R1, R2, or R3.
INTR <6-bit constant>	This instruction flags an interrupt through the CPU interface. The 6-bit constant is stored in the interrupt flag register CLB_INTR_TAG_REG. If multiple INTR instructions are called consecutively, only the first one has an effect. When multiple INTR calls are needed, each can be separated by other HLC instructions to make sure the interrupt calls take effect.
<b>Note</b>	
Starting with CLB Type 2, NMI can be generated by the CLB. This feature is DISABLED by default and must be enabled ( <b>CLB_LOAD_EN.NMI_EN</b> ).	
MOV <Src>, <Dest>	This instruction moves <Src> to <Dest>. Both <Src> and <Dest> can be any of R0, R1, R2, R3, C0, C1, or C2. The COUNT_EVENT_CTRL_x bit must be configured to load (that is, 0) for indirect loads and HLC loads of the counter to take effect.

**Table 30-13. HLC Instruction Description (continued)**

Instruction	Description
MOV_T1 <Src>, <Dest>	<p>This instruction moves &lt;Src&gt; to the Match1 register of the &lt;Dest&gt; counter. &lt;Src&gt; can be any of the registers R0, R1, R2, R3, or the counter values associated with C0, C1, or C2. &lt;Dest&gt; is the Match1 register of any of the counters C0, C1, or C2. Examples are:</p> <ul style="list-style-type: none"> <li>This instruction moves the count value in C1 into register R0: MOV_T1 C1 R0</li> <li>This instruction moves the value in R2 into the Match1 register of counter C0: MOV_T1 R2 C0</li> </ul>
MOV_T2 <Src>, <Dest>	This instruction is similar to MOV_T1. The instruction moves <Src> to the Match2 register of the <Dest> counter. <Src> can be any of the registers R0, R1, R2, R3, or the counter values associated with C0, C1, or C2. <Dest> is the Match2 register of any of the counters C0, C1, or C2.
PULL <Dest>	This instruction transfers data from the data exchange pull memory buffer in the CPU interface to the <Dest> register. <Dest> can be any of R0, R1, R2, or R3. The PULL instruction is used as seen from the High Level Controller and a PULL operation reads (pulls) data from an internal 4-word FIFO.
PUSH <Src>	This instruction transfers data from <Src> to the data exchange push memory buffer in the CPU interface. <Src> can be any of R0, R1, R2, R3, C0, C1, or C2. The PUSH instruction is used as seen from the High Level Controller and pushes data into an internal 4 word FIFO.
SUB <Src>, <Dest>	This instruction performs an unsigned 32-bit subtraction. <Dest> = <Dest> - <Src>. The <Src> can be R0, R1, R2, R3, C0, C1, or C2. The <Dest> can only be R0, R1, R2, or R3.

MOV, MOV\_T1, MOV\_T2, ADD, SUB, and INTR instructions take one cycle to execute. PUSH and PULL require two cycles to execute. Note that the PUSH and PULL instructions are pipeline protected, meaning that a register can be used immediately after a PUSH/PULL to that register.

For multiple events triggered simultaneously, if the last instruction in the higher priority event is a PUSH or a PULL, there is an additional cycle delay between the end of the higher priority event and the start of the next event. If the last instruction is not a PUSH or PULL, then there is no cycle delay between the events.

#### 30.4.7.3 <Src> and <Dest>

Three bits are used to encode the <Src> and <Dest> registers as shown in [Table 30-14](#).

**Table 30-14. HLC Register Encoding**

Bits	Register
000	R0
001	R1
010	R2
011	R3
100	C0
101	C1
110	C2

#### 30.4.7.4 Operation of the PUSH and PULL Instructions (Overflow and Underflow Detection)

The PUSH and PULL operations of the HLC are intended for data exchange with the host system. There are separate FIFO buffers for PUSH and PULL operations. For example, a series of PUSH operations write to successive locations in a linearly mapped-memory buffer. The PUSH buffer and the PULL buffer are mapped at address offsets shown in the *Registers* section.

The CPU can read from and write to the PUSH and PULL buffers, respectively, to exchange data with the HLC. Data pushed by the HLC is read by the CPU from the PUSH buffers. Data sent from the CPU to the HLC is written by the CPU to the PULL buffer and is read by the HLC using the PULL instruction.

Refer to *clb\_ex13\_push\_pull* for guidance on properly using the PUSH and PULL buffers. To make use of one of the CLB inputs as a GPREG, have this input indicate when data is written to the FIFO by the CPU.

There are separate PUSH and PULL address pointers that increment each time the HLC performs a PUSH or PULL operation. These address pointers are also memory-mapped so that the CPU can determine the value. These address pointers are also writable and can be reset by the CPU at any time.

Overflow and underflow detection is done by simply reading the values of the PUSH and PULL address pointers.

In the CLB module of the device, the depth of the PUSH and PULL FIFOs is four 32-bit words each. If the CPU starts a fresh data transfer to the PULL buffers and sees the address pointer greater than four, then an underflow has occurred since the HLC has pulled more data than the number of words written by the CPU into the buffer.

### 30.5 CPU Interface

#### 30.5.1 Register Description

There are three classes of registers that are used to control and configure the CLB tile. This specification only describes the offset addresses of the registers. The absolute register addresses are different for each CLB tile. The three instances of the various blocks (LUT4, FSM, and Counter Block) are numbered 0, 1, and 2.

- **Logic configuration registers (0x000–0x0FF):** These registers control the core reconfiguration logic for the tile. All registers in this group are EALLOW protected and also protected by the LOCK register.
- **Top level control registers (0x100–0x1FF):** These registers are used for top level and device related control of the CLB. These registers typically control mux selects for inputs, global enables, and so forth, and are accessible by normal memory mapped access. Some of these registers have EALLOW and LOCK protection.
- **Data exchange registers (0x200–0x3FF):** These registers are used to exchange data between the CLB and the rest of the device. The registers are accessible by normal memory-mapped access and no EALLOW or LOCK protection exists.

---

#### Note

EALLOW protection means that the write access to the register is enabled only when the EALLOW instruction has been executed prior to the write access. The complementary EDIS instruction disables access to all registers protected in this way. For more information, see [Section 30.9](#).

---

### 30.5.2 Non-Memory Mapped Registers

The memory-mapped CLB registers are described later in this chapter; however, many of the CLB resources including counters, the instruction memory of the High Level Controller, and the HLC general-purpose registers (R0 through R3) are only indirectly accessible through a local interface bus and are not memory-mapped. These registers are accessible through the two memory-mapped registers CLB\_LOAD\_DATA and CLB\_LOAD\_ADDR. Note that the general-purpose registers R0 through R3 must only be written to during configuration-time and are not intended to be written to during run-time. Writes during run-time can lead to unexpected behavior. If run-time data exchange is desired, refer to [Section 30.4.7.4](#).

Load the data to be written into the CLB\_LOAD\_DATA register, then load the appropriate address into CLB\_LOAD\_ADDR to determine where this data is written. Writing a 1 to bit position 0 in the CLB\_LOAD\_EN register then causes an internal write operation to be triggered. The address allocation for the CLB\_LOAD\_ADDR register is shown in [Table 30-15](#).

#### Note

The COUNT\_EVENT\_CTRL\_x bit must be configured to load (that is, 0) for indirect loads and for HLC loads of the counter to take effect.

**Table 30-15. Non-Memory Mapped Register Addresses**

Address (Binary)	Resource
000000 to 000010	Counter 0 to 2 Load value
000100 to 000110	Counter 0 to 2 Match1 value
001000 to 001010	Counter 0 to 2 Match2 value
001100 to 001111	R0 to R3 of High Level Controller
100000 to 100111	Instructions for Event 0
101000 to 101111	Instructions for Event 1
110000 to 110111	Instructions for Event 2
111000 to 111111	Instructions for Event 3

Use the following steps to load the value 0x11223344 into the general purpose R0 register:

1. Write 0x11223344 to CLB\_LOAD\_DATA.
2. Write 0xc to CLB\_LOAD\_ADDR.
3. Write 0x1 to CLB\_LOAD\_EN.

#### Note

Even though HLC registers are accessible by the CPU, your application code needs to make sure that no other CLB internal logics are updating the same HLC register at the same time, causing a race condition.

### 30.6 DMA Access

The DMA does not have access to the CLB memory-mapped registers, including the PUSH and PULL FIFO registers. For more information, refer to [Section 30.9](#).

### 30.7 CLB Data Export Through SPI RX Buffer

For a continuous export of data from the CLB peripherals, SPI RX buffers can be used. CLB data can be exported through the SPI RX buffers without CPU/CLA interventions.

For the F28P55x devices, CLB1 and CLB2 have access to SPIA and SPIB, respectively, as shown in [Table 30-16](#).


**Table 30-16. CLB to SPI RX Access**

SPI Instance	CLB Instance
SPIA	CLB1
SPIB	CLB2

When the CLB to SPI data exporting is enabled, 16-bit data can be exported from CLB to SPI RX buffers. The 32-bit HLC R0 register is the data that is exported to the SPI RX buffers. The user can select which 16-bit range of the HLC R0 is exported by configuring the CLB\_SPI\_DATA\_CTRL\_HI.SHIFT. The CLB also controls when HLC R0 data must be transferred to the SPI RX buffer through CLB\_SPI\_DATA\_CTRL\_HI.STRB that selects one of the HLC event signals from the static switch block.

When CLB to SPI data exporting is required, note:

- The selected SPI transmit functionality is not affected.
- Even though the data is being pushed into the SPI RX buffers by the CLB, the SPI RX interrupt and the DMA trigger for SPI RX in the respective peripherals must be configured.
- The SPI can resume normal operation when the CLB to SPI data exporting is disabled.



**Figure 30-21. CLB Control of SPI RX Buffer**

## 30.8 Software

### 30.8.1 CLB Registers to Driverlib Functions

**Table 30-17. CLB Registers to Driverlib Functions**

File	Driverlib Function
<b>COUNT_RESET</b>	
clb.h	CLB_selectCounterInputs
<b>COUNT_MODE_1</b>	
clb.h	CLB_selectCounterInputs
<b>COUNT_MODE_0</b>	
clb.h	CLB_selectCounterInputs
<b>COUNT_EVENT</b>	
clb.h	CLB_selectCounterInputs
<b>FSM_EXTRA_IN0</b>	
clb.h	CLB_selectFSMInputs
<b>FSM_EXTERNAL_IN0</b>	
clb.h	CLB_selectFSMInputs
<b>FSM_EXTERNAL_IN1</b>	
clb.h	CLB_selectFSMInputs
<b>FSM_EXTRA_IN1</b>	
clb.h	CLB_selectFSMInputs
<b>LUT4_IN0</b>	
clb.h	CLB_selectLUT4Inputs
<b>LUT4_IN1</b>	
clb.h	CLB_selectLUT4Inputs
<b>LUT4_IN2</b>	
clb.h	CLB_selectLUT4Inputs
<b>LUT4_IN3</b>	
clb.h	CLB_selectLUT4Inputs
<b>FSM_LUT_FN1_0</b>	
clb.h	CLB_configFSMLUTFunction
<b>FSM_LUT_FN2</b>	
clb.h	CLB_configFSMLUTFunction
<b>LUT4_FN1_0</b>	
clb.h	CLB_configLUT4Function
<b>LUT4_FN2</b>	
clb.h	CLB_configLUT4Function
<b>FSM_NEXT_STATE_0</b>	
clb.h	CLB_configFSMNextState
<b>FSM_NEXT_STATE_1</b>	
clb.h	CLB_configFSMNextState
<b>FSM_NEXT_STATE_2</b>	
clb.h	CLB_configFSMNextState
<b>MISC_CONTROL</b>	
clb.h	CLB_configMiscCtrlModes
<b>OUTPUT_LUT_0</b>	
clb.h	CLB_configOutputLUT

**Table 30-17. CLB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>OUTPUT_LUT_1</b>	
-	See OUTPUT_LUT_0
<b>OUTPUT_LUT_2</b>	
-	See OUTPUT_LUT_0
<b>OUTPUT_LUT_3</b>	
-	See OUTPUT_LUT_0
<b>OUTPUT_LUT_4</b>	
-	See OUTPUT_LUT_0
<b>OUTPUT_LUT_5</b>	
-	See OUTPUT_LUT_0
<b>OUTPUT_LUT_6</b>	
-	See OUTPUT_LUT_0
<b>OUTPUT_LUT_7</b>	
-	See OUTPUT_LUT_0
<b>HLC_EVENT_SEL</b>	
clb.h	CLB_configHLCEventSelect
<b>COUNT_MATCH_TAP_SEL</b>	
clb.h	CLB_configCounterTapSelects
<b>OUTPUT_COND_CTRL_0</b>	
clb.h	CLB_configAOC
<b>OUTPUT_COND_CTRL_1</b>	
-	
<b>OUTPUT_COND_CTRL_2</b>	
-	
<b>OUTPUT_COND_CTRL_3</b>	
-	
<b>OUTPUT_COND_CTRL_4</b>	
-	
<b>OUTPUT_COND_CTRL_5</b>	
-	
<b>OUTPUT_COND_CTRL_6</b>	
-	
<b>OUTPUT_COND_CTRL_7</b>	
-	
<b>MISC_ACCESS_CTRL</b>	
clb.h	CLB_disableOutputMaskUpdates
clb.h	CLB_enableOutputMaskUpdates
clb.h	CLB_disableSPIBufferAccess
clb.h	CLB_enableSPIBufferAccess
<b>SPI_DATA_CTRL_HI</b>	
clb.h	CLB_configSPIBufferLoadSignal
clb.h	CLB_configSPIBufferShift
<b>LOAD_EN</b>	
clb.h	CLB_enableCLB
clb.h	CLB_disableCLB



**Table 30-17. CLB Registers to Driverlib Functions (continued)**

File	Driverlib Function
clb.h	CLB_enableNMI
clb.h	CLB_disableNMI
clb.h	CLB_writeInterface
clb.h	CLB_enablePipelineMode
clb.h	CLB_disablePipelineMode
<b>LOAD_ADDR</b>	
clb.h	CLB_writeInterface
<b>LOAD_DATA</b>	
clb.h	CLB_writeInterface
<b>INPUT_FILTER</b>	
clb.h	CLB_selectInputFilter
clb.h	CLB_enableSynchronization
clb.h	CLB_disableSynchronization
clb.h	CLB_enableInputPipelineMode
clb.h	CLB_disableInputPipelineMode
<b>IN_MUX_SEL_0</b>	
clb.h	CLB_configGPInputMux
<b>LCL_MUX_SEL_1</b>	
clb.h	CLB_configLocalInputMux
<b>LCL_MUX_SEL_2</b>	
clb.h	CLB_configLocalInputMux
<b>BUF_PTR</b>	
clb.c	CLB_clearFIFOs
<b>GP_REG</b>	
clb.h	CLB_writeSWReleaseControl
clb.h	CLB_writeSWGateControl
clb.h	CLB_setGPREG
clb.h	CLB_getGPREG
<b>OUT_EN</b>	
clb.h	CLB_setOutputMask
<b>GLBL_MUX_SEL_1</b>	
clb.h	CLB_configGlobalInputMux
<b>GLBL_MUX_SEL_2</b>	
clb.h	CLB_configGlobalInputMux
<b>PRESCALE_CTRL</b>	
clb.h	CLB_configureClockPrescaler
clb.h	CLB_configureStrobeMode
<b>INTR_TAG_REG</b>	
clb.h	CLB_getInterruptTag
clb.h	CLB_clearInterruptTag
<b>LOCK</b>	
clb.h	CLB_enableLock
<b>HLC_INSTR_READ_PTR</b>	
-	
<b>HLC_INSTR_VALUE</b>	

**Table 30-17. CLB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>DBG_OUT_2</b>	
-	
<b>DBG_R0</b>	
-	
<b>DBG_R1</b>	
-	
<b>DBG_R2</b>	
-	
<b>DBG_R3</b>	
-	
<b>DBG_C0</b>	
-	
<b>DBG_C1</b>	
-	
<b>DBG_C2</b>	
-	
<b>DBG_OUT</b>	
clb.h	CLB_getOutputStatus
<b>PUSH(i)</b>	
clb.c	CLB_readFIFOs
<b>PULL(i)</b>	
clb.c	CLB_clearFIFOs
clb.c	CLB_writeFIFOs

### 30.8.2 CLB Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/clb

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

#### 30.8.2.1 CLB Empty Project

FILE: empty.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

#### 30.8.2.2 CLB Combinational Logic

FILE: clb\_ex1\_combinatorial\_logic.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

The objective of this example is to prevent simultaneous high or low outputs on a PWM pair. PWM modules 1 and 2 are configured to generate identical waveforms based on a fixed frequency up-count mode.

#### 30.8.2.3 CLB GPIO Input Filter

FILE: clb\_ex2\_gpio\_input\_filter.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

This example demonstrates use of finite state machines (FSMs) and counters to implement a simple glitch filter which might, for example, be applied to an incoming GPIO signal to remove unwanted short duration pulses.

#### 30.8.2.4 CLB Auxiliary PWM

FILE: clb\_ex3\_auxiliary\_pwm.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

This example configures a CLB tile as an auxiliary PWM generator. The example uses combinatorial logic (LUTs), state machines (FSMs), counters, and the high level controller (HLC) to demonstrate the PWM output generation capabilities using CLB.

#### 30.8.2.5 CLB PWM Protection

FILE: clb\_ex4\_pwm\_protection.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

This example extends the features of example 1 to ensure an active high complementary pair PWM configuration always operates with a minimum value of dead-band irrespective of how the generating PWM module is configured. The example illustrates the configuration of four separate PWM tiles to implement PWM protection on four PWM modules. The outputs of PWM modules 1 to 4 are operated on by CLB tiles 1 to 4, respectively.

#### 30.8.2.6 CLB Event Window

FILE: clb\_ex5\_event\_window.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

This example uses the counter, FSM, and HLC sub-modules of the CLB to implement an event timing feature which detects whether an interrupt service routine takes too long to respond to an interrupt. The example configures four PWM modules to operate in up-count mode and generate a low-to-high edge on a timer zero match event. The zero match event also triggers a PWM ISR which, for the purposes of this example, contains a dummy payload of variable length. At the end of the ISR, a write operation takes place to a CLB GP register to indicate the ISR has ended.

#### 30.8.2.7 CLB Signal Generator

FILE: clb\_ex6\_siggen.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

This example uses CLB1 to generate a rectangular wave and CLB2 to check the rectangular wave generated by CLB1 doesn't exceed the defined duty cycle and period limits.

#### 30.8.2.8 CLB State Machine

FILE: clb\_ex7\_state\_machine.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\Designing With the C2000 CLB.pdf This application report describes the process of creating this CLB example and can be used as guidance on designing custom logic with the CLB. This example uses all submodules inside a CLB TILE in order to implement a complete system.

### 30.8.2.9 CLB External Signal AND Gate

FILE: clb\_ex8\_external\_signal\_AND\_gate.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, two external signals from two GPIOs are passed through the Input X-BAR and the CLB X-BAR to the CLB TILE. Inside the CLB module these two signals are ANDED. The output of the AND gate is then exported to a GPIO, using Output X-BAR.

### 30.8.2.10 CLB Timer

FILE: clb\_ex9\_timer.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, a COUNTER module is used to create timed events. The use of the GP Register is shown. Through setting/clearing the bits in the GP register, the timer is started, stopped or changes direction. The output of the timer event (1-clock cycle) is exported to a GPIO. Interrupts are generated from the timer event using the HLC module. A GPIO is also toggled inside the CLB ISR. The indirect CLB register access is used to update the timer's event match value and the active counter register to modify the frequency of the timer.

### 30.8.2.11 CLB Timer Two States

FILE: clb\_ex10\_timer\_two\_states.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, the timer is setup the same as the previous example. The difference is the use of the FSM submodule to toggle the output of the CLB which is then exported to a GPIO. The FSM module acts as a single bit memory block. Interrupts are setup in the same format as the previous example. The interrupt delay of the CLB can be seen by comparing the output of the CLB and the GPIO toggled in the ISR.

### 30.8.2.12 CLB Interrupt Tag

FILE: clb\_ex11\_interrupt\_tag.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, a timer is setup with two different match values. These two events are used by the HLC submodule to generate interrupts. The interrupt TAG is used to differentiate between the interrupt generated due to the match1 event of the CLB counter and the match2 event of the CLB counter.

### 30.8.2.13 CLB Output Intersect

FILE: clb\_ex12\_output\_intersect.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, the CLB module is set up the same as the external\_AND\_gate example. However, instead of the output being exported to the GPIO using Output X-BAR, the output is exported to the GPIO by replacing the output of ePWM1. This is done by configuring the GPIO for EPWM1A output, followed by enabling output intersection.

### 30.8.2.14 CLB PUSH PULL

FILE: clb\_ex13\_push\_pull.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, the use of the PUSH-PULL interface is shown. Multiple COUNTER submodules, HLC submodule, FSM submodules, and OUTLUT submodules are used. The PUSH-PULL interface is used alongside the GP register to update the COUNTER submodules' event frequencies.

#### 30.8.2.15 CLB Multi Tile

FILE: clb\_ex14\_multi\_tile.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the output of a CLB TILE is passed to the input of another CLB TILE. The output of the second CLB TILE is then exported to a GPIO, showcasing how two CLB TILES can be used in series.

#### 30.8.2.16 CLB Tile to Tile Delay

FILE: clb\_ex15\_tile\_to\_tile\_delay.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the output of a GPIO is taken into the CLB TILE through INPUT XBAR and the CLB XBAR. The signal is forwarded by the TILE to the next TILE. This time the signal only goes through the CLB XBAR and NOT the Input XBAR. This is done to show that delays are added when the signals are passed from TILE to TILE and the delay is NOT characterized. The user should always avoid passing signals with timing requirements between tiles. The COUNTER modules inside the CLBs will count the amount of delay in cycles.

#### 30.8.2.17 CLB Glue Logic

FILE: clb\_ex16\_glue\_logic.c

For the detailed description of this example, please refer to :  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the user is walked through how to migrate custom logic from an FPGA/CPLD to C2000's microcontrollers.

#### 30.8.2.18 CLB based One-shot PWM

FILE: clb\_ex17\_one\_shot\_pwm.c

For the detailed description of this example, please refer to :  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

#### 30.8.2.19 CLB AOC Control

FILE: clb\_ex18\_aoc.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the Asynchronous Output Conditioning block is used to asynchronously AND gate the input signals to the CLB. This module is only available for CLB types 2 and up.

#### 30.8.2.20 CLB AOC Release Control

FILE: clb\_ex19\_aoc\_release\_control.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the Asynchronous Output Conditioning block is used to asynchronously set/release the input signals to the CLB. This module is only available for CLB types 2 and up.

#### 30.8.2.21 CLB XBARs

FILE: clb\_ex20\_clbxbars.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the CLB INPUTXBAR and CLB OUTPUTXBAR are used to take input signals from GPIOs into the CLB TILES and take output signal from the TILE to GPIOs. The availability of these XBARs are device dependent.

#### **30.8.2.22 CLB AOC Control**

FILE: clb\_ex21\_clockprescalar\_nmi.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the clock prescalar of the CLB module is used to divide down the CLB clock and use it as an input to the TILE logic. Also the HLC module is used to generate NMI interrupts. This module is only available for CLB types 2 and up.

#### **30.8.2.23 CLB Serializer**

FILE: clb\_ex22\_serializer.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the CLB COUNTER is used in serializer mode to act as a shift register. This module is only available for CLB types 2 and up.

#### **30.8.2.24 CLB LFSR**

FILE: clb\_ex23\_lfsr.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the CLB COUNTER module is used in Linear Feedback Shift Register (LFSR) mode. This module is only available for CLB types 2 and up.

#### **30.8.2.25 CLB Lock Output Mask**

FILE: clb\_ex24\_lock\_output\_mask.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the lock output mask feature of the CLB is used to lock the selected output signal override settings. This module is only available for CLB types 3 and up.

#### **30.8.2.26 CLB INPUT Pipeline Mode**

FILE: clb\_ex25\_input\_pipeline.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the CLB Input Pipeline mode is enable to delay the input signal by a clock cycle. This module is only available for CLB types 3 and up.

#### **30.8.2.27 CLB Clocking and PIPELINE Mode**

FILE: clb\_ex26\_clocking\_pipeline.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the CLB pipeline mode is enable and affects the behavior of the CLB COUNTERs and HLC. This module is only available for CLB types 3 and up.

### 30.8.2.28 CLB SPI Data Export

FILE: clb\_ex27\_spi\_data\_export.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the high speed data export feature of the CLB is used and one of the HLC registers is exported out of the CLB module using the SPI RX buffer. This module is only available for CLB types 3 and up.

### 30.8.2.29 CLB SPI Data Export DMA

FILE: clb\_ex28\_spi\_data\_export\_dma.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the high speed data export feature of the CLB is used and one of the HLC registers is exported out of the CLB module using the SPI RX buffer. The data received in the SPI RX buffer is transferred to memory using DMA. This module is only available for CLB types 3 and up.

### 30.8.2.30 CLB Trip Zone Timestamp

FILE: clb\_ex29\_timestamp.c

This example displays how to timestamp interrupts generated by the CLB. An interrupt is generated when ePWM1 is tripped.

ePWM1 is configured to be interrupted by TZ1 and TZ2, both one shot trip sources.

The CLB is configured as follows:

- COUNTER0 and COUNTER1 continually count when the program begins.
- COUNTER0 timestamps TZ1 and COUNTER1 timestamps TZ2.
- COUNTER2 increments once when COUNTER0/COUNTER1 overflows using LUT2.
- FSM0/1 are configured to sync counters and stop COUNTER0/1 when an interrupt is received.
- TZ1 (GPIO12) and TZ2 (GPIO13) are routed as inputs through CLBXBAR.
- BOUNDARY.boundaryInput0 denotes TZ1. On rising edge, HLC issues an interrupt with tag 12.
- BOUNDARY.in1 denotes TZ2. On rising edge, HLC issues an interrupt with tag 13.
- BOUNDARY.boundaryInput7 serves as a simultaneous enable for COUNTER0/1 to begin counting.

TZ1 is tripped when GPIO12 is connected to GND. TZ2 is tripped when GPIO13 is connected to GND. When an interrupt occurs, the interrupt handler determines the initial trip source and stores this value in a variable 'initialTripZone'.

View these variables in Debug Expressions tab:

initialTripZone: stores the first TZ to have been tripped tz1Counter64bit: stores the counter value at the instant that TZ1 is tripped. tz2Counter64bit: stores the counter value at the instant that TZ2 is tripped.

### 30.8.2.31 CLB CRC

FILE: clb\_ex30\_cyclic\_redundancy\_check.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, the CLB module is used to perform the cyclic redundancy check (C.R.C.) with twelve messages in bits checked with ten different CRC polynomials.

First element passed in is message length, second is the message stored in input\_data

This example is only available for CLB types 2 and up.

The known values in the output\_data are compared with expected values from the CLB-based CRC calculation. A total of 120 messages are verified, and the number of matching messages are displayed in passCount

Variables to add to Watch Expressions in debug view: passCount - number of messages that match between generated and known CRC values failCount - number of messages that fail the CRC value verification

### 30.8.2.32 CLB TDM Serial Port

FILE: clb\_ex31\_tdm\_serial\_port.c

For the detailed description of this example, please refer to: How to Implement Custom Serial Interfaces Using the Configurable Logic Block (CLB) Application Note (SPRAD62).

In this example a single CLB tile is used to input a TDM stream and generate a TDM output stream. The CLB generates a CPU interrupt when four 32-bit words are received. The CPU can load four 32-bit values to the CLB FIFO for transmission. The CLB and CPU are configured to run at their maximum speed.

This example is only available on C2000 MCU devices with CLB types 2 and up.

#### External Connections

TDM Input Signal GPIO pin FSYNC\_IN GPIO00 BCLK\_IN GPIO01 DATA1\_IN GPIO02

TDM Output Signal GPIO pin FSYNC\_OUT GPIO04 BCLK\_OUT GPIO05 DATA1\_OUT GPIO06

### 30.8.2.33 CLB LED Driver

FILE: clb\_ex32\_led\_driver.c

For the detailed description of this example, please refer to: How to Implement Custom Serial Interfaces Using the Configurable Logic Block (CLB) Application Note (SPRAD62).

In this example two CLB tiles are used to communicate with an LP5891-Q1 LED driver. One CCSI bus is used to transmit data using the CCSI bus protocol, while a second tile is used to receive data from the CCSI bus. The C28x CPU communicates with the CLB logic through a hardware-abstraction layer (HAL). This example also utilizes a PWM to generate the required CCSI clocks, and a timer to generate periodic sync events to the LED driver.

This example is only available on C2000 MCU devices with CLB types 2 and up.

## 30.9 CLB Registers

This section describes the CLB Registers.

### 30.9.1 CLB Base Address Table

**Table 30-18. CLB Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
Clb1LogicCfgRegs	<a href="#">CLB_LOGIC_CONFIG_REGS</a>	CLB1_LOGICCFG_BASE	0x0000_3000	YES	-	YES	YES
Clb1LogicCtrlRegs	<a href="#">CLB_LOGIC_CONTROL_REGS</a>	CLB1_LOGICCTRL_BASE	0x0000_3100	YES	-	YES	YES
Clb1DataExchRegs	<a href="#">CLB_DATA_EXCHANGE_REGS</a>	CLB1_DATAEXCH_BASE	0x0000_3180	YES	-	YES	YES
Clb2LogicCfgRegs	<a href="#">CLB_LOGIC_CONFIG_REGS</a>	CLB2_LOGICCFG_BASE	0x0000_3400	YES	-	YES	YES
Clb2LogicCtrlRegs	<a href="#">CLB_LOGIC_CONTROL_REGS</a>	CLB2_LOGICCTRL_BASE	0x0000_3500	YES	-	YES	YES
Clb2DataExchRegs	<a href="#">CLB_DATA_EXCHANGE_REGS</a>	CLB2_DATAEXCH_BASE	0x0000_3580	YES	-	YES	YES



### 30.9.2 CLB\_LOGIC\_CONFIG\_REGS Registers

Table 30-19 lists the memory-mapped registers for the CLB\_LOGIC\_CONFIG\_REGS registers. All register offset addresses not listed in Table 30-19 should be considered as reserved locations and the register contents should not be modified.

**Table 30-19. CLB\_LOGIC\_CONFIG\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
2h	CLB_COUNT_RESET	Counter Block RESET	EALLOW, LOCK	<a href="#">Go</a>
4h	CLB_COUNT_MODE_1	Counter Block MODE_1	EALLOW, LOCK	<a href="#">Go</a>
6h	CLB_COUNT_MODE_0	Counter Block MODE_0	EALLOW, LOCK	<a href="#">Go</a>
8h	CLB_COUNT_EVENT	Counter Block EVENT	EALLOW, LOCK	<a href="#">Go</a>
Ah	CLB_FSM_EXTRA_IN0	FSM Extra EXT_IN0	EALLOW, LOCK	<a href="#">Go</a>
Ch	CLB_FSM_EXTERNAL_IN0	FSM EXT_IN0	EALLOW, LOCK	<a href="#">Go</a>
Eh	CLB_FSM_EXTERNAL_IN1	FSM_EXT_IN1	EALLOW, LOCK	<a href="#">Go</a>
10h	CLB_FSM_EXTRA_IN1	FSM Extra EXT_IN1	EALLOW, LOCK	<a href="#">Go</a>
12h	CLB_LUT4_IN0	LUT4_0/1/2 IN0 input source	EALLOW, LOCK	<a href="#">Go</a>
14h	CLB_LUT4_IN1	LUT4_0/1/2 IN1 input source	EALLOW, LOCK	<a href="#">Go</a>
16h	CLB_LUT4_IN2	LUT4_0/1/2 IN2 input source	EALLOW, LOCK	<a href="#">Go</a>
18h	CLB_LUT4_IN3	LUT4_0/1/2 IN3 input source	EALLOW, LOCK	<a href="#">Go</a>
1Ch	CLB_FSM_LUT_FN1_0	LUT function for FSM Unit 1 and Unit 0	EALLOW, LOCK	<a href="#">Go</a>
1Eh	CLB_FSM_LUT_FN2	LUT function for FSM Unit 2	EALLOW, LOCK	<a href="#">Go</a>
20h	CLB_LUT4_FN1_0	LUT function for LUT4 block of Unit 1 and 0	EALLOW, LOCK	<a href="#">Go</a>
22h	CLB_LUT4_FN2	LUT function for LUT4 block of Unit 2	EALLOW, LOCK	<a href="#">Go</a>
24h	CLB_FSM_NEXT_STATE_0	FSM Next state equations for Unit 0	EALLOW, LOCK	<a href="#">Go</a>
26h	CLB_FSM_NEXT_STATE_1	FSM Next state equations for Unit 1	EALLOW, LOCK	<a href="#">Go</a>
28h	CLB_FSM_NEXT_STATE_2	FSM Next state equations for Unit 2	EALLOW, LOCK	<a href="#">Go</a>
2Ah	CLB_MISC_CONTROL	Static controls for Ctr,FSM	EALLOW, LOCK	<a href="#">Go</a>
2Ch	CLB_OUTPUT_LUT_0	Inp Sel, LUT fns for Out0	EALLOW, LOCK	<a href="#">Go</a>
2Eh	CLB_OUTPUT_LUT_1	Inp Sel, LUT fns for Out1	EALLOW, LOCK	<a href="#">Go</a>
30h	CLB_OUTPUT_LUT_2	Inp Sel, LUT fns for Out2	EALLOW, LOCK	<a href="#">Go</a>
32h	CLB_OUTPUT_LUT_3	Inp Sel, LUT fns for Out3	EALLOW, LOCK	<a href="#">Go</a>
34h	CLB_OUTPUT_LUT_4	Inp Sel, LUT fns for Out4	EALLOW, LOCK	<a href="#">Go</a>
36h	CLB_OUTPUT_LUT_5	Inp Sel, LUT fns for Out5	EALLOW, LOCK	<a href="#">Go</a>
38h	CLB_OUTPUT_LUT_6	Inp Sel, LUT fns for Out6	EALLOW, LOCK	<a href="#">Go</a>
3Ah	CLB_OUTPUT_LUT_7	Inp Sel, LUT fns for Out7	EALLOW, LOCK	<a href="#">Go</a>
3Ch	CLB_HLC_EVENT_SEL	Event Selector register for the High Level controller	EALLOW, LOCK	<a href="#">Go</a>
3Eh	CLB_COUNT_MATCH_TAP_SEL	Counter tap values for match1 and match2 outputs	EALLOW, LOCK	<a href="#">Go</a>
40h	CLB_OUTPUT_COND_CTRL_0	Output conditioning control for output 0	EALLOW, LOCK	<a href="#">Go</a>
42h	CLB_OUTPUT_COND_CTRL_1	Output conditioning control for output 1	EALLOW, LOCK	<a href="#">Go</a>
44h	CLB_OUTPUT_COND_CTRL_2	Output conditioning control for output 2	EALLOW, LOCK	<a href="#">Go</a>
46h	CLB_OUTPUT_COND_CTRL_3	Output conditioning control for output 3	EALLOW, LOCK	<a href="#">Go</a>
48h	CLB_OUTPUT_COND_CTRL_4	Output conditioning control for output 4	EALLOW, LOCK	<a href="#">Go</a>
4Ah	CLB_OUTPUT_COND_CTRL_5	Output conditioning control for output 5	EALLOW, LOCK	<a href="#">Go</a>
4Ch	CLB_OUTPUT_COND_CTRL_6	Output conditioning control for output 6	EALLOW, LOCK	<a href="#">Go</a>
4Eh	CLB_OUTPUT_COND_CTRL_7	Output conditioning control for output 7	EALLOW, LOCK	<a href="#">Go</a>
50h	CLB_MISC_ACCESS_CTRL	Miscellaneous Access and enable control	EALLOW, LOCK	<a href="#">Go</a>

**Table 30-19. CLB\_LOGIC\_CONFIG\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
51h	CLB_SPI_DATA_CTRL_HI	CLB to SPI buffer control High	EALLOW, LOCK	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 30-20](#) shows the codes that are used for access types in this section.

**Table 30-20. CLB\_LOGIC\_CONFIG\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W1C	Write 1 to clear
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 30.9.2.1 CLB\_COUNT\_RESET Register (Offset = 2h) [Reset = 0000000h]

CLB\_COUNT\_RESET is shown in [Figure 30-22](#) and described in [Table 30-21](#).

Return to the [Summary Table](#).

Counter Block RESET

**Figure 30-22. CLB\_COUNT\_RESET Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 30-21. CLB\_COUNT\_RESET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	Counter reset select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	Counter reset select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	Counter reset select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.2 CLB\_COUNT\_MODE\_1 Register (Offset = 4h) [Reset = 0000000h]

CLB\_COUNT\_MODE\_1 is shown in [Figure 30-23](#) and described in [Table 30-22](#).

Return to the [Summary Table](#).

Counter Block MODE\_1

**Figure 30-23. CLB\_COUNT\_MODE\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 30-22. CLB\_COUNT\_MODE\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	Counter MODE_1 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	Counter MODE_1 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	Counter MODE_1 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.3 CLB\_COUNT\_MODE\_0 Register (Offset = 6h) [Reset = 0000000h]

CLB\_COUNT\_MODE\_0 is shown in [Figure 30-24](#) and described in [Table 30-23](#).

Return to the [Summary Table](#).

Counter Block MODE\_0

**Figure 30-24. CLB\_COUNT\_MODE\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 30-23. CLB\_COUNT\_MODE\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	Counter MODE_0 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	Counter MODE_0 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	Counter MODE_0 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.4 CLB\_COUNT\_EVENT Register (Offset = 8h) [Reset = 0000000h]

CLB\_COUNT\_EVENT is shown in [Figure 30-25](#) and described in [Table 30-24](#).

Return to the [Summary Table](#).

Counter Block EVENT

**Figure 30-25. CLB\_COUNT\_EVENT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 30-24. CLB\_COUNT\_EVENT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	Counter event select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	Counter event select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	Counter event select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.5 CLB\_FSM\_EXTRA\_IN0 Register (Offset = Ah) [Reset = 0000000h]

CLB\_FSM\_EXTRA\_IN0 is shown in [Figure 30-26](#) and described in [Table 30-25](#).

Return to the [Summary Table](#).

FSM Extra EXT\_IN0

**Figure 30-26. CLB\_FSM\_EXTRA\_IN0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 30-25. CLB\_FSM\_EXTRA\_IN0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	FSM block extra external IN0 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	FSM block extra external IN0 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	FSM block extra external IN0 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.6 CLB\_FSM\_EXTERNAL\_IN0 Register (Offset = Ch) [Reset = 00000000h]

CLB\_FSM\_EXTERNAL\_IN0 is shown in [Figure 30-27](#) and described in [Table 30-26](#).

Return to the [Summary Table](#).

FSM EXT\_IN0

**Figure 30-27. CLB\_FSM\_EXTERNAL\_IN0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 30-26. CLB\_FSM\_EXTERNAL\_IN0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	FSM block EXT_IN0 select input for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	FSM block EXT_IN0 select input for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	FSM block EXT_IN0 select input for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn



### 30.9.2.7 CLB\_FSM\_EXTERNAL\_IN1 Register (Offset = Eh) [Reset = 0000000h]

CLB\_FSM\_EXTERNAL\_IN1 is shown in [Figure 30-28](#) and described in [Table 30-27](#).

Return to the [Summary Table](#).

FSM\_EXT\_IN1

**Figure 30-28. CLB\_FSM\_EXTERNAL\_IN1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 30-27. CLB\_FSM\_EXTERNAL\_IN1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	FSM block EXT_IN1 select input for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	FSM block EXT_IN1 select input for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	FSM block EXT_IN1 select input for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.8 CLB\_FSM\_EXTRA\_IN1 Register (Offset = 10h) [Reset = 0000000h]

CLB\_FSM\_EXTRA\_IN1 is shown in [Figure 30-29](#) and described in [Table 30-28](#).

Return to the [Summary Table](#).

FSM Extra\_EXT\_IN1

**Figure 30-29. CLB\_FSM\_EXTRA\_IN1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																SEL_2			SEL_1			SEL_0									
R/W1C-0h																R/W-0h			R/W-0h			R/W-0h									

**Table 30-28. CLB\_FSM\_EXTRA\_IN1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	FSM block extra external IN1 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	FSM block extra external IN1 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	FSM block extra external IN1 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.9 CLB\_LUT4\_IN0 Register (Offset = 12h) [Reset = 0000000h]

CLB\_LUT4\_IN0 is shown in [Figure 30-30](#) and described in [Table 30-29](#).

Return to the [Summary Table](#).

LUT4\_0/1/2 IN0 input source

**Figure 30-30. CLB\_LUT4\_IN0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														SEL_2			SEL_1			SEL_0											
R/W1C-0h														R/W-0h			R/W-0h			R/W-0h											

**Table 30-29. CLB\_LUT4\_IN0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	LUT4 block IN0 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	LUT4 block IN0 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	LUT4 block IN0 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.10 CLB\_LUT4\_IN1 Register (Offset = 14h) [Reset = 0000000h]

CLB\_LUT4\_IN1 is shown in [Figure 30-31](#) and described in [Table 30-30](#).

Return to the [Summary Table](#).

LUT4\_0/1/2 IN1 input source

**Figure 30-31. CLB\_LUT4\_IN1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 30-30. CLB\_LUT4\_IN1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	LUT4 block IN1 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	LUT4 block IN1 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	LUT4 block IN1 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.11 CLB\_LUT4\_IN2 Register (Offset = 16h) [Reset = 0000000h]

CLB\_LUT4\_IN2 is shown in [Figure 30-32](#) and described in [Table 30-31](#).

Return to the [Summary Table](#).

LUT4\_0/1/2 IN2 input source

**Figure 30-32. CLB\_LUT4\_IN2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																SEL_2			SEL_1			SEL_0									
R/W1C-0h																R/W-0h			R/W-0h			R/W-0h									

**Table 30-31. CLB\_LUT4\_IN2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	LUT4 block IN2 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	LUT4 block IN2 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	LUT4 block IN2 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.12 CLB\_LUT4\_IN3 Register (Offset = 18h) [Reset = 0000000h]

CLB\_LUT4\_IN3 is shown in [Figure 30-33](#) and described in [Table 30-32](#).

Return to the [Summary Table](#).

LUT4\_0/1/2 IN3 input source

**Figure 30-33. CLB\_LUT4\_IN3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 30-32. CLB\_LUT4\_IN3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	LUT4 block IN3 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	LUT4 block IN3 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	LUT4 block IN3 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.13 CLB\_FSM\_LUT\_FN1\_0 Register (Offset = 1Ch) [Reset = 0000000h]

CLB\_FSM\_LUT\_FN1\_0 is shown in [Figure 30-34](#) and described in [Table 30-33](#).

Return to the [Summary Table](#).

LUT function for FSM Unit 1 and Unit 0

**Figure 30-34. CLB\_FSM\_LUT\_FN1\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FN1																FN0															
R/W-0h																R/W-0h															

**Table 30-33. CLB\_FSM\_LUT\_FN1\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	FN1	R/W	0h	FSM block LUT output function for unit 1 Reset type: SYSRSn
15-0	FN0	R/W	0h	FSM block LUT output function for unit 0 Reset type: SYSRSn

### 30.9.2.14 CLB\_FSM\_LUT\_FN2 Register (Offset = 1Eh) [Reset = 0000000h]

CLB\_FSM\_LUT\_FN2 is shown in [Figure 30-35](#) and described in [Table 30-34](#).

Return to the [Summary Table](#).

LUT function for FSM Unit 2

**Figure 30-35. CLB\_FSM\_LUT\_FN2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																FN1															
R/W1C-0h																R/W-0h															

**Table 30-34. CLB\_FSM\_LUT\_FN2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R/W1C	0h	Reserved
15-0	FN1	R/W	0h	LUT4 output function for unit 2 Reset type: SYSRSn



### 30.9.2.15 CLB\_LUT4\_FN1\_0 Register (Offset = 20h) [Reset = 00000000h]

CLB\_LUT4\_FN1\_0 is shown in [Figure 30-36](#) and described in [Table 30-35](#).

Return to the [Summary Table](#).

LUT function for LUT4 block of Unit 1 and 0

**Figure 30-36. CLB\_LUT4\_FN1\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FN1																FN0															
R/W-0h																R/W-0h															

**Table 30-35. CLB\_LUT4\_FN1\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	FN1	R/W	0h	LUT4 output function for unit 1 Reset type: SYSRSn
15-0	FN0	R/W	0h	LUT4 output function for unit 0 Reset type: SYSRSn

### 30.9.2.16 CLB\_LUT4\_FN2 Register (Offset = 22h) [Reset = 0000000h]

CLB\_LUT4\_FN2 is shown in [Figure 30-37](#) and described in [Table 30-36](#).

Return to the [Summary Table](#).

LUT function for LUT4 block of Unit 2

**Figure 30-37. CLB\_LUT4\_FN2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																FN1															
R/W1C-0h																R/W-0h															

**Table 30-36. CLB\_LUT4\_FN2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R/W1C	0h	Reserved
15-0	FN1	R/W	0h	LUT4 output function for unit 2 Reset type: SYSRSn

### 30.9.2.17 CLB\_FSM\_NEXT\_STATE\_0 Register (Offset = 24h) [Reset = 0000000h]

CLB\_FSM\_NEXT\_STATE\_0 is shown in [Figure 30-38](#) and described in [Table 30-37](#).

Return to the [Summary Table](#).

FSM Next state equations for Unit 0

**Figure 30-38. CLB\_FSM\_NEXT\_STATE\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
S1																S0															
R/W-0h																R/W-0h															

**Table 30-37. CLB\_FSM\_NEXT\_STATE\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	S1	R/W	0h	FSM next state function for S1, unit0 Reset type: SYSRSn
15-0	S0	R/W	0h	FSM next state function for S0, unit0 Reset type: SYSRSn

### 30.9.2.18 CLB\_FSM\_NEXT\_STATE\_1 Register (Offset = 26h) [Reset = 0000000h]

CLB\_FSM\_NEXT\_STATE\_1 is shown in [Figure 30-39](#) and described in [Table 30-38](#).

Return to the [Summary Table](#).

FSM Next state equations for Unit 1

**Figure 30-39. CLB\_FSM\_NEXT\_STATE\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
S1																S0															
R/W-0h																R/W-0h															

**Table 30-38. CLB\_FSM\_NEXT\_STATE\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	S1	R/W	0h	FSM next state function for S1, unit1 Reset type: SYSRSn
15-0	S0	R/W	0h	FSM next state function for S0, unit1 Reset type: SYSRSn

**30.9.2.19 CLB\_FSM\_NEXT\_STATE\_2 Register (Offset = 28h) [Reset = 0000000h]**

 CLB\_FSM\_NEXT\_STATE\_2 is shown in [Figure 30-40](#) and described in [Table 30-39](#).

 Return to the [Summary Table](#).

FSM Next state equations for Unit 2

**Figure 30-40. CLB\_FSM\_NEXT\_STATE\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
S1																S0															
R/W-0h																R/W-0h															

**Table 30-39. CLB\_FSM\_NEXT\_STATE\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	S1	R/W	0h	FSM next state function for S1, unit2 Reset type: SYSRSn
15-0	S0	R/W	0h	FSM next state function for S0, unit2 Reset type: SYSRSn

### 30.9.2.20 CLB\_MISC\_CONTROL Register (Offset = 2Ah) [Reset = 0000000h]

CLB\_MISC\_CONTROL is shown in [Figure 30-41](#) and described in [Table 30-40](#).

Return to the [Summary Table](#).

Static controls for Ctr,FSM

**Figure 30-41. CLB\_MISC\_CONTROL Register**

31		30		29		28		27		26		25		24	
RESERVED										COUNT2_LFSR_EN	COUNT1_LFSR_EN	COUNT0_LFSR_EN			
R-0-0h										R/W-0h	R/W-0h	R/W-0h			
23		22		21		20		19		18		17		16	
COUNT2_MAT_CH2_TAP_EN	COUNT1_MAT_CH2_TAP_EN	COUNT0_MAT_CH2_TAP_EN	COUNT2_MAT_CH1_TAP_EN	COUNT1_MAT_CH1_TAP_EN	COUNT0_MAT_CH1_TAP_EN	FSM_EXTRA_S_EL1_2		FSM_EXTRA_S_EL0_2							
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15		14		13		12		11		10		9		8	
FSM_EXTRA_S_EL1_1	FSM_EXTRA_S_EL0_1	FSM_EXTRA_S_EL1_0	FSM_EXTRA_S_EL0_0	COUNT_SERIALIZER_2	COUNT_SERIALIZER_1	COUNT_SERIALIZER_0		COUNT_EVEN_T_CTRL_2							
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7		6		5		4		3		2		1		0	
COUNT_DIR_2	COUNT_ADD_SHIFT_2	COUNT_EVEN_T_CTRL_1	COUNT_DIR_1	COUNT_ADD_SHIFT_1	COUNT_EVEN_T_CTRL_0	COUNT_DIR_0		COUNT_ADD_SHIFT_0							
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 30-40. CLB\_MISC\_CONTROL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-27	RESERVED	R-0	0h	Reserved
26	COUNT2_LFSR_EN	R/W	0h	Defines if Counter 2 should operate in LFSR mode. This should be set to 1 only if it is in the SERIALIZER mode. 0 = Selects normal serializer operation 1 = Selects LFSR mode of operation Reset type: SYSRSn
25	COUNT1_LFSR_EN	R/W	0h	Defines if Counter 1 should operate in LFSR mode. This should be set to 1 only if it is in the SERIALIZER mode. 0 = Selects normal serializer operation 1 = Selects LFSR mode of operation Reset type: SYSRSn
24	COUNT0_LFSR_EN	R/W	0h	Defines if Counter 0 should operate in LFSR mode. This should be set to 1 only if it is in the SERIALIZER mode. 0 = Selects normal serializer operation 1 = Selects LFSR mode of operation Reset type: SYSRSn
23	COUNT2_MATCH2_TAP_EN	R/W	0h	Defines if the Match2 output should come from the match unit or tapped from a bit position of the counter 0 = Selects Match2 comparison output 1 = Selects Bit position defined by Match2_Tap_val Reset type: SYSRSn
22	COUNT1_MATCH2_TAP_EN	R/W	0h	Defines if the Match2 output should come from the match unit or tapped from a bit position of the counter 0 = Selects Match2 comparison output 1 = Selects Bit position defined by Match2_Tap_val Reset type: SYSRSn

**Table 30-40. CLB\_MISC\_CONTROL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	COUNT0_MATCH2_TAP_EN	R/W	0h	Defines if the Match2 output should come from the match unit or tapped from a bit position of the counter 0 = Selects Match2 comparison output 1 = Selects Bit position defined by Match2_Tap_val Reset type: SYSRSn
20	COUNT2_MATCH1_TAP_EN	R/W	0h	Defines if the Match1 output should come from the match unit or tapped from a bit position of the counter 0 = Selects Match1 comparison output 1 = Selects Bit position defined by Match1_Tap_val Reset type: SYSRSn
19	COUNT1_MATCH1_TAP_EN	R/W	0h	Defines if the Match1 output should come from the match unit or tapped from a bit position of the counter 0 = Selects Match1 comparison output 1 = Selects Bit position defined by Match1_Tap_val Reset type: SYSRSn
18	COUNT0_MATCH1_TAP_EN	R/W	0h	Defines if the Match1 output should come from the match unit or tapped from a bit position of the counter 0 = Selects Match1 comparison output 1 = Selects Bit position defined by Match1_Tap_val Reset type: SYSRSn
17	FSM_EXTRA_SEL1_2	R/W	0h	Defines which input should be selected for the FSM LUT of UNIT 2 0 = Selects State S1 for the FSM LUT 1 = Selects EXTRA_EXT_IN1 for the FSM LUT Reset type: SYSRSn
16	FSM_EXTRA_SEL0_2	R/W	0h	Defines which input should be selected for the FSM LUT of UNIT 2 0 = Selects State S0 for the FSM LUT 1 = Selects EXTRA_EXT_IN0 for the FSM LUT Reset type: SYSRSn
15	FSM_EXTRA_SEL1_1	R/W	0h	Defines which input should be selected for the FSM LUT of UNIT 1 0 = Selects State S1 for the FSM LUT 1 = Selects EXTRA_EXT_IN1 for the FSM LUT Reset type: SYSRSn
14	FSM_EXTRA_SEL0_1	R/W	0h	Defines which input should be selected for the FSM LUT of UNIT 1 0 = Selects State S0 for the FSM LUT 1 = Selects EXTRA_EXT_IN0 for the FSM LUT Reset type: SYSRSn
13	FSM_EXTRA_SEL1_0	R/W	0h	Defines which input should be selected for the FSM LUT of UNIT 0 0 = Selects State S1 for the FSM LUT 1 = Selects EXTRA_EXT_IN1 for the FSM LUT Reset type: SYSRSn
12	FSM_EXTRA_SEL0_0	R/W	0h	Defines which input should be selected for the FSM LUT of UNIT 0 0 = Selects State S0 for the FSM LUT 1 = Selects EXTRA_EXT_IN0 for the FSM LUT Reset type: SYSRSn
11	COUNT_SERIALIZER_2	R/W	0h	Controls if the Counter of UNIT 2 is the Serialzer mode or not. 0 = Normal mode 1 = Serialzer mode Reset type: SYSRSn
10	COUNT_SERIALIZER_1	R/W	0h	Controls if the Counter of UNIT 1 is the Serialzer mode or not. 0 = Normal mode 1 = Serialzer mode Reset type: SYSRSn
9	COUNT_SERIALIZER_0	R/W	0h	Controls if the Counter of UNIT 0 is the Serialzer mode or not. 0 = Normal mode 1 = Serialzer mode Reset type: SYSRSn

**Table 30-40. CLB\_MISC\_CONTROL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	COUNT_EVENT_CTRL_2	R/W	0h	Controls the actions on an EVENT for UNIT2. Must be 0 for indirect loads and HLC loads of the counter to take effect. 0 = No add or shift, but load the predefined value 1 = Based on other bits, add/shift with the predefined value Reset type: SYSRSn
7	COUNT_DIR_2	R/W	0h	Controls add/shift direction for UNIT 2 0 = right shift or subtract 1 = left shift or add Reset type: SYSRSn
6	COUNT_ADD_SHIFT_2	R/W	0h	Controls whether the UNIT 2 counter will do an ADD or a SHIFT on an EVENT. 0 = Shift 1 = ADD Reset type: SYSRSn
5	COUNT_EVENT_CTRL_1	R/W	0h	Controls the actions on an EVENT for UNIT1. Must be 0 for indirect loads and HLC loads of the counter to take effect. 0 = No add or shift, but load the predefined value 1 = Based on other bits, add/shift with the predefined value Reset type: SYSRSn
4	COUNT_DIR_1	R/W	0h	Controls add/shift direction for UNIT 1 0 = right shift or subtract 1 = left shift or add Reset type: SYSRSn
3	COUNT_ADD_SHIFT_1	R/W	0h	Controls whether the UNIT 1 counter will do an ADD or a SHIFT on an EVENT. 0 = Shift 1 = ADD Reset type: SYSRSn
2	COUNT_EVENT_CTRL_0	R/W	0h	Controls the actions on an EVENT for UNIT1. Must be 0 for indirect loads and HLC loads of the counter to take effect. 0 = No add or shift, but load the predefined value 1 = Based on other bits, add/shift with the predefined value Reset type: SYSRSn
1	COUNT_DIR_0	R/W	0h	Controls add/shift direction for UNIT 0 0 = right shift or subtract 1 = left shift or add Reset type: SYSRSn
0	COUNT_ADD_SHIFT_0	R/W	0h	Controls whether the UNIT 0 counter will do an ADD or a SHIFT on an EVENT. 0 = Shift 1 = ADD Reset type: SYSRSn



### 30.9.2.21 CLB\_OUTPUT\_LUT\_0 Register (Offset = 2Ch) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_0 is shown in [Figure 30-42](#) and described in [Table 30-41](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out0

**Figure 30-42. CLB\_OUTPUT\_LUT\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN				IN2				IN1				IN0										
R/W1C-0h									R/W-0h				R/W-0h				R/W-0h				R/W-0h										

**Table 30-41. CLB\_OUTPUT\_LUT\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.22 CLB\_OUTPUT\_LUT\_1 Register (Offset = 2Eh) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_1 is shown in [Figure 30-43](#) and described in [Table 30-42](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out1

**Figure 30-43. CLB\_OUTPUT\_LUT\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN						IN2				IN1				IN0								
R/W1C-0h									R/W-0h						R/W-0h				R/W-0h				R/W-0h								

**Table 30-42. CLB\_OUTPUT\_LUT\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.23 CLB\_OUTPUT\_LUT\_2 Register (Offset = 30h) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_2 is shown in [Figure 30-44](#) and described in [Table 30-43](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out2

**Figure 30-44. CLB\_OUTPUT\_LUT\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN				IN2				IN1				IN0										
R/W1C-0h									R/W-0h				R/W-0h				R/W-0h				R/W-0h										

**Table 30-43. CLB\_OUTPUT\_LUT\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.24 CLB\_OUTPUT\_LUT\_3 Register (Offset = 32h) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_3 is shown in [Figure 30-45](#) and described in [Table 30-44](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out3

**Figure 30-45. CLB\_OUTPUT\_LUT\_3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN						IN2				IN1				IN0								
R/W1C-0h									R/W-0h						R/W-0h				R/W-0h				R/W-0h								

**Table 30-44. CLB\_OUTPUT\_LUT\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.25 CLB\_OUTPUT\_LUT\_4 Register (Offset = 34h) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_4 is shown in [Figure 30-46](#) and described in [Table 30-45](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out4

**Figure 30-46. CLB\_OUTPUT\_LUT\_4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN				IN2				IN1				IN0										
R/W1C-0h									R/W-0h				R/W-0h				R/W-0h				R/W-0h										

**Table 30-45. CLB\_OUTPUT\_LUT\_4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.26 CLB\_OUTPUT\_LUT\_5 Register (Offset = 36h) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_5 is shown in [Figure 30-47](#) and described in [Table 30-46](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out5

**Figure 30-47. CLB\_OUTPUT\_LUT\_5 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN				IN2				IN1				IN0										
R/W1C-0h									R/W-0h				R/W-0h				R/W-0h				R/W-0h										

**Table 30-46. CLB\_OUTPUT\_LUT\_5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.27 CLB\_OUTPUT\_LUT\_6 Register (Offset = 38h) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_6 is shown in [Figure 30-48](#) and described in [Table 30-47](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out6

**Figure 30-48. CLB\_OUTPUT\_LUT\_6 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN				IN2			IN1			IN0												
R/W1C-0h									R/W-0h				R/W-0h			R/W-0h			R/W-0h												

**Table 30-47. CLB\_OUTPUT\_LUT\_6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.28 CLB\_OUTPUT\_LUT\_7 Register (Offset = 3Ah) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_7 is shown in [Figure 30-49](#) and described in [Table 30-48](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out7

**Figure 30-49. CLB\_OUTPUT\_LUT\_7 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN						IN2				IN1				IN0								
R/W1C-0h									R/W-0h						R/W-0h				R/W-0h				R/W-0h								

**Table 30-48. CLB\_OUTPUT\_LUT\_7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn



### 30.9.2.29 CLB\_HLC\_EVENT\_SEL Register (Offset = 3Ch) [Reset = 0000000h]

CLB\_HLC\_EVENT\_SEL is shown in [Figure 30-50](#) and described in [Table 30-49](#).

Return to the [Summary Table](#).

Event Selector register for the High Level controller

**Figure 30-50. CLB\_HLC\_EVENT\_SEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
ALT_EVENT3_SEL	ALT_EVENT2_SEL	ALT_EVENT1_SEL	ALT_EVENT0_SEL	EVENT3_SEL			
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h			
15	14	13	12	11	10	9	8
EVENT3_SEL	EVENT2_SEL					EVENT1_SEL	
R/W-0h	R/W-0h					R/W-0h	
7	6	5	4	3	2	1	0
EVENT1_SEL			EVENT0_SEL				
R/W-0h			R/W-0h				

**Table 30-49. CLB\_HLC\_EVENT\_SEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R-0	0h	Reserved
23	ALT_EVENT3_SEL	R/W	0h	Defines selection of alternate inputs for EVENT3 Reset type: SYSRSn
22	ALT_EVENT2_SEL	R/W	0h	Defines selection of alternate inputs for EVENT2 Reset type: SYSRSn
21	ALT_EVENT1_SEL	R/W	0h	Defines selection of alternate inputs for EVENT1 Reset type: SYSRSn
20	ALT_EVENT0_SEL	R/W	0h	Defines selection of alternate inputs for EVENT0 Reset type: SYSRSn
19-15	EVENT3_SEL	R/W	0h	5 bit select value for EVENT3 of the High Level Controller. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
14-10	EVENT2_SEL	R/W	0h	5 bit select value for EVENT2 of the High Level Controller. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	EVENT1_SEL	R/W	0h	5 bit select value for EVENT1 of the High Level Controller. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	EVENT0_SEL	R/W	0h	5 bit select value for EVENT0 of the High Level Controller. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 30.9.2.30 CLB\_COUNT\_MATCH\_TAP\_SEL Register (Offset = 3Eh) [Reset = 0000000h]

CLB\_COUNT\_MATCH\_TAP\_SEL is shown in [Figure 30-51](#) and described in [Table 30-50](#).

Return to the [Summary Table](#).

Counter tap values for match1 and match2 outputs

**Figure 30-51. CLB\_COUNT\_MATCH\_TAP\_SEL Register**

31	30	29	28	27	26	25	24
RESERVED	COUNT2_MATCH2					COUNT1_MATCH2	
R-0-0h			R/W-0h			R/W-0h	
23	22	21	20	19	18	17	16
COUNT1_MATCH2			COUNT0_MATCH2				
R/W-0h			R/W-0h				
15	14	13	12	11	10	9	8
RESERVED	COUNT2_MATCH1					COUNT1_MATCH1	
R-0-0h			R/W-0h			R/W-0h	
7	6	5	4	3	2	1	0
COUNT1_MATCH1			COUNT0_MATCH1				
R/W-0h			R/W-0h				

**Table 30-50. CLB\_COUNT\_MATCH\_TAP\_SEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0	0h	Reserved
30-26	COUNT2_MATCH2	R/W	0h	5 bit MUX Select for Match2 Tap for Counter Unit 2 Reset type: SYSRSn
25-21	COUNT1_MATCH2	R/W	0h	5 bit MUX Select for Match2 Tap for Counter Unit 1 Reset type: SYSRSn
20-16	COUNT0_MATCH2	R/W	0h	5 bit MUX Select for Match2 Tap for Counter Unit 0 Reset type: SYSRSn
15	RESERVED	R-0	0h	Reserved
14-10	COUNT2_MATCH1	R/W	0h	5 bit MUX Select for Match1 Tap for Counter Unit 2 Reset type: SYSRSn
9-5	COUNT1_MATCH1	R/W	0h	5 bit MUX Select for Match1 Tap for Counter Unit 1 Reset type: SYSRSn
4-0	COUNT0_MATCH1	R/W	0h	5 bit MUX Select for Match1 Tap for Counter Unit 0 Reset type: SYSRSn

### 30.9.2.31 CLB\_OUTPUT\_COND\_CTRL\_0 Register (Offset = 40h) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_0 is shown in [Figure 30-52](#) and described in [Table 30-51](#).

Return to the [Summary Table](#).

Output conditioning control for output 0

**Figure 30-52. CLB\_OUTPUT\_COND\_CTRL\_0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 30-51. CLB\_OUTPUT\_COND\_CTRL\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 30-51. CLB\_OUTPUT\_COND\_CTRL\_0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 30.9.2.32 CLB\_OUTPUT\_COND\_CTRL\_1 Register (Offset = 42h) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_1 is shown in [Figure 30-53](#) and described in [Table 30-52](#).

Return to the [Summary Table](#).

Output conditioning control for output 1

**Figure 30-53. CLB\_OUTPUT\_COND\_CTRL\_1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 30-52. CLB\_OUTPUT\_COND\_CTRL\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 30-52. CLB\_OUTPUT\_COND\_CTRL\_1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 30.9.2.33 CLB\_OUTPUT\_COND\_CTRL\_2 Register (Offset = 44h) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_2 is shown in [Figure 30-54](#) and described in [Table 30-53](#).

Return to the [Summary Table](#).

Output conditioning control for output 2

**Figure 30-54. CLB\_OUTPUT\_COND\_CTRL\_2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 30-53. CLB\_OUTPUT\_COND\_CTRL\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 30-53. CLB\_OUTPUT\_COND\_CTRL\_2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn



### 30.9.2.34 CLB\_OUTPUT\_COND\_CTRL\_3 Register (Offset = 46h) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_3 is shown in [Figure 30-55](#) and described in [Table 30-54](#).

Return to the [Summary Table](#).

Output conditioning control for output 3

**Figure 30-55. CLB\_OUTPUT\_COND\_CTRL\_3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 30-54. CLB\_OUTPUT\_COND\_CTRL\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 30-54. CLB\_OUTPUT\_COND\_CTRL\_3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 30.9.2.35 CLB\_OUTPUT\_COND\_CTRL\_4 Register (Offset = 48h) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_4 is shown in [Figure 30-56](#) and described in [Table 30-55](#).

Return to the [Summary Table](#).

Output conditioning control for output 4

**Figure 30-56. CLB\_OUTPUT\_COND\_CTRL\_4 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 30-55. CLB\_OUTPUT\_COND\_CTRL\_4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 30-55. CLB\_OUTPUT\_COND\_CTRL\_4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 30.9.2.36 CLB\_OUTPUT\_COND\_CTRL\_5 Register (Offset = 4Ah) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_5 is shown in [Figure 30-57](#) and described in [Table 30-56](#).

Return to the [Summary Table](#).

Output conditioning control for output 5

**Figure 30-57. CLB\_OUTPUT\_COND\_CTRL\_5 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 30-56. CLB\_OUTPUT\_COND\_CTRL\_5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 30-56. CLB\_OUTPUT\_COND\_CTRL\_5 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 30.9.2.37 CLB\_OUTPUT\_COND\_CTRL\_6 Register (Offset = 4Ch) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_6 is shown in [Figure 30-58](#) and described in [Table 30-57](#).

Return to the [Summary Table](#).

Output conditioning control for output 6

**Figure 30-58. CLB\_OUTPUT\_COND\_CTRL\_6 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 30-57. CLB\_OUTPUT\_COND\_CTRL\_6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 30-57. CLB\_OUTPUT\_COND\_CTRL\_6 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn



### 30.9.2.38 CLB\_OUTPUT\_COND\_CTRL\_7 Register (Offset = 4Eh) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_7 is shown in [Figure 30-59](#) and described in [Table 30-58](#).

Return to the [Summary Table](#).

Output conditioning control for output 7

**Figure 30-59. CLB\_OUTPUT\_COND\_CTRL\_7 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 30-58. CLB\_OUTPUT\_COND\_CTRL\_7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 30-58. CLB\_OUTPUT\_COND\_CTRL\_7 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 30.9.2.39 CLB\_MISC\_ACCESS\_CTRL Register (Offset = 50h) [Reset = 0000h]

CLB\_MISC\_ACCESS\_CTRL is shown in [Figure 30-60](#) and described in [Table 30-59](#).

Return to the [Summary Table](#).

Miscellaneous Access and enable control

**Figure 30-60. CLB\_MISC\_ACCESS\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W1C-0h							
7	6	5	4	3	2	1	0
RESERVED						BLKEN	SPIEN
R/W1C-0h						R/W1C-0h	R/W1C-0h

**Table 30-59. CLB\_MISC\_ACCESS\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R/W1C	0h	Reserved
1	BLKEN	R/W1C	0h	This bit is used to block writes to CLB_OUT_EN 0 Writes to CLB_OUT_EN are allowed 1 Writes to CLB_OUT_EN are blocked Reset type: SYSRSn
0	SPIEN	R/W1C	0h	This bit indicates the status of the SPI buffers ability to export CLB output data. 0 Feature Disabled 1 Feature Enabled Reset type: SYSRSn

### 30.9.2.40 CLB\_SPI\_DATA\_CTRL\_HI Register (Offset = 51h) [Reset = 0000h]

CLB\_SPI\_DATA\_CTRL\_HI is shown in [Figure 30-61](#) and described in [Table 30-60](#).

Return to the [Summary Table](#).

CLB to SPI buffer control High

**Figure 30-61. CLB\_SPI\_DATA\_CTRL\_HI Register**

15	14	13	12	11	10	9	8
RESERVED				SHIFT			
R/W1C-0h				R/W1C-0h			
7	6	5	4	3	2	1	0
RESERVED				STRB			
R/W1C-0h				R/W1C-0h			

**Table 30-60. CLB\_SPI\_DATA\_CTRL\_HI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R/W1C	0h	Reserved
12-8	SHIFT	R/W1C	0h	This is a 5 bit value which denotes the first bit position of register R0 from which the Least Significant Bit of the output data should start. 00000 Output data is R0[15:0] 00001 Output data is R0[16:1] 00010 Output data is R0[17:2] 00011 Output data is R0[18:3] ... ... 10000 Output data is R0[31:16] Reset type: SYSRSn
7-5	RESERVED	R/W1C	0h	Reserved
4-0	STRB	R/W1C	0h	This is a 5 bit value which selects one of the HLC_EVENT inputs to be treated as the data_valid strobe Reset type: SYSRSn

### 30.9.3 CLB\_LOGIC\_CONTROL\_REGS Registers

Table 30-61 lists the memory-mapped registers for the CLB\_LOGIC\_CONTROL\_REGS registers. All register offset addresses not listed in Table 30-61 should be considered as reserved locations and the register contents should not be modified.

**Table 30-61. CLB\_LOGIC\_CONTROL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CLB_LOAD_EN	Global enable & indirect load enable control, only Global Enable Bit is LOCK protected	LOCK	<a href="#">Go</a>
2h	CLB_LOAD_ADDR	Indirect address		<a href="#">Go</a>
4h	CLB_LOAD_DATA	Data for indirect loads		<a href="#">Go</a>
6h	CLB_INPUT_FILTER	Input filter selection for both edge detection and synchronizers	LOCK	<a href="#">Go</a>
8h	CLB_IN_MUX_SEL_0	Input selection to decide between Signals and GP register	LOCK	<a href="#">Go</a>
Ah	CLB_LCL_MUX_SEL_1	Input Mux selection for local mux	LOCK	<a href="#">Go</a>
Ch	CLB_LCL_MUX_SEL_2	Input Mux selection for local mux	LOCK	<a href="#">Go</a>
Eh	CLB_BUF_PTR	PUSH and PULL pointers		<a href="#">Go</a>
10h	CLB_GP_REG	General purpose register for CELL inputs		<a href="#">Go</a>
12h	CLB_OUT_EN	CELL output enable register		<a href="#">Go</a>
14h	CLB_GLBL_MUX_SEL_1	Global Mux select for CELL inputs	LOCK	<a href="#">Go</a>
16h	CLB_GLBL_MUX_SEL_2	Global Mux select for CELL inputs	LOCK	<a href="#">Go</a>
18h	CLB_PRESCALE_CTRL	Prescaler register control	LOCK	<a href="#">Go</a>
20h	CLB_INTR_TAG_REG	Interrupt Tag register		<a href="#">Go</a>
22h	CLB_LOCK	Lock control register	EALLOW	<a href="#">Go</a>
24h	CLB_HLC_INSTR_READ_PTR	HLC instruction read pointer		<a href="#">Go</a>
26h	CLB_HLC_INSTR_VALUE	HLC instruction read value		<a href="#">Go</a>
2Eh	CLB_DBG_OUT_2	Visibility for CLB inputs and final asynchronous outputs		<a href="#">Go</a>
30h	CLB_DBG_R0	R0 of High level Controller		<a href="#">Go</a>
32h	CLB_DBG_R1	R1 of High level Controller		<a href="#">Go</a>
34h	CLB_DBG_R2	R2 of High level Controller		<a href="#">Go</a>
36h	CLB_DBG_R3	R3 of High level Controller		<a href="#">Go</a>
38h	CLB_DBG_C0	Count of Unit 0		<a href="#">Go</a>
3Ah	CLB_DBG_C1	Count of Unit 1		<a href="#">Go</a>
3Ch	CLB_DBG_C2	Count of Unit 2		<a href="#">Go</a>
3Eh	CLB_DBG_OUT	Outputs of various units in the Cell		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 30-62 shows the codes that are used for access types in this section.

**Table 30-62. CLB\_LOGIC\_CONTROL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
R-1	R -1	Read Returns 1s
Write Type		

**Table 30-62. CLB\_LOGIC\_CONTROL\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W	W	Write
W1C	W 1C	Write 1 to clear
WSonce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 30.9.3.1 CLB\_LOAD\_EN Register (Offset = 0h) [Reset = 0000h]

CLB\_LOAD\_EN is shown in [Figure 30-62](#) and described in [Table 30-63](#).

Return to the [Summary Table](#).

Global enable & indirect load enable control, only Global Enable Bit is LOCK protected

**Figure 30-62. CLB\_LOAD\_EN Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED			PIPELINE_EN	NMI_EN	STOP	GLOBAL_EN	LOAD_EN
R-0-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 30-63. CLB\_LOAD\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R-0	0h	Reserved
4	PIPELINE_EN	R/W	0h	This bit controls pipelining of all the CLB operations in HLC and Counter blocks. Pipelined operation is enabled when this bit is set to 1. Reset type: SYSRSn
3	NMI_EN	R/W	0h	This bit controls the generation of NMI along with the interrupt whenever a INTR operation is executed by the HLC. NMI generation is disabled by default. It will be enabled when this bit is set to 1. Reset type: SYSRSn
2	STOP	R/W	0h	This bit defines the behaviour of the sequential elements in the CELL during debug HALTs of the CPU. If this bit is set to 0, the debug HALT condition is ignored. Reset type: SYSRSn
1	GLOBAL_EN	R/W	0h	This bit is a global enable signal for the logic in the CELL. This also acts as a soft reset for the CELL logic. CLB outputs (including LUTs and OUTLUTs) will be gated when this bit is cleared from 1 to 0, i.e., the CLB outputs will be low when GLOBAL_EN is low. Additionally, the FSM and AOC blocks will also be reset. Note that when this bit goes low, the COUNTER blocks and HLC are simply halted, but they will NOT be reset internally. This allows the ability to preload these submodules when GLOBAL_EN is 0. This bit is normally set after all the other configuration settings are completed. This bit is LOCK protected. Reset type: SYSRSn
0	LOAD_EN	R/W	0h	A write with this bit set to 1 will pulse the Load Enable signal for the indirect register loads in the CELL. Reset type: SYSRSn

### 30.9.3.2 CLB\_LOAD\_ADDR Register (Offset = 2h) [Reset = 0000000h]

CLB\_LOAD\_ADDR is shown in [Figure 30-63](#) and described in [Table 30-64](#).

Return to the [Summary Table](#).

Indirect address

**Figure 30-63. CLB\_LOAD\_ADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																										ADDR					
R-0-0h																										R/W-0h					

**Table 30-64. CLB\_LOAD\_ADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5-0	ADDR	R/W	0h	These are the address bits used for writing to the indirect address space of the CELL. Reset type: SYSRSn



### 30.9.3.3 CLB\_LOAD\_DATA Register (Offset = 4h) [Reset = 0000000h]

CLB\_LOAD\_DATA is shown in [Figure 30-64](#) and described in [Table 30-65](#).

Return to the [Summary Table](#).

Data for indirect loads

**Figure 30-64. CLB\_LOAD\_DATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 30-65. CLB\_LOAD\_DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	This register holds the 32-bit data for writing to the indirect address space of the CELL. Reset type: SYSRSn

### 30.9.3.4 CLB\_INPUT\_FILTER Register (Offset = 6h) [Reset = 0000000h]

CLB\_INPUT\_FILTER is shown in [Figure 30-65](#) and described in [Table 30-66](#).

Return to the [Summary Table](#).

Input filter selection for both edge detection and synchronizers

**Figure 30-65. CLB\_INPUT\_FILTER Register**

31		30		29		28		27		26		25		24	
PIPE7		PIPE6		PIPE5		PIPE4		PIPE3		PIPE2		PIPE1		PIPE0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23		22		21		20		19		18		17		16	
SYNC7		SYNC6		SYNC5		SYNC4		SYNC3		SYNC2		SYNC1		SYNC0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15		14		13		12		11		10		9		8	
FIN7				FIN6				FIN5				FIN4			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
7		6		5		4		3		2		1		0	
FIN3				FIN2				FIN1				FIN0			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 30-66. CLB\_INPUT\_FILTER Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	PIPE7	R/W	0h	Enable pipelining for Input 7 Reset type: SYSRSn
30	PIPE6	R/W	0h	Enable pipelining for Input 6 Reset type: SYSRSn
29	PIPE5	R/W	0h	Enable pipelining for Input 5 Reset type: SYSRSn
28	PIPE4	R/W	0h	Enable pipelining for Input 4 Reset type: SYSRSn
27	PIPE3	R/W	0h	Enable pipelining for Input 3 Reset type: SYSRSn
26	PIPE2	R/W	0h	Enable pipelining for Input 2 Reset type: SYSRSn
25	PIPE1	R/W	0h	Enable pipelining for Input 1 Reset type: SYSRSn
24	PIPE0	R/W	0h	Enable pipelining for Input 0 Reset type: SYSRSn
23	SYNC7	R/W	0h	Synchronizer Select Control for Input 7 Reset type: SYSRSn
22	SYNC6	R/W	0h	Synchronizer Select Control for Input 6 Reset type: SYSRSn
21	SYNC5	R/W	0h	Synchronizer Select Control for Input 5 Reset type: SYSRSn
20	SYNC4	R/W	0h	Synchronizer Select Control for Input 4 Reset type: SYSRSn
19	SYNC3	R/W	0h	Synchronizer Select Control for Input 3 Reset type: SYSRSn

**Table 30-66. CLB\_INPUT\_FILTER Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	SYNC2	R/W	0h	Synchronizer Select Control for Input 2 Reset type: SYSRSn
17	SYNC1	R/W	0h	Synchronizer Select Control for Input 1 Reset type: SYSRSn
16	SYNC0	R/W	0h	Synchronizer Select Control for Input 0 Reset type: SYSRSn
15-14	FIN7	R/W	0h	Input filter selection for CELL Input 7 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn
13-12	FIN6	R/W	0h	Input filter selection for CELL Input 6 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn
11-10	FIN5	R/W	0h	Input filter selection for CELL Input 5 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn
9-8	FIN4	R/W	0h	Input filter selection for CELL Input 4 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn
7-6	FIN3	R/W	0h	Input filter selection for CELL Input 3 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn
5-4	FIN2	R/W	0h	Input filter selection for CELL Input 2 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn
3-2	FIN1	R/W	0h	Input filter selection for CELL Input 1 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn

**Table 30-66. CLB\_INPUT\_FILTER Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	FIN0	R/W	0h	Input filter selection for CELL Input 0 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn

### 30.9.3.5 CLB\_IN\_MUX\_SEL\_0 Register (Offset = 8h) [Reset = 0000000h]

CLB\_IN\_MUX\_SEL\_0 is shown in [Figure 30-66](#) and described in [Table 30-67](#).

Return to the [Summary Table](#).

Input selection to decide between Signals and GP register

**Figure 30-66. CLB\_IN\_MUX\_SEL\_0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
SEL_GP_IN_7	SEL_GP_IN_6	SEL_GP_IN_5	SEL_GP_IN_4	SEL_GP_IN_3	SEL_GP_IN_2	SEL_GP_IN_1	SEL_GP_IN_0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 30-67. CLB\_IN\_MUX\_SEL\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	SEL_GP_IN_7	R/W	0h	Select control for Input 7 to decide between external input and CLB_GP_REG[7] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[7] Reset type: SYSRSn
6	SEL_GP_IN_6	R/W	0h	Select control for Input 6 to decide between external input and CLB_GP_REG[6] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[6] Reset type: SYSRSn
5	SEL_GP_IN_5	R/W	0h	Select control for Input 5 to decide between external input and CLB_GP_REG[5] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[5] Reset type: SYSRSn
4	SEL_GP_IN_4	R/W	0h	Select control for Input 4 to decide between external input and CLB_GP_REG[4] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[4] Reset type: SYSRSn
3	SEL_GP_IN_3	R/W	0h	Select control for Input 3 to decide between external input and CLB_GP_REG[3] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[3] Reset type: SYSRSn
2	SEL_GP_IN_2	R/W	0h	Select control for Input 2 to decide between external input and CLB_GP_REG[2] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[2] Reset type: SYSRSn

**Table 30-67. CLB\_IN\_MUX\_SEL\_0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	SEL_GP_IN_1	R/W	0h	Select control for Input 1 to decide between external input and CLB_GP_REG[1] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[1] Reset type: SYSRSn
0	SEL_GP_IN_0	R/W	0h	Select control for Input 0 to decide between external input and CLB_GP_REG[0] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[0] Reset type: SYSRSn

### 30.9.3.6 CLB\_LCL\_MUX\_SEL\_1 Register (Offset = Ah) [Reset = 0000000h]

CLB\_LCL\_MUX\_SEL\_1 is shown in [Figure 30-67](#) and described in [Table 30-68](#).

Return to the [Summary Table](#).

Input Mux selection for local mux

**Figure 30-67. CLB\_LCL\_MUX\_SEL\_1 Register**

31	30	29	28	27	26	25	24
MISC_INPUT_SEL_3	MISC_INPUT_SEL_2	MISC_INPUT_SEL_1	MISC_INPUT_SEL_0	RESERVED			
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0-0h			
23	22	21	20	19	18	17	16
RESERVED				LCL_MUX_SEL_IN_3			
R-0-0h				R/W-0h			
15	14	13	12	11	10	9	8
LCL_MUX_SEL_IN_3	LCL_MUX_SEL_IN_2					LCL_MUX_SEL_IN_1	
R/W-0h		R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
LCL_MUX_SEL_IN_1			LCL_MUX_SEL_IN_0				
R/W-0h			R/W-0h				

**Table 30-68. CLB\_LCL\_MUX\_SEL\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MISC_INPUT_SEL_3	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
30	MISC_INPUT_SEL_2	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
29	MISC_INPUT_SEL_1	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
28	MISC_INPUT_SEL_0	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
27-20	RESERVED	R-0	0h	Reserved
19-15	LCL_MUX_SEL_IN_3	R/W	0h	5 bit MUX Select for Local MUX control for Input 3 See Local Signals and Mux Selection Table Reset type: SYSRSn
14-10	LCL_MUX_SEL_IN_2	R/W	0h	5 bit MUX Select for Local MUX control for Input 2 See Local Signals and Mux Selection Table Reset type: SYSRSn
9-5	LCL_MUX_SEL_IN_1	R/W	0h	5 bit MUX Select for Local MUX control for Input 1 See Local Signals and Mux Selection Table Reset type: SYSRSn
4-0	LCL_MUX_SEL_IN_0	R/W	0h	5 bit MUX Select for Local MUX control for Input 0 See Local Signals and Mux Selection Table Reset type: SYSRSn

### 30.9.3.7 CLB\_LCL\_MUX\_SEL\_2 Register (Offset = Ch) [Reset = 0000000h]

CLB\_LCL\_MUX\_SEL\_2 is shown in [Figure 30-68](#) and described in [Table 30-69](#).

Return to the [Summary Table](#).

Input Mux selection for local mux

**Figure 30-68. CLB\_LCL\_MUX\_SEL\_2 Register**

31	30	29	28	27	26	25	24
MISC_INPUT_SEL_7	MISC_INPUT_SEL_6	MISC_INPUT_SEL_5	MISC_INPUT_SEL_4	RESERVED			
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0-0h			
23	22	21	20	19	18	17	16
RESERVED				LCL_MUX_SEL_IN_7			
R-0-0h				R/W-0h			
15	14	13	12	11	10	9	8
LCL_MUX_SEL_IN_7	LCL_MUX_SEL_IN_6					LCL_MUX_SEL_IN_5	
R/W-0h	R/W-0h					R/W-0h	
7	6	5	4	3	2	1	0
LCL_MUX_SEL_IN_5				LCL_MUX_SEL_IN_4			
R/W-0h				R/W-0h			

**Table 30-69. CLB\_LCL\_MUX\_SEL\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MISC_INPUT_SEL_7	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
30	MISC_INPUT_SEL_6	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
29	MISC_INPUT_SEL_5	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
28	MISC_INPUT_SEL_4	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
27-20	RESERVED	R-0	0h	Reserved
19-15	LCL_MUX_SEL_IN_7	R/W	0h	5 bit MUX Select for Local MUX control for Input 7 See Local Signals and Mux Selection Table Reset type: SYSRSn
14-10	LCL_MUX_SEL_IN_6	R/W	0h	5 bit MUX Select for Local MUX control for Input 6 See Local Signals and Mux Selection Table Reset type: SYSRSn
9-5	LCL_MUX_SEL_IN_5	R/W	0h	5 bit MUX Select for Local MUX control for Input 5 See Local Signals and Mux Selection Table Reset type: SYSRSn
4-0	LCL_MUX_SEL_IN_4	R/W	0h	5 bit MUX Select for Local MUX control for Input 4 See Local Signals and Mux Selection Table Reset type: SYSRSn



### 30.9.3.8 CLB\_BUF\_PTR Register (Offset = Eh) [Reset = 0000000h]

CLB\_BUF\_PTR is shown in [Figure 30-69](#) and described in [Table 30-70](#).

Return to the [Summary Table](#).

PUSH and PULL pointers

**Figure 30-69. CLB\_BUF\_PTR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								PUSH								RESERVED								PULL							
R-0-0h								R/W-0h								R-0-0h								R/W-0h							

**Table 30-70. CLB\_BUF\_PTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R-0	0h	Reserved
23-16	PUSH	R/W	0h	8 bit pointer which indicates the number of data values which have been pulled from the buffer by the High Level Controller. This counter will wrap around after 0xff. The Least significant 2 bits are used as the actual pointer for the operation. Reset type: SYSRSn
15-8	RESERVED	R-0	0h	Reserved
7-0	PULL	R/W	0h	8 bit pointer which indicates the number of data values that have been written by the High Level controller into the buffer. The Least significant 2 bits are used as the actual pointer for the operation. Reset type: SYSRSn

### 30.9.3.9 CLB\_GP\_REG Register (Offset = 10h) [Reset = 0000000h]

CLB\_GP\_REG is shown in [Figure 30-70](#) and described in [Table 30-71](#).

Return to the [Summary Table](#).

General purpose register for CELL inputs

**Figure 30-70. CLB\_GP\_REG Register**

31	30	29	28	27	26	25	24
SW_RLS_CTRL_L_7	SW_RLS_CTRL_L_6	SW_RLS_CTRL_L_5	SW_RLS_CTRL_L_4	SW_RLS_CTRL_L_3	SW_RLS_CTRL_L_2	SW_RLS_CTRL_L_1	SW_RLS_CTRL_L_0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
SW_GATING_CTRL_TRL_7	SW_GATING_CTRL_TRL_6	SW_GATING_CTRL_TRL_5	SW_GATING_CTRL_TRL_4	SW_GATING_CTRL_TRL_3	SW_GATING_CTRL_TRL_2	SW_GATING_CTRL_TRL_1	SW_GATING_CTRL_TRL_0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
REG							
R/W-0h							

**Table 30-71. CLB\_GP\_REG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SW_RLS_CTRL_7	R/W	0h	Software release control for output 7 of the asynchronous output conditioning block Reset type: SYSRSn
30	SW_RLS_CTRL_6	R/W	0h	Software release control for output 6 of the asynchronous output conditioning block Reset type: SYSRSn
29	SW_RLS_CTRL_5	R/W	0h	Software release control for output 5 of the asynchronous output conditioning block Reset type: SYSRSn
28	SW_RLS_CTRL_4	R/W	0h	Software release control for output 4 of the asynchronous output conditioning block Reset type: SYSRSn
27	SW_RLS_CTRL_3	R/W	0h	Software release control for output 3 of the asynchronous output conditioning block Reset type: SYSRSn
26	SW_RLS_CTRL_2	R/W	0h	Software release control for output 2 of the asynchronous output conditioning block Reset type: SYSRSn
25	SW_RLS_CTRL_1	R/W	0h	Software release control for output 1 of the asynchronous output conditioning block Reset type: SYSRSn
24	SW_RLS_CTRL_0	R/W	0h	Software release control for output 0 of the asynchronous output conditioning block Reset type: SYSRSn
23	SW_GATING_CTRL_7	R/W	0h	Software gating control for output 7 of the asynchronous output conditioning block Reset type: SYSRSn

**Table 30-71. CLB\_GP\_REG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	SW_GATING_CTRL_6	R/W	0h	Software gating control for output 6 of the asynchronous output conditioning block Reset type: SYSRSn
21	SW_GATING_CTRL_5	R/W	0h	Software gating control for output 5 of the asynchronous output conditioning block Reset type: SYSRSn
20	SW_GATING_CTRL_4	R/W	0h	Software gating control for output 4 of the asynchronous output conditioning block Reset type: SYSRSn
19	SW_GATING_CTRL_3	R/W	0h	Software gating control for output 3 of the asynchronous output conditioning block Reset type: SYSRSn
18	SW_GATING_CTRL_2	R/W	0h	Software gating control for output 2 of the asynchronous output conditioning block Reset type: SYSRSn
17	SW_GATING_CTRL_1	R/W	0h	Software gating control for output 1 of the asynchronous output conditioning block Reset type: SYSRSn
16	SW_GATING_CTRL_0	R/W	0h	Software gating control for output 0 of the asynchronous output conditioning block Reset type: SYSRSn
15-8	RESERVED	R-0	0h	Reserved
7-0	REG	R/W	0h	8 bits which are directly connected to the 8 inputs of the CELL if that corresponding bit is selected in the CLB_IN_MUX_SEL_0 register Reset type: SYSRSn

### 30.9.3.10 CLB\_OUT\_EN Register (Offset = 12h) [Reset = 0000000h]

CLB\_OUT\_EN is shown in [Figure 30-71](#) and described in [Table 30-72](#).

Return to the [Summary Table](#).

CELL output enable register

**Figure 30-71. CLB\_OUT\_EN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OUT0																															
R/W-0h																															

**Table 30-72. CLB\_OUT\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	OUT0	R/W	0h	32 bits which are directly driven out as OUTPUT_EN signals. Enabling bit x (x = 0:31) will override the corresponding peripheral signal muxed on the CLB OUTx. Reset type: SYSRSn

### 30.9.3.11 CLB\_GLBL\_MUX\_SEL\_1 Register (Offset = 14h) [Reset = 0000000h]

CLB\_GLBL\_MUX\_SEL\_1 is shown in [Figure 30-72](#) and described in [Table 30-73](#).

Return to the [Summary Table](#).

Global Mux select for CELL inputs

**Figure 30-72. CLB\_GLBL\_MUX\_SEL\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				GLBL_MUX_SEL_IN_3							GLBL_MUX_SEL_IN_2				
R-0-0h				R/W-0h							R/W-0h				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GLBL_MUX_SEL_IN_2		GLBL_MUX_SEL_IN_1							GLBL_MUX_SEL_IN_0						
R/W-0h		R/W-0h							R/W-0h						

**Table 30-73. CLB\_GLBL\_MUX\_SEL\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R-0	0h	Reserved
27-21	GLBL_MUX_SEL_IN_3	R/W	0h	7 bit MUX Select for Global MUX control for Input 3 See Global Signals and Mux Selection Table Reset type: SYSRSn
20-14	GLBL_MUX_SEL_IN_2	R/W	0h	7 bit MUX Select for Global MUX control for Input 2 See Global Signals and Mux Selection Table Reset type: SYSRSn
13-7	GLBL_MUX_SEL_IN_1	R/W	0h	7 bit MUX Select for Global MUX control for Input 1 See Global Signals and Mux Selection Table Reset type: SYSRSn
6-0	GLBL_MUX_SEL_IN_0	R/W	0h	7 bit MUX Select for Global MUX control for Input 0 See Global Signals and Mux Selection Table Reset type: SYSRSn

### 30.9.3.12 CLB\_GLBL\_MUX\_SEL\_2 Register (Offset = 16h) [Reset = 0000000h]

CLB\_GLBL\_MUX\_SEL\_2 is shown in [Figure 30-73](#) and described in [Table 30-74](#).

Return to the [Summary Table](#).

Global Mux select for CELL inputs

**Figure 30-73. CLB\_GLBL\_MUX\_SEL\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				GLBL_MUX_SEL_IN_7							GLBL_MUX_SEL_IN_6				
R-0-0h				R/W-0h							R/W-0h				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GLBL_MUX_SEL_IN_6		GLBL_MUX_SEL_IN_5							GLBL_MUX_SEL_IN_4						
R/W-0h		R/W-0h							R/W-0h						

**Table 30-74. CLB\_GLBL\_MUX\_SEL\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R-0	0h	Reserved
27-21	GLBL_MUX_SEL_IN_7	R/W	0h	7 bit MUX Select for Global MUX control for Input 7 See Global Signals and Mux Selection Table Reset type: SYSRSn
20-14	GLBL_MUX_SEL_IN_6	R/W	0h	7 bit MUX Select for Global MUX control for Input 6 See Global Signals and Mux Selection Table Reset type: SYSRSn
13-7	GLBL_MUX_SEL_IN_5	R/W	0h	7 bit MUX Select for Global MUX control for Input 5 See Global Signals and Mux Selection Table Reset type: SYSRSn
6-0	GLBL_MUX_SEL_IN_4	R/W	0h	7 bit MUX Select for Global MUX control for Input 4 See Global Signals and Mux Selection Table Reset type: SYSRSn

### 30.9.3.13 CLB\_PRESCALE\_CTRL Register (Offset = 18h) [Reset = 0000000h]

CLB\_PRESCALE\_CTRL is shown in [Figure 30-74](#) and described in [Table 30-75](#).

Return to the [Summary Table](#).

Prescaler register control

**Figure 30-74. CLB\_PRESCALE\_CTRL Register**

31	30	29	28	27	26	25	24	
PRESCALE								
R/W-0h								
23	22	21	20	19	18	17	16	
PRESCALE								
R/W-0h								
15	14	13	12	11	10	9	8	
RESERVED								
R-0-0h								
7	6	5	4	3	2	1	0	
RESERVED		TAP				STRB	CLKEN	
R-0-0h		R/W-0h				R/W-0h	R/W-0h	

**Table 30-75. CLB\_PRESCALE\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	PRESCALE	R/W	0h	16-bit Value of prescaler to be used for the counter as reference to reset when reaching this value. The counter is a simple incrementing counter which will count up to the reference value and reset to 0 and this cycle will continue as long as the counter is enabled. This 16-bit register value is used as a reference for the 16-bit counter to reset to zero whenever count reaches this value. Reset type: SYSRSn
15-6	RESERVED	R-0	0h	Reserved
5-2	TAP	R/W	0h	TAP Select value. These 4 bits will be used as a select to tap one of the 16 register bit position of the counter as the output. 0000 selects Counter Bit position 0 0001 selects Counter Bit position 1 .... 1111 selects Counter Bit position 15 Reset type: SYSRSn
1	STRB	R/W	0h	When set to 0, a strobe output will be sent out whenever the counter value matches the PRESCALE_VALUE. When set to 1, the output of the counter register bit position as selected by TAP_SELECT_VALUE will be sent out. Reset type: SYSRSn
0	CLKEN	R/W	0h	Enable the prescale clock/strobe generator. A 16-bit counter is used to either generate a strobe or send out a selected counter bit position to the CLB CELL. This is meant to be a general purpose strobe/prescaled clock which can be used by the CELL logic if needed. This will be sent to the CELL through one of the LCL_IN MUX ports. Reset type: SYSRSn

### 30.9.3.14 CLB\_INTR\_TAG\_REG Register (Offset = 20h) [Reset = 0000h]

CLB\_INTR\_TAG\_REG is shown in [Figure 30-75](#) and described in [Table 30-76](#).

Return to the [Summary Table](#).

Interrupt Tag register

**Figure 30-75. CLB\_INTR\_TAG\_REG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				TAG			
R-0-0h				R/W-0h			

**Table 30-76. CLB\_INTR\_TAG\_REG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-6	RESERVED	R-0	0h	Reserved
5-0	TAG	R/W	0h	6 bits which are used by the High Level Controller to set a tag value on flagging interrupts. This can be cleared through the VBUS interface since it is writeable through the VBUS. Reset type: SYSRSn



### 30.9.3.15 CLB\_LOCK Register (Offset = 22h) [Reset = 0000000h]

CLB\_LOCK is shown in [Figure 30-76](#) and described in [Table 30-77](#).

Return to the [Summary Table](#).

Lock control register

**Figure 30-76. CLB\_LOCK Register**

31	30	29	28	27	26	25	24
KEY							
WSonce-0h							
23	22	21	20	19	18	17	16
KEY							
WSonce-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0-0h							R/W-0h

**Table 30-77. CLB\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	WSonce	0h	These 16 bits act as a key to enable writes to Bit 0 of this register. The only time a '1' can be written to Bit 0 is by a single 32-bit write where bits 31:16 equal 0x5a5a and bit 0 is '1'. All other writes are ignored including separate 16-bit writes. This is EALLOW protected. Reset type: SYSRSn
15-1	RESERVED	R-0	0h	Reserved
0	LOCK	R/W	0h	This bit is used as a one-time write bit (Set Once). Once it is set to '1', only a reset (SYSRSN 0) will clear this bit back to 0. Reset type: SYSRSn

### 30.9.3.16 CLB\_HLC\_INSTR\_READ\_PTR Register (Offset = 24h) [Reset = 0000h]

CLB\_HLC\_INSTR\_READ\_PTR is shown in [Figure 30-77](#) and described in [Table 30-78](#).

Return to the [Summary Table](#).

HLC instruction read pointer

**Figure 30-77. CLB\_HLC\_INSTR\_READ\_PTR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				READ_PTR			
R-0-0h				R/W-0h			

**Table 30-78. CLB\_HLC\_INSTR\_READ\_PTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R-0	0h	Reserved
4-0	READ_PTR	R/W	0h	This is a 5 bit value which will be used as an address pointer to read out HLC instruction memory. Reset type: SYSRSn

### 30.9.3.17 CLB\_HLC\_INSTR\_VALUE Register (Offset = 26h) [Reset = 0000h]

CLB\_HLC\_INSTR\_VALUE is shown in [Figure 30-78](#) and described in [Table 30-79](#).

Return to the [Summary Table](#).

HLC instruction read value

**Figure 30-78. CLB\_HLC\_INSTR\_VALUE Register**

15	14	13	12	11	10	9	8
RESERVED				INSTR			
R-0-0h				R-0h			
7	6	5	4	3	2	1	0
INSTR							
R-0h							

**Table 30-79. CLB\_HLC\_INSTR\_VALUE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-0	INSTR	R	0h	This is a 12 bit value which will read the content of the HLC instruction memory address pointed by CLB_HLC_INSTR_READ_PTR register. Reset type: SYSRSn

### 30.9.3.18 CLB\_DBG\_OUT\_2 Register (Offset = 2Eh) [Reset = 0000000h]

CLB\_DBG\_OUT\_2 is shown in [Figure 30-79](#) and described in [Table 30-80](#).

Return to the [Summary Table](#).

Visibility for CLB inputs and final asynchronous outputs

**Figure 30-79. CLB\_DBG\_OUT\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																IN								OUT							
R/W1C-0h																R/W-0h								R/W-0h							

**Table 30-80. CLB\_DBG\_OUT\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R/W1C	0h	Reserved
15-8	IN	R/W	0h	These bits reflect the state of the 8 inputs finally going to the CELL after selection and input conditioning. Reset type: SYSRSn
7-0	OUT	R/W	0h	These bits reflect the state of the 8 outputs of the Output Conditioning Block. Reset type: SYSRSn

### 30.9.3.19 CLB\_DBG\_R0 Register (Offset = 30h) [Reset = 0000000h]

CLB\_DBG\_R0 is shown in [Figure 30-80](#) and described in [Table 30-81](#).

Return to the [Summary Table](#).

R0 of High level Controller

**Figure 30-80. CLB\_DBG\_R0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	DBG														
																	R-0h														

**Table 30-81. CLB\_DBG\_R0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_R0 Reset type: SYSRSn

### 30.9.3.20 CLB\_DBG\_R1 Register (Offset = 32h) [Reset = 0000000h]

CLB\_DBG\_R1 is shown in [Figure 30-81](#) and described in [Table 30-82](#).

Return to the [Summary Table](#).

R1 of High level Controller

**Figure 30-81. CLB\_DBG\_R1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	DBG														
																	R-0h														

**Table 30-82. CLB\_DBG\_R1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_R1 Reset type: SYSRSn

### 30.9.3.21 CLB\_DBG\_R2 Register (Offset = 34h) [Reset = 0000000h]

CLB\_DBG\_R2 is shown in [Figure 30-82](#) and described in [Table 30-83](#).

Return to the [Summary Table](#).

R2 of High level Controller

**Figure 30-82. CLB\_DBG\_R2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	DBG														
																	R-0h														

**Table 30-83. CLB\_DBG\_R2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_R2 Reset type: SYSRSn

### 30.9.3.22 CLB\_DBG\_R3 Register (Offset = 36h) [Reset = 0000000h]

CLB\_DBG\_R3 is shown in [Figure 30-83](#) and described in [Table 30-84](#).

Return to the [Summary Table](#).

R3 of High level Controller

**Figure 30-83. CLB\_DBG\_R3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																DBG															
																R-0h															

**Table 30-84. CLB\_DBG\_R3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_R3 Reset type: SYSRSn



### 30.9.3.23 CLB\_DBG\_C0 Register (Offset = 38h) [Reset = 0000000h]

CLB\_DBG\_C0 is shown in [Figure 30-84](#) and described in [Table 30-85](#).

Return to the [Summary Table](#).

Count of Unit 0

**Figure 30-84. CLB\_DBG\_C0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	DBG														
																	R-0h														

**Table 30-85. CLB\_DBG\_C0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_C0 Reset type: SYSRSn

### 30.9.3.24 CLB\_DBG\_C1 Register (Offset = 3Ah) [Reset = 0000000h]

CLB\_DBG\_C1 is shown in [Figure 30-85](#) and described in [Table 30-86](#).

Return to the [Summary Table](#).

Count of Unit 1

**Figure 30-85. CLB\_DBG\_C1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	DBG														
																	R-0h														

**Table 30-86. CLB\_DBG\_C1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_C1 Reset type: SYSRSn

### 30.9.3.25 CLB\_DBG\_C2 Register (Offset = 3Ch) [Reset = 0000000h]

CLB\_DBG\_C2 is shown in [Figure 30-86](#) and described in [Table 30-87](#).

Return to the [Summary Table](#).

Count of Unit 2

**Figure 30-86. CLB\_DBG\_C2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	DBG														
																	R-0h														

**Table 30-87. CLB\_DBG\_C2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_C2 Reset type: SYSRSn

### 30.9.3.26 CLB\_DBG\_OUT Register (Offset = 3Eh) [Reset = 00010100h]

CLB\_DBG\_OUT is shown in [Figure 30-87](#) and described in [Table 30-88](#).

Return to the [Summary Table](#).

Outputs of various units in the Cell

**Figure 30-87. CLB\_DBG\_OUT Register**

31	30	29	28	27	26	25	24
OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	OUT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
LUT42_OUT	FSM2_LUTOUT	FSM2_S1	FSM2_S0	COUNT2_MAT CH1	COUNT2_ZER O	COUNT2_MAT CH2	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-1-1h
15	14	13	12	11	10	9	8
LUT41_OUT	FSM1_LUTOUT	FSM1_S1	FSM1_S0	COUNT1_MAT CH1	COUNT1_ZER O	COUNT1_MAT CH2	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-1-1h
7	6	5	4	3	2	1	0
LUT40_OUT	FSM0_LUTOUT	FSM0_S1	FSM0_S0	COUNT0_MAT CH1	COUNT0_ZER O	COUNT0_MAT CH2	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0-0h

**Table 30-88. CLB\_DBG\_OUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	OUT7	R	0h	CELL Output 7 Reset type: SYSRSn
30	OUT6	R	0h	CELL Output 6 Reset type: SYSRSn
29	OUT5	R	0h	CELL Output 5 Reset type: SYSRSn
28	OUT4	R	0h	CELL Output 4 Reset type: SYSRSn
27	OUT3	R	0h	CELL Output 3 Reset type: SYSRSn
26	OUT2	R	0h	CELL Output 2 Reset type: SYSRSn
25	OUT1	R	0h	CELL Output 1 Reset type: SYSRSn
24	OUT0	R	0h	CELL Output 0 Reset type: SYSRSn
23	LUT42_OUT	R	0h	LUT4_OUT UNIT 2 Reset type: SYSRSn
22	FSM2_LUTOUT	R	0h	FSM_LUT_OUT UNIT 2 Reset type: SYSRSn
21	FSM2_S1	R	0h	FSM_S1 UNIT 2 Reset type: SYSRSn
20	FSM2_S0	R	0h	FSM_S0 UNIT 2 Reset type: SYSRSn

**Table 30-88. CLB\_DBG\_OUT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	COUNT2_MATCH1	R	0h	COUNT_MATCH1 UNIT 2 Reset type: SYSRSn
18	COUNT2_ZERO	R	0h	COUNT_ZERO UNIT 2 Reset type: SYSRSn
17	COUNT2_MATCH2	R	0h	COUNT_MATCH2 UNIT 2 Reset type: SYSRSn
16	RESERVED	R-1	1h	Reserved
15	LUT41_OUT	R	0h	LUT4_OUT UNIT 1 Reset type: SYSRSn
14	FSM1_LUTOUT	R	0h	FSM_LUT_OUT UNIT 1 Reset type: SYSRSn
13	FSM1_S1	R	0h	FSM_S1 UNIT 1 Reset type: SYSRSn
12	FSM1_S0	R	0h	FSM_S0 UNIT 1 Reset type: SYSRSn
11	COUNT1_MATCH1	R	0h	COUNT_MATCH1 UNIT 1 Reset type: SYSRSn
10	COUNT1_ZERO	R	0h	COUNT_ZERO UNIT 1 Reset type: SYSRSn
9	COUNT1_MATCH2	R	0h	COUNT_MATCH2 UNIT 1 Reset type: SYSRSn
8	RESERVED	R-1	1h	Reserved
7	LUT40_OUT	R	0h	LUT4_OUT UNIT 0 Reset type: SYSRSn
6	FSM0_LUTOUT	R	0h	FSM_LUT_OUT UNIT 0 Reset type: SYSRSn
5	FSM0_S1	R	0h	FSM_S1 UNIT 0 Reset type: SYSRSn
4	FSM0_S0	R	0h	FSM_S0 UNIT 0 Reset type: SYSRSn
3	COUNT0_MATCH1	R	0h	COUNT_MATCH1 UNIT 0 Reset type: SYSRSn
2	COUNT0_ZERO	R	0h	COUNT_ZERO UNIT 0 Reset type: SYSRSn
1	COUNT0_MATCH2	R	0h	COUNT_MATCH2 UNIT 0 Reset type: SYSRSn
0	RESERVED	R-0	0h	Reserved

### 30.9.4 CLB\_DATA\_EXCHANGE\_REGS Registers

Table 30-89 lists the memory-mapped registers for the CLB\_DATA\_EXCHANGE\_REGS registers. All register offset addresses not listed in Table 30-89 should be considered as reserved locations and the register contents should not be modified.

**Table 30-89. CLB\_DATA\_EXCHANGE\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CLB_PUSH	CLB_PUSH FIFO Registers (from HLC)		<a href="#">Go</a>
40h	CLB_PULL	CLB_PULL FIFO Registers (TO HLC)		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 30-90 shows the codes that are used for access types in this section.

**Table 30-90. CLB\_DATA\_EXCHANGE\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 30.9.4.1 CLB\_PUSH Register (Offset = 0h) [Reset = 0000000h]

CLB\_PUSH is shown in [Figure 30-88](#) and described in [Table 30-91](#).

Return to the [Summary Table](#).

CLB\_PUSH FIFO Registers (from HLC)

**Figure 30-88. CLB\_PUSH Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	PUSH														
																	R-0h														

**Table 30-91. CLB\_PUSH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	PUSH	R	0h	FIFO TO System From CLB Reset type: SYSRSn

### 30.9.4.2 CLB\_PULL Register (Offset = 40h) [Reset = 00000000h]

CLB\_PULL is shown in [Figure 30-89](#) and described in [Table 30-92](#).

Return to the [Summary Table](#).

CLB\_PULL FIFO Registers (TO HLC)

**Figure 30-89. CLB\_PULL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PULL																															
R/W-0h																															

**Table 30-92. CLB\_PULL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	PULL	R/W	0h	FIFO From system TO CLB Reset type: SYSRSn



Chapter 31

# Advanced Encryption Standard (AES) Accelerator

---



This section describes the Advanced Encryption Standard (AES) cryptographic hardware-accelerated module.

<b>31.1 Introduction</b> .....	<b>3690</b>
<b>31.2 AES Operating Modes</b> .....	<b>3694</b>
<b>31.3 Extended and Combined Modes of Operations</b> .....	<b>3704</b>
<b>31.4 AES Module Programming Guide</b> .....	<b>3705</b>
<b>31.5 Software</b> .....	<b>3710</b>
<b>31.6 AES Registers</b> .....	<b>3714</b>

## 31.1 Introduction

This section introduces the Advanced Encryption Standard (AES), and describes the AES main functions and connections in the device.

The AES module provides hardware-accelerated data encryption and decryption operations based on a binary key. The AES is a symmetric cipher module that supports a 128-, 192-, or 256-bit key in hardware for encryption and decryption. The AES module is based on a symmetric algorithm, which means that the encryption and decryption keys are identical. To encrypt data means to convert the data from plain text to an unintelligible form called cipher text. Decrypting cipher text converts previously encrypted data to the original plain text form. The main features of the AES accelerator are:

AES encrypt and decrypt operations are supported by:


- Galois/Counter mode (GCM), with basic GHASH operation
- Counter mode with CBC-MAC (CCM)
- XTS mode

The following feedback operating modes are available:

- Electronic code book mode (ECB)
- Cipher block chaining mode (CBC)
- Counter mode (CTR)
- Cipher feedback mode (CFB), 128-bit
- F8 mode
- Key sizes: 128, 192, and 256 bits
- Support for CBC\_MAC and Fedora 9 (F9) authentication modes
- Basic GHASH operation (when selecting no encryption)
- Key scheduling in hardware
- Support for  $\mu$ DMA transfers
- Fully synchronous design

### 31.1.1 AES Block Diagram

Figure 31-1 shows the AES block diagram. A single-core or dual-interface architecture is used.



**Figure 31-1. AES Block Diagram**

AES is an efficient implementation of the Rijndael cipher (the AES algorithm) and a 128-bit polynomial multiplication (referred to here as GHASH, according to the AES-GCM specification). Rijndael is a block cipher in which each data block is 128 bits. The polynomial multiplication multiplies two 128-bit vectors using the smallest 128-bit irreducible polynomial, represented by the following 128-bit string: {0 120}||10000111. The two implementations are combined into the AES wide-bus engine.

Depending on the availability of context and data, the AES wide-bus engine is automatically triggered to process the data. The AES wide-bus engine is directly connected to the context and data registers, so that the AES engine can immediately start processing when all data is available. The AES wide-bus engine also interfaces to the I/O control FSM/ $\mu$ DMA request interface.

AES comprises the following major functional blocks:

- Global control FSM and  $\mu$ DMA interface
- Register interface module
- The AES wide-bus engine

The AES wide-bus engine, which is the major top-level component, comprises the following functional blocks:

- Mode control FSM: Manages the data flow to and from the AES wide-bus engine and starts each encryption or decryption operation
- Feedback modes: The logic that implements the various feedback modes supported by AES.
- GHASH core: The polynomial multiplication algorithm used for AES-GCM
- AES key scheduler: Generates AES encryption and decryption (round) keys
- AES encryption core: The AES encryption algorithm
- AES decryption core: The AES decryption algorithm
- Substitution-boxes (S-Boxes): Contain AES S-Box  $GF(2^8)$  implementations

AES encryption requires a specific number of rounds, depending on the key length. The supported key lengths are 128-, 192-, and 256-bit, which require 10, 12, and 14 rounds, respectively, or 32-, 38-, and 44-clock cycles, respectively, because {number of clock cycles} =  $2 + 3 \times$  {number of rounds}.

The larger key lengths provide greater encryption strength at the expense of additional rounds, and therefore reduced throughput. The overall throughput of the AES executing polynomial multiplication is adjusted based on the overall cryptographic performance. The AES module contains one ECB core and a dedicated 32-cycle polynomial multiplication module for performing GHASH operations. Polynomial multiplication operates in parallel with the AES core, if data is available for both modules.

Depending on the key size (128, 192, or 256 bits), this core requires 32-, 38-, or 44-clock cycles to process one 128-bit data block. While one data block processes, the next block can be preloaded immediately. When a block is preloaded, the previous block must finish before additional data can be loaded. Therefore, when the pipeline is full, sequential data blocks can be passed every 32-, 38-, or 44-clock cycles.

#### 31.1.1.1 Interfaces

The interface signals to the AES module can be grouped into the following categories:

- Clock enable
- DMA and interrupt interface, used to request new context and packet data or to indicate available result data (encrypted or decrypted data, or authentication result)
- Functional register interface

#### 31.1.1.2 AES Subsystem

The AES subsystem interfaces with the DMA module as shown in [Table 31-1](#). Input/output context and data ports from the AES directly feed to the DMA trigger source. Two interrupt registers are included, AES\_GLB\_INT\_FLG and AES\_GLB\_INT\_CLR. AES\_GLB\_INT\_FLG, that provide the status of the secure interrupt generated by the AES while AES\_GLB\_INT\_CLR clears the flag. AES only allows word access. Non-word access (not 32-bit access) generates an interrupt and is aggregated in SYS\_ERR.

**Table 31-1. AES Subsystem DMA Interface**

Request	DMA Trigger Source
Context Output	AES_ContextIn
Context Input	AES_ContextOut
Data Output	AES_DataOut
Data Input	AES_DataIn

### 31.1.1.3 AES Wide-Bus Engine

The AES wide-bus engine performs the cryptographic operations. The composition of the AES core follows:

#### AES Key Scheduler

The AES key scheduler generates the round keys. During each round, a new subkey is generated from the input key to be XORed with the data. Round keys are generated arbitrarily and parallel to data processing to minimize register requirements.

For encryption operations, the key sequencer transfers the initial key data to the AES core. For decryption operations, the key scheduler must provide the final subkey to the AES core so the AES can generate the subkeys in reverse order.

#### AES Encryption Core

The AES encryption core implements the Rijndael algorithm as specified in [FIPS-197]. This core operates on the input block and performs the required substitution, shift, and mix operations. For each round, the encryption core receives the proper round key from the AES key scheduler. A fundamental component of the AES algorithm is the S-Box. The S-Box provides a unique 8-bit output for each 8-bit input. This implementation of the AES encryption core has a 64-bit data path.

#### AES Decryption Core

The architecture of the AES decryption core is generally the same as the architecture of the encryption core. One difference is that the generation of round keys for decryption requires an initial conversion of the input key (always supplied by the host in the form of an encryption key) to the corresponding decryption key. This conversion is done by performing a dummy encryption operation and storing the final round key as a decryption key. The key scheduler is then reversed to generate the round keys for the decryption operation. Consequently, for each sequence of decryption operations under the same key, a single throughput reduction equal to the time to encrypt a single block occurs. Once a decryption key is generated, subsequent decryption operations with the same key use this generated decryption key directly.

#### AES Feedback Mode Block

The AES feedback mode block buffers the feedback parameters and controls the various feedback modes. For more information about the ECB, CBC, CTR, and CFB modes of operation, see the NIST-SP800-38A specification.

CTR implements the standard incrementing function, as described in the NIST-SP800-38A specification, with  $m$  set to 16 or a multiple of 32.

AES-XTS mode requires a polynomial multiplication for initialization vector (IV) generation of the AES operation. This multiplication can be simplified when the first result is available due to the definition and use of the block number within a unit. The input for the polynomial multiplication is not directly  $j$ , but  $\alpha^j$ , where  $\alpha = x^2$  in the  $GF(2^{128})$  domain.

In addition, f8 encryption/decryption mode and f9 and (X)CBC-MAC authentication modes are available.

## GHASH Block

The data sequencer manages the data flow to and from the AES core. For data input, the data sequencer monitors the input buffer until a 16-byte block is available. If the AES core is idle, the data sequencer writes this data block to the internal working registers of the AES core, thus clearing the buffer for the next block.

After completing an encryption or decryption operation, the data sequencer writes the AES output to the output buffer. If the output buffer is full at the time of completion, the AES core is held until the buffer clears. Although the data sequencer is designed to support uninterrupted packet encryption, the host must properly manage the input and output packet buffers to achieve designed performance.

### 31.1.2 AES Algorithm

The AES algorithm generates block ciphers. The AES block size is 16 bytes. The AES keys can be coded on 128, 192, or 256 bits. The larger key sizes provide a higher level of security, but at the cost of a moderate decrease in throughput.

For the AES algorithm:

- The length of the input and output blocks is 128 bits. The block length is represented by  $N_b = 4$ , which reflects the number of 32-bit words.
- The length of the cipher key ( $K$ ) is 128, 192, or 256 bits. The key length is represented by  $N_k = 4, 6, \text{ or } 8$ , which reflects the number of 32-bit words in the cipher key.
- The number of rounds to be performed during the execution of the algorithm depends on the key size. The number of rounds is represented by  $N_r$ , where  $N_r = 10$  when  $N_k = 4$  (128-bit key);  $N_r = 12$  when  $N_k = 6$  (192-bit key); and  $N_r = 14$  when  $N_k = 8$  (256-bit key).

Table 31-2 lists the combinations of keys, blocks, and rounds.

**Table 31-2. Key-Block-Round Combinations**

Key	Key Length ( $N_k$ )	Block Size ( $N_b$ )	Number of Rounds ( $N_r$ )
128 bits	4	4	10
192 bits	6	4	12
256 bits	8	4	14

The AES algorithm for cipher and inverse cipher uses a round function composed of four different byte-oriented transformations:

- Byte substitution using a substitution table (S-Box): This transformation is a nonlinear byte substitution that operates independently on each byte of the state (the state is an intermediate processed block of 128 bits inside the AES; the state is arranged as an array of  $[4 \times N_k]$  bytes) using an S-Box. This S-Box transformation is reversible.
- Shifting rows of the state array by different offsets: In this transformation, the bytes in the last three rows of the state are cyclically shifted over different numbers of bytes (offsets). The first row ( $\textcircled{0}$ ) is not shifted.
- Mixing the data within each column of the state array: This transformation operates on the state column-by-column, treating each column as a 4-term polynomial. The columns are considered polynomials over  $GF(2^8)$  and multiplied modulo  $x^4 + 1$  with a fixed polynomial  $a(x)$ .
- Adding a round key to the state: In this transformation, a round key is added to the state by a simple bitwise XOR operation. Each round key consists of  $N_b$  words from the key schedule.

The AES algorithm takes the cipher key ( $K$ ) and performs a key expansion routine to generate a key schedule. The key expansion generates a total of  $N_b \times (N_r + 1)$  words: The algorithm requires an initial set of  $N_b$  words, and each  $N_r$  round requires  $N_b$  words of key data. The resulting key schedule consists of a linear array of 4-byte words, denoted  $[w_i]$ , with  $i$  in the range  $0 \leq i \leq N_b \times (N_r + 1)$ .

## 31.2 AES Operating Modes

### 31.2.1 GCM Operation

Figure 31-2 shows one round of a GCM operation for encryption and decryption. A 32-bit counter is used as IV (as it is for CTR mode). The data is encrypted in the same way as in CTR mode, by XORing the cryptographic core output with the input. After the encryption/decryption, the ciphertext is XORed with the intermediate authentication result. The XORed result is used as input for the polynomial multiplication to create the next (intermediate) authentication result. For more information about the GCM protocol, see Section 31.3.1.




Figure 31-2. AES - GCM Operation

### 31.2.2 CCM Operation

Figure 31-3 shows one round of a CCM (counter with CBC-MAC) operation for encryption and decryption. A 32-bit counter is used as IV (as it is for CTR mode). The data is encrypted in the same way as in CTR mode, by XORing the cryptographic core output with the input. Immediately after the encryption operation, the plaintext is XORed with the intermediate authentication result. The XOR result is used as input for a second encryption operation to calculate the next (intermediate) authentication result.





Figure 31-3. AES - CCM Operation

### 31.2.3 XTS Operation

Figure 31-4 shows the XTS mode of operation for encryption and decryption. The input to the cryptographic core is XORed with the IV; the output of the cryptographic core is XORed with the same IV. For decryption, the cryptographic core operates in reverse, but the XOR operations are the same.



**Figure 31-4. AES - XTS Operation**


#### Note

The IV is created with an initial encryption, followed by an LFSR operation for each new block.



### 31.2.4 ECB Feedback Mode

Figure 31-5 shows the basic ECB feedback mode of operation, where the input data is passed directly to the basic cryptographic core and the output is passed directly to the output buffer. For decryption, the cryptographic core operates in reverse: the decryption data path is used for data processing, whereas encryption uses the encryption data path.



**Figure 31-5. AES - ECB Feedback Mode**

### 31.2.5 CBC Feedback Mode

Figure 31-6 shows the CBC feedback mode of operation, where the input data is XORed with the IV before it is passed to the basic cryptographic core. The output of the cryptographic core passes directly to the output buffer and becomes the next IV.

The operation is reversed for decryption, resulting in an XOR at the output of the cryptographic core. The input cipher text of the current operation is the IV for the next operation.





Figure 31-6. AES - CBC Feedback Mode

### 31.2.6 CTR and ICM Feedback Modes

Figure 31-7 shows the counter feedback (CTR/ICM) mode of operation. This operation encrypts the IV. The output of the cryptographic core (encrypted IV) is XORed with the data, thus creating the output result.

The IV is built out of two components: a fixed part and a counter part. The counter part is incremented with each block. The counter width is selectable per context and can be 16, 32, 64, 96, or 128 bits wide. In this mode, encryption and decryption use the same operation.



Encryption / Decryption


Figure 31-7. AES Encryption With CTR/ICM Mode

#### Note

The value for n can be 1, 2, 3, or 4 for CTR mode and is ½ for ICM mode.

### 31.2.7 CFB Mode

Figure 31-8 shows the full block (128 bits) CFB mode of operation for encryption and decryption. The input for the cryptographic core is the IV; the result is XORed with the data. The result is fed back through the IV register as the next input for the cryptographic core. The decryption operation is reversed, but the cryptographic core still performs encryption.



**Figure 31-8. AES - CFB Feedback Mode**

### 31.2.8 F8 Mode

Figure 31-9 shows the F8 feedback mode of operation for encryption and decryption. The input to the cryptographic core is the result of the XOR operation of the previous cryptographic core output, a constant IV, and a block counter. The output of the cryptographic core is XORed with the input to create the result. In this mode, encryption and decryption use the same operations.





Figure 31-9. AES - F8 Mode

### 31.2.9 F9 Operation

Figure 31-10 shows the F9 authentication mode of operation, where the input to the cryptographic core is XORed with the IV, and the output is XORed with the previous result to create the next result. The cryptographic core output is fed back as IV for the next block. The result is the output of the last XOR operation of the cryptographic core output.



**Figure 31-10. AES - F9 Operation**

### 31.2.10 CBC-MAC Operation

Figure 31-11 shows the CBC-MAC authentication mode of operation, where the input to the cryptographic core is XORed with the IV. The cryptographic core output is then fed back as IV for the next block. The last data input block is XORed with an additional input value stored in the temporary buffer; this can be any precalculated value and is dependent on the alignment of the last input block. The result is the cryptographic core output of the last encryption operation.




Figure 31-11. AES - CBC-MAC Authentication Mode

### 31.3 Extended and Combined Modes of Operations

This section describes the protocols (or autonomous precalculations) supported by the AES wide-bus engine.

#### 31.3.1 GCM Protocol Operation

A GCM protocol operation is a combined operation consisting of encryption or decryption, and authentication. A part of the input data stream can be authenticated only, while normally most of the input data is encrypted or decrypted and authenticated. The authentication-only data must always be in front of the data requiring encryption. Within GCM, the authentication-only data is called the additional authentication data (AAD). The AAD is fetched independently of other data.

The intermediate (temporary) result data is used as input to the remaining authentication operation. Because the authentication operation does not require the cryptographic core but only the polynomial multiplication, encryption, decryption, and authentication can be performed in parallel. After encryption of the last data block, additional polynomial multiplication and encryption are required to authenticate a 128-bit-long vector and finally encrypt the authentication result.

#### 31.3.2 CCM Protocol Operation

The CCM protocol operation is a combined operation consisting of encryption or decryption, and authentication. The authentication and encryption or decryption operations use the cryptographic core; these operations are executed sequentially on the AES core. A part of the data stream can require authentication only. The authentication-only data must always be in front of the data requiring encryption.

Authentication starts with the encryption of a predefined block B0. This block consists of flags, nonce, and message length. The next blocks contain the authentication data length concatenated with the authentication-only data. After processing the authentication-only data, the encryption or decryption operations are performed, each followed by the related authentication of the plaintext data block (which equals the input in the case of encryption, and the output in the case of decryption). The final authentication result must be encrypted using the output of the encryption of the IV block A0. This block contains the IV (consisting of flags and nonce) concatenated with the counter, which is zero for A0.

#### 31.3.3 Hardware Requests

The AES module can assert a DMA request for context in, context out, input data, or output data read. The AES DMA Interrupt Mask (AES\_DMAIM) register can be set to generate interrupts during the following events:

- Context In DMA request (Cin)
- Context Out DMA request (Cout)
- Data In DMA request (Din)
- Data Out DMA request (Dout)

The AES module can be programmed to assert an interrupt when the DMA has completed the last transfer.

If context and data transfers are to be handled through software, then the AES Interrupt Enable (AES\_IRQENABLE) register can be used to enable interrupt triggering when context out, context in, data in, or data out is ready. The AES Interrupt Status (AES\_IRQSTATUS) register indicates when an interrupt is triggered, as listed in [Table 31-3](#).

**Table 31-3. Interrupts and Events**

Event	Description
AES_IRQSTATUS[3]: CONTEXT_OUT	Context output interrupt
AES_IRQSTATUS[2]: DATA_OUT	Data output interrupt
AES_IRQSTATUS[1]: DATA_IN	Data input interrupt
AES_IRQSTATUS[0]: CONTEXT_IN	Context input interrupt



## 31.4 AES Module Programming Guide

### 31.4.1 AES Low-Level Programming Models

This section describes the low-level hardware programming sequences for configuring and using the AES module.

#### 31.4.1.1 Global Initialization

The following list describes the requirements for initializing the AES and associated modules.

1. Configure the DMA Trigger Source corresponding to AES. For more information, refer to the *Direct Memory Access (DMA)* chapter.
2. Specify the size of the keys by programming the KEY\_SIZE bit field in the AES\_CTRL register.
3. Load the AES Key 1 (AES\_KEY1\_n) register.
4. Load the AES Key 2 (AES\_KEY2\_n) register if it is used by the configuration mode.
5. Configure the AES for the appropriate encryption or decryption mode (see [Section 31.4.1.2](#)).
6. Select encryption or decryption by programming the DIRECTION bit in the AES Control (AES\_CTRL) register.

#### 31.4.1.2 AES Operating Modes Configuration

The following sections list the initialization subsequences for the available encryption and decryption modes:

##### Subsequence: Initialize CCM AES Core Mode

The steps to initialize CCM mode follow:

1. Define the width of the length field and the length of the authentication field by programming the CCM\_L and CCM\_M bit fields in the AES\_CTRL register.
2. Enable counter mode by setting the CTR bit in the AES\_CTRL register.
3. Load the authentication data length in the AUTH field of the AES Authentication Data Length (AES\_AUTH\_LENGTH) register.
4. Select the IV counter by programming the CTR\_WIDTH field in the AES\_CTRL register.
5. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

##### Subsequence: Initialize GCM AES Core Mode

The steps to enable GCM mode follow:

1. Enable counter mode by setting the CTR bit in the AES\_CTRL register.
2. Load the authentication data length in the AUTH field of the AES Authentication Data Length (AES\_AUTH\_LENGTH) register.
3. Select the IV counter by programming the CTR\_WIDTH field in the AES\_CTRL register.
4. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

##### Subsequence: Initialize CBC-MAC AES Core Mode

The steps to initialize CBC-MAC mode follow:

1. Enable CBC-MAC mode by setting the CBCMAC bit in the AES\_CTRL register.
2. Select encryption mode by setting the DIRECTION bit in the AES\_CTRL register.
3. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize F9 AES Core Mode**

The steps to configure the AES for F9 mode follow:

1. Enable F9 mode by setting the F9 bit in the AES\_CTRL register.
2. Set the key size to 128 bits by programming the KEY\_SIZE field to 0x1 in the AES\_CTRL register.
3. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize F8 AES Core Mode**

The steps to configure the AES for F8 mode follow:

1. Enable F8 mode by setting the F8 bit in the AES\_CTRL register.
2. Select the counter width by programming the CTR\_WIDTH field in the AES\_CTRL register.
3. Set the key size to 128 bits by setting the KEY\_SIZE field to 0x1 in the AES\_CTRL register.
4. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize XTS AES Core Mode**

The steps to configure XTS mode follow:

1. Enable XTS mode by configuring the XTS field in the AES\_CTRL register.
2. If the XTS field in the AES\_CTRL register indicates that the AAD length is required, load the AAD length in the AES\_AUTH\_LENGTH register.
3. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize CFB AES Core Mode**

The steps to initialize the AES code for CFB mode follow:

1. Enable CFB mode by setting the CFB bit in the AES\_CTRL register.
2. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize ICM AES Core Mode**

The steps to initialize the AES code for ICM mode follow:

1. Enable ICM mode by setting the ICM bit in the AES\_CTRL register.
2. Configure for a 16-bit counter by programming the CTR\_WIDTH field to 0x0 in the AES\_CTRL register.
3. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize CTR AES Core Mode**

The steps to initialize CTR mode follow:

1. Enable CTR mode by setting the CTR bit in the AES\_CTRL register.
2. Select counter width by programming the CTR\_WIDTH in the AES\_CTRL register.
3. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize CBC AES Core Mode**

The steps to configure CBC mode follow:


1. Enable CBC mode by setting the MODE bit in the AES\_CTRL register.
2. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

### 31.4.1.3 AES Mode Configurations

#### AES Polling Mode

Main Sequence: AES Polling Mode – Figure 31-12 shows AES polling mode. The registers used in AES polling mode follow:

- AES Data RW Plaintext/Ciphertext 0 (AES\_DATA\_IN\_OUT\_0) registers
- AES Control (AES\_CTRL) register
- AES Hash Tag Out 0 (AES\_TAG\_OUT\_0) register



**Figure 31-12. AES Polling Mode**

## AES Interrupt Mode

The application can use software interrupts to control the flow of Context In, Context Out, Data In, and Data Out requests. To enable these interrupts

1. First, initialize the device by following the initialization sequences described in [Section 31.4.1.1](#) and [Section 31.4.1.2](#).
2. When the device has been initialized, the application can enable the AES module interrupts through the AES Interrupt Enable (AES\_IRQENABLE) register.
3. Load the input buffers, AES\_DATA\_IN\_OUT\_n, with data.

---

### Note

If the application uses interrupt mode, an interrupt is generated for each block of processed data. To support larger data flow, DMA access mode must be used and the bits in the AES\_IRQENABLE register must be cleared.

---

## AES DMA Mode

When AES DMA mode is enabled, the AES\_IRQENABLE register must be cleared. To enable the DMA to transfer data, follow these steps:

1. When the AES module is initialized, configure DMA sources and channels. Refer to the *Direct Memory Access (DMA)* chapter for the associated AES sources.
2. Configure the corresponding DMA enable and request bits in the AES System Configuration (AES\_SYSCONFIG) register.

The input buffer registers, AES\_DATA\_IN\_OUT\_n, are now loaded.

### 31.4.1.4 AES Events Servicing

#### Interrupt Servicing

This section describes the event servicing of the module. [Figure 31-13](#) shows the AES interrupt service. The registers used during event servicing follow:

- AES\_IRQSTATUS
- AES\_KEY1\_n
- AES\_KEY2\_n
- AES\_IV\_IN\_n
- AES\_DATA\_IN\_OUT\_n
- AES\_TAG\_OUT\_n
- AES\_IRQENABLE




Figure 31-13. AES Interrupt Service

## 31.5 Software

### 31.5.1 AES Registers to Driverlib Functions

**Table 31-4. AES Registers to Driverlib Functions**

File	Driverlib Function
<b>KEY2_6</b>	
aes.c	AES_setKey2
aes.c	AES_setKey3
<b>KEY2_7</b>	
aes.c	AES_setKey2
aes.c	AES_setKey3
<b>KEY2_4</b>	
aes.c	AES_setKey2
aes.c	AES_setKey3
<b>KEY2_5</b>	
aes.c	AES_setKey2
aes.c	AES_setKey3
<b>KEY2_2</b>	
aes.c	AES_setKey2
<b>KEY2_3</b>	
aes.c	AES_setKey2
<b>KEY2_0</b>	
aes.c	AES_setKey2
<b>KEY2_1</b>	
aes.c	AES_setKey2
<b>KEY1_6</b>	
aes.c	AES_setKey1
<b>KEY1_7</b>	
aes.c	AES_setKey1
<b>KEY1_4</b>	
aes.c	AES_setKey1
<b>KEY1_5</b>	
aes.c	AES_setKey1
<b>KEY1_2</b>	
aes.c	AES_setKey1
<b>KEY1_3</b>	
aes.c	AES_setKey1
<b>KEY1_0</b>	
aes.c	AES_setKey1
<b>KEY1_1</b>	
aes.c	AES_setKey1
<b>IV_IN_OUT_0</b>	
aes.c	AES_setInitializationVector
aes.c	AES_readInitializationVector
<b>IV_IN_OUT_1</b>	
aes.c	AES_setInitializationVector
aes.c	AES_readInitializationVector

**Table 31-4. AES Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>IV_IN_OUT_2</b>	
aes.c	AES_setInitializationVector
aes.c	AES_readInitializationVector
<b>IV_IN_OUT_3</b>	
aes.c	AES_setInitializationVector
aes.c	AES_readInitializationVector
<b>CTRL</b>	
aes.c	AES_configureModule
aes.c	AES_readTag
aes.c	AES_readDataNonBlocking
aes.c	AES_readDataBlocking
aes.c	AES_writeDataNonBlocking
aes.c	AES_writeDataBlocking
<b>C_LENGTH_0</b>	
aes.h	AES_setDataLength
<b>C_LENGTH_1</b>	
aes.h	AES_setDataLength
<b>AUTH_LENGTH</b>	
aes.h	AES_setAuthDataLength
<b>DATA_IN_OUT_0</b>	
aes.c	AES_readDataNonBlocking
aes.c	AES_readDataBlocking
aes.c	AES_writeDataNonBlocking
aes.c	AES_writeDataBlocking
<b>DATA_IN_OUT_1</b>	
aes.c	AES_readDataNonBlocking
aes.c	AES_readDataBlocking
aes.c	AES_writeDataNonBlocking
aes.c	AES_writeDataBlocking
<b>DATA_IN_OUT_2</b>	
aes.c	AES_readDataNonBlocking
aes.c	AES_readDataBlocking
aes.c	AES_writeDataNonBlocking
aes.c	AES_writeDataBlocking
<b>DATA_IN_OUT_3</b>	
aes.c	AES_readDataNonBlocking
aes.c	AES_readDataBlocking
aes.c	AES_writeDataNonBlocking
aes.c	AES_writeDataBlocking
<b>TAG_OUT_0</b>	
aes.c	AES_readTag
<b>TAG_OUT_1</b>	
aes.c	AES_readTag
<b>TAG_OUT_2</b>	
aes.c	AES_readTag

**Table 31-4. AES Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TAG_OUT_3</b>	
aes.c	AES_readTag
<b>REV</b>	
-	
<b>SYSCONFIG</b>	
aes.h	AES_performSoftReset
aes.h	AES_enableDMARequest
aes.h	AES_disableDMARequest
<b>SYSSTATUS</b>	
aes.h	AES_performSoftReset
<b>IRQSTATUS</b>	
aes.c	AES_getInterruptStatus
<b>IRQENABLE</b>	
aes.c	AES_getInterruptStatus
aes.h	AES_enableInterrupt
aes.h	AES_disableInterrupt
<b>DIRTY_BITS</b>	
-	

### 31.5.2 AES\_SS Registers to Driverlib Functions

**Table 31-5. AES\_SS Registers to Driverlib Functions**

File	Driverlib Function
<b>AES_GLB_INT_FLG</b>	
aes.h	AES_enableGlobalInterrupt
aes.h	AES_disableGlobalInterrupt
aes.h	AES_getGlobalInterruptStatus
<b>AES_GLB_INT_CLR</b>	
aes.h	AES_clearGlobalInterrupt

### 31.5.3 AES Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
 C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/aes

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 31.5.3.1 AES ECB Encryption Example

FILE: aes\_ex1\_ecb\_encrypt.c

This example encrypts block cipher-text using AES128 in ECB mode. It does the encryption first without uDMA and then with uDMA. The results are checked after each operation.

#### External Connections

- None

#### Watch Variables

- *errCountGlobal* - Error Counter. It should be zero.
- *testStatusGlobal* - Test status. It should be equal to PASS.



### 31.5.3.2 AES ECB De-cryption Example

FILE: aes\_ex2\_ecb\_decrypt.c

This example de-crypts block cipher-text using AES128 in ECB mode. It does the de-cryption first without uDMA and then with uDMA. The results are checked after each operation.

#### External Connections

- None

#### Watch Variables

- *errCountGlobal* - Error Counter. It should be zero.
- *testStatusGlobal* - Test status. It should be equal to PASS.

### 31.5.3.3 AES GCM Encryption Example

FILE: aes\_ex3\_gcm\_encrypt.c

This example encrypts block cipher-text using AES128 in GCM mode. It does the encryption first without uDMA and then with uDMA. The results are checked after each operation.

#### External Connections

- None

#### Watch Variables

- *errorCountGlobal* - Error Counter. It should be zero.
- *testStatusGlobal* - Test status. It should be equal to PASS.

### 31.5.3.4 AES GCM Decryption Example

FILE: aes\_ex4\_gcm\_decrypt.c

This example decrypts block cipher-text using AES128 in GCM mode. It does the decryption first without uDMA and then with uDMA. The results are checked after each operation.

#### External Connections

- None

#### Watch Variables

- *errorCountGlobal* - Error Counter. It should be zero.
- *testStatusGlobal* - Test status. It should be equal to PASS.

### 31.5.3.5 AES CBC Encryption Example

FILE: aes\_ex5\_cbc\_encrypt.c

This example encrypts block cipher-text using AES128 in CBC mode. It does the encryption first without uDMA and then with uDMA. The results are checked after each operation.

#### External Connections

- None

#### Watch Variables

- *errCountGlobal* - Error Counter. It should be zero.
- *testStatusGlobal* - Test status. It should be equal to PASS.

### 31.5.3.6 AES CBC De-cryption Example

FILE: aes\_ex6\_cbc\_decrypt.c

This example de-crypts block cipher-text using AES128 in CBC mode. It does the de-cryption first without uDMA and then with uDMA. The results are checked after each operation.

#### External Connections

- None

#### Watch Variables

- *errCountGlobal* - Error Counter. It should be zero.
- *testStatusGlobal* - Test status. It should be equal to PASS.

### 31.5.3.7 AES CMAC Authentication Example

FILE: aes\_ex7\_cmac\_auth.c

This example encrypts block cipher-text using AES128 and AES256 in CMAC mode and authenticates the result. It does the encryption first without uDMA and then with uDMA. The results are checked after each operation.

#### External Connections

- None

#### Watch Variables

- *errCountGlobal* - Error Counter. It should be zero.
- *testStatusGlobal* - Test status. It should be equal to PASS.

## 31.6 AES Registers

This Section describes the AES Registers.

### 31.6.1 AES Base Address Table

**Table 31-6. AES Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
AesaRegs	<a href="#">AES_REGS</a>	AESA_BASE	0x0004_2000	YES	YES	-	YES
AesaSsRegs	<a href="#">AES_SS_REGS</a>	AESA_SS_BASE	0x0004_2C00	YES	YES	-	YES

### 31.6.2 AES\_REGS Registers

Table 31-7 lists the memory-mapped registers for the AES\_REGS registers. All register offset addresses not listed in Table 31-7 should be considered as reserved locations and the register contents should not be modified.

**Table 31-7. AES\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	AES_KEY2_6	XTS Second Key or CBC-MAC Third Key		<a href="#">Go</a>
4h	AES_KEY2_7	XTS Second Key or CBC-MAC Third Key		<a href="#">Go</a>
8h	AES_KEY2_4	XTS/CCM Second Key or CBC-MAC Third Key		<a href="#">Go</a>
Ch	AES_KEY2_5	XTS Second Key or CBC-MAC Third Key		<a href="#">Go</a>
10h	AES_KEY2_2	XTS/CCM/CBC-MAC Second Key or Hash Key Input		<a href="#">Go</a>
14h	AES_KEY2_3	XTS/CCM/CBC-MAC Second Key or Hash Key Input		<a href="#">Go</a>
18h	AES_KEY2_0	XTS/CCM/CBC-MAC Second Key or Hash Key Input		<a href="#">Go</a>
1Ch	AES_KEY2_1	XTS/CCM/CBC-MAC Second Key or Hash Key Input		<a href="#">Go</a>
20h	AES_KEY1_6	Key		<a href="#">Go</a>
24h	AES_KEY1_7	Key		<a href="#">Go</a>
28h	AES_KEY1_4	Key		<a href="#">Go</a>
2Ch	AES_KEY1_5	Key		<a href="#">Go</a>
30h	AES_KEY1_2	Key		<a href="#">Go</a>
34h	AES_KEY1_3	Key		<a href="#">Go</a>
38h	AES_KEY1_0	Key		<a href="#">Go</a>
3Ch	AES_KEY1_1	Key		<a href="#">Go</a>
40h	AES_IV_IN_OUT_0	Initialization Vector 0		<a href="#">Go</a>
44h	AES_IV_IN_OUT_1	Initialization Vector 1		<a href="#">Go</a>
48h	AES_IV_IN_OUT_2	Initialization Vector 2		<a href="#">Go</a>
4Ch	AES_IV_IN_OUT_3	Initialization Vector 3		<a href="#">Go</a>
50h	AES_CTRL	Input/Output Buffer Control and Mode Selection		<a href="#">Go</a>
54h	AES_C_LENGTH_0	Crypto Data Length 0		<a href="#">Go</a>
58h	AES_C_LENGTH_1	Crypto Data Length 1		<a href="#">Go</a>
5Ch	AES_AUTH_LENGTH	AAD Data Length		<a href="#">Go</a>
60h	AES_DATA_IN_OUT_0	Data Word 0		<a href="#">Go</a>
64h	AES_DATA_IN_OUT_1	Data Word 1		<a href="#">Go</a>
68h	AES_DATA_IN_OUT_2	Data Word 2		<a href="#">Go</a>
6Ch	AES_DATA_IN_OUT_3	Data Word 3		<a href="#">Go</a>
70h	AES_TAG_OUT_0	Hash Result 0		<a href="#">Go</a>
74h	AES_TAG_OUT_1	Hash Result 1		<a href="#">Go</a>
78h	AES_TAG_OUT_2	Hash Result 2		<a href="#">Go</a>
7Ch	AES_TAG_OUT_3	Hash Result 3		<a href="#">Go</a>
80h	AES_REV	Module Revision Number		<a href="#">Go</a>
84h	AES_SYSCONFIG	System Configuration		<a href="#">Go</a>
88h	AES_SYSSTATUS	Reset Status		<a href="#">Go</a>
8Ch	AES_IRQSTATUS	Interrupt Status		<a href="#">Go</a>
90h	AES_IRQENABLE	Interrupt Enable		<a href="#">Go</a>
94h	AES_DIRTY_BITS	Accessed / Dirty Bits		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 31-8](#) shows the codes that are used for access types in this section.

**Table 31-8. AES\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 31.6.2.1 AES\_KEY2\_6 Register (Offset = 0h) [Reset = 0000000h]

AES\_KEY2\_6 is shown in [Figure 31-14](#) and described in [Table 31-9](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-14. AES\_KEY2\_6 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-9. AES\_KEY2\_6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>Key Data</p> <p>This register contains the 32-bit key data for the AES module.</p> <p>Initial key for XTS operations</p> <p>For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size.</p> <p>For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine.</p> <p>OR</p> <p>Pre-calculated CBC-MAC third key (K3), used to perform a final XOR operation on the last input data block.</p> <p>OR</p> <p>This register is used to store intermediate values and must be initialized with zeroes when writing a new GCM context.</p> <p>OR</p> <p>Used in f8/f9 algorithm</p> <p>Reset type: PER.RESET</p>

### 31.6.2.2 AES\_KEY2\_7 Register (Offset = 4h) [Reset = 0000000h]

AES\_KEY2\_7 is shown in [Figure 31-15](#) and described in [Table 31-10](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW for CBC-MAC and 256-bit XTS

**Figure 31-15. AES\_KEY2\_7 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-10. AES\_KEY2\_7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	Key Data This register contains the 32-bit key data for the AES module. Initial key for XTS operations For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR Pre-calculated CBC-MAC third key (K3), used to perform a final XOR operation on the last input data block. Reset type: PER.RESET


### 31.6.2.3 AES\_KEY2\_4 Register (Offset = 8h) [Reset = 0000000h]

AES\_KEY2\_4 is shown in [Figure 31-16](#) and described in [Table 31-11](#).

Return to the [Summary Table](#).

Secure Host Interface Bank LSW for CBC-MAC

**Figure 31-16. AES\_KEY2\_4 Register**



**Table 31-11. AES\_KEY2\_4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	Key Data This register contains the 32-bit key data for the AES module. Initial key for XTS operations For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR Pre-calculated CBC-MAC third key (K3), used to perform a final XOR operation on the last input data block. Reset type: PER.RESET

### 31.6.2.4 AES\_KEY2\_5 Register (Offset = Ch) [Reset = 0000000h]

AES\_KEY2\_5 is shown in [Figure 31-17](#) and described in [Table 31-12](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW for 192-bit XTS

**Figure 31-17. AES\_KEY2\_5 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-12. AES\_KEY2\_5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	Key Data This register contains the 32-bit key data for the AES module. Initial key for XTS operations For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR Pre-calculated CBC-MAC third key (K3), used to perform a final XOR operation on the last input data block. Reset type: PER.RESET



### 31.6.2.5 AES\_KEY2\_2 Register (Offset = 10h) [Reset = 0000000h]

AES\_KEY2\_2 is shown in [Figure 31-18](#) and described in [Table 31-13](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-18. AES\_KEY2\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-13. AES\_KEY2\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	Key Data This register contains the 32-bit key data for the AES module. Initial key for XTS operations For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR Pre-calculated CBC-MAC second key (K2), used to perform a final XOR operation on the last input data block. OR Hash key, can be calculated internal or written via these registers. Only used for GHASH (GCM) modes. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR These 128-bits are used to store the CKKM / IKKM value for f8 OR These 128-bits are used to store the CKKM / IKKM value for f9 Reset type: PER.RESET

### 31.6.2.6 AES\_KEY2\_3 Register (Offset = 14h) [Reset = 0000000h]

AES\_KEY2\_3 is shown in [Figure 31-19](#) and described in [Table 31-14](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW for CCM, CBC-MAC, Hash Key, and 128-bit XTS

**Figure 31-19. AES\_KEY2\_3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-14. AES\_KEY2\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	Key Data This register contains the 32-bit key data for the AES module. Initial key for XTS operations For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR Pre-calculated CBC-MAC second key (K2), used to perform a final XOR operation on the last input data block. OR Hash key, can be calculated internal or written via these registers. Only used for GHASH (GCM) modes. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR These 128-bits are used to store the CKKM / IKKM value for f8 OR These 128-bits are used to store the CKKM / IKKM value for f9 Reset type: PER.RESET

### 31.6.2.7 AES\_KEY2\_0 Register (Offset = 18h) [Reset = 0000000h]

AES\_KEY2\_0 is shown in [Figure 31-20](#) and described in [Table 31-15](#).

Return to the [Summary Table](#).

Secure Host Interface Bank LSW for XTS, CCM, CBC-MAC, and Hash Key

**Figure 31-20. AES\_KEY2\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-15. AES\_KEY2\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>Key Data This register contains the 32-bit key data for the AES module. Initial key for XTS operations For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR Pre-calculated CBC-MAC second key (K2), used to perform a final XOR operation on the last input data block. OR Hash key, can be calculated internal or written via these registers. Only used for GHASH (GCM) modes. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR These 128-bits are used to store the CKKM / IKKM value for f8 OR These 128-bits are used to store the CKKM / IKKM value for f9 Reset type: PER.RESET</p>

### 31.6.2.8 AES\_KEY2\_1 Register (Offset = 1Ch) [Reset = 0000000h]

AES\_KEY2\_1 is shown in [Figure 31-21](#) and described in [Table 31-16](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-21. AES\_KEY2\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-16. AES\_KEY2\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	Key Data This register contains the 32-bit key data for the AES module. Initial key for XTS operations For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR Pre-calculated CBC-MAC second key (K2), used to perform a final XOR operation on the last input data block. OR Hash key, can be calculated internal or written via these registers. Only used for GHASH (GCM) modes. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR These 128-bits are used to store the CKKM / IKKM value for f8 OR These 128-bits are used to store the CKKM / IKKM value for f9 Reset type: PER.RESET

### 31.6.2.9 AES\_KEY1\_6 Register (Offset = 20h) [Reset = 0000000h]

AES\_KEY1\_6 is shown in [Figure 31-22](#) and described in [Table 31-17](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-22. AES\_KEY1\_6 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-17. AES\_KEY1\_6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>AES Key register.</p> <p>For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.10 AES\_KEY1\_7 Register (Offset = 24h) [Reset = 0000000h]

AES\_KEY1\_7 is shown in [Figure 31-23](#) and described in [Table 31-18](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW for 256-bit key

**Figure 31-23. AES\_KEY1\_7 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-18. AES\_KEY1\_7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	AES Key register. For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. For a Host read operation, these registers return all-zeroes. The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below. Reset type: PER.RESET

### 31.6.2.11 AES\_KEY1\_4 Register (Offset = 28h) [Reset = 0000000h]

AES\_KEY1\_4 is shown in [Figure 31-24](#) and described in [Table 31-19](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-24. AES\_KEY1\_4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-19. AES\_KEY1\_4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>AES Key register.</p> <p>For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.12 AES\_KEY1\_5 Register (Offset = 2Ch) [Reset = 0000000h]

AES\_KEY1\_5 is shown in [Figure 31-25](#) and described in [Table 31-20](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW for 192-bit key

**Figure 31-25. AES\_KEY1\_5 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-20. AES\_KEY1\_5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	AES Key register. For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. For a Host read operation, these registers return all-zeroes. The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below. Reset type: PER.RESET



### 31.6.2.13 AES\_KEY1\_2 Register (Offset = 30h) [Reset = 0000000h]

AES\_KEY1\_2 is shown in [Figure 31-26](#) and described in [Table 31-21](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-26. AES\_KEY1\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-21. AES\_KEY1\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>AES Key register.</p> <p>For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.14 AES\_KEY1\_3 Register (Offset = 34h) [Reset = 0000000h]

AES\_KEY1\_3 is shown in [Figure 31-27](#) and described in [Table 31-22](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW for 128-bit key

**Figure 31-27. AES\_KEY1\_3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-22. AES\_KEY1\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	AES Key register. For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. For a Host read operation, these registers return all-zeroes. The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below. Reset type: PER.RESET

### 31.6.2.15 AES\_KEY1\_0 Register (Offset = 38h) [Reset = 0000000h]

AES\_KEY1\_0 is shown in [Figure 31-28](#) and described in [Table 31-23](#).

Return to the [Summary Table](#).

Secure Host Interface Bank LSW

**Figure 31-28. AES\_KEY1\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-23. AES\_KEY1\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>AES Key register.</p> <p>For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.16 AES\_KEY1\_1 Register (Offset = 3Ch) [Reset = 0000000h]

AES\_KEY1\_1 is shown in [Figure 31-29](#) and described in [Table 31-24](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-29. AES\_KEY1\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 31-24. AES\_KEY1\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	AES Key register. For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. For a Host read operation, these registers return all-zeroes. The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below. Reset type: PER.RESET

### 31.6.2.17 AES\_IV\_IN\_OUT\_0 Register (Offset = 40h) [Reset = 0000000h]

AES\_IV\_IN\_OUT\_0 is shown in [Figure 31-30](#) and described in [Table 31-25](#).

Return to the [Summary Table](#).

Secure Host Interface Bank LSW

**Figure 31-30. AES\_IV\_IN\_OUT\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 31-25. AES\_IV\_IN\_OUT\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	<p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine if CTR/ICM mode is selected.</p> <p>OR</p> <p>For XTS mode, this register must be written with the tweak location <i>i</i> of the data unit or (intermediate) tweak value (T<sub>j</sub>),</p> <p>For a Host read operation, the IV_OUT register holds the next tweak value that is used for the next data block provided via the DATA_IN registers. This value can be re-used for continuation with the next block. It must be provide together with a 'j' of '0' via the IV_IN registers.</p> <p>OR</p> <p>For f8 this field must be written with zeroes.</p> <p>OR (In case of GCM)</p> <p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>Note that bits [127:96] of the IV represent the initial counter value (which is '1' for GCM) and must therefore be initialized to 0x01000000.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine.</p> <p>OR</p> <p>For CCM this field must be written with A0, this value consist of the concatenation of: A0-flags (5-bits of zero and 3-bits 'L'), Nonce and counter value. 'L' must be a copy from the 'L' value of the AES_CTRL register. This 'L' indicates the width of the Nonce and counter. The loaded counter must be initialized to zero. The total width of A0 is 128-bit.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.18 AES\_IV\_IN\_OUT\_1 Register (Offset = 44h) [Reset = 0000000h]

AES\_IV\_IN\_OUT\_1 is shown in [Figure 31-31](#) and described in [Table 31-26](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-31. AES\_IV\_IN\_OUT\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 31-26. AES\_IV\_IN\_OUT\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	<p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine if CTR/ICM mode is selected.</p> <p>OR</p> <p>For XTS mode, this register must be written with the tweak location <i>i</i> of the data unit or (intermediate) tweak value (T<sub>j</sub>),</p> <p>For a Host read operation, the IV_OUT register holds the next tweak value that is used for the next data block provided via the DATA_IN registers. This value can be re-used for continuation with the next block. It must be provide together with a 'j' of '0' via the IV_IN registers.</p> <p>OR</p> <p>For f8 this field must be written with zeroes.</p> <p>OR (In case of GCM)</p> <p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>Note that bits [127:96] of the IV represent the initial counter value (which is '1' for GCM) and must therefore be initialized to 0x01000000.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine.</p> <p>OR</p> <p>For CCM this field must be written with A0, this value consist of the concatenation of: A0-flags (5-bits of zero and 3-bits 'L'), Nonce and counter value. 'L' must be a copy from the 'L' value of the AES_CTRL register. This 'L' indicates the width of the Nonce and counter. The loaded counter must be initialized to zero. The total width of A0 is 128-bit.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.19 AES\_IV\_IN\_OUT\_2 Register (Offset = 48h) [Reset = 0000000h]

AES\_IV\_IN\_OUT\_2 is shown in [Figure 31-32](#) and described in [Table 31-27](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-32. AES\_IV\_IN\_OUT\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 31-27. AES\_IV\_IN\_OUT\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	<p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine if CTR/ICM mode is selected.</p> <p>OR</p> <p>For XTS mode, this register must be written with the tweak location <i>i</i> of the data unit or (intermediate) tweak value (T<sub>j</sub>),</p> <p>For a Host read operation, the IV_OUT register holds the next tweak value that is used for the next data block provided via the DATA_IN registers. This value can be re-used for continuation with the next block. It must be provide together with a 'j' of '0' via the IV_IN registers.</p> <p>OR</p> <p>For f8 this field must be written with zeroes.</p> <p>OR (In case of GCM)</p> <p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>Note that bits [127:96] of the IV represent the initial counter value (which is '1' for GCM) and must therefore be initialized to 0x01000000.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine.</p> <p>OR</p> <p>For CCM this field must be written with A0, this value consist of the concatenation of: A0-flags (5-bits of zero and 3-bits 'L'), Nonce and counter value. 'L' must be a copy from the 'L' value of the AES_CTRL register. This 'L' indicates the width of the Nonce and counter. The loaded counter must be initialized to zero. The total width of A0 is 128-bit.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.20 AES\_IV\_IN\_OUT\_3 Register (Offset = 4Ch) [Reset = 0000000h]

AES\_IV\_IN\_OUT\_3 is shown in [Figure 31-33](#) and described in [Table 31-28](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW

**Figure 31-33. AES\_IV\_IN\_OUT\_3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 31-28. AES\_IV\_IN\_OUT\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	<p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine if CTR/ICM mode is selected.</p> <p>OR</p> <p>For XTS mode, this register must be written with the tweak location <i>i</i> of the data unit or (intermediate) tweak value (T<sub>j</sub>),</p> <p>For a Host read operation, the IV_OUT register holds the next tweak value that is used for the next data block provided via the DATA_IN registers. This value can be re-used for continuation with the next block. It must be provide together with a 'j' of '0' via the IV_IN registers.</p> <p>OR</p> <p>For f8 this field must be written with zeroes.</p> <p>OR (In case of GCM)</p> <p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>Note that bits [127:96] of the IV represent the initial counter value (which is '1' for GCM) and must therefore be initialized to 0x01000000.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine.</p> <p>OR</p> <p>For CCM this field must be written with A0, this value consist of the concatenation of: A0-flags (5-bits of zero and 3-bits 'L'), Nonce and counter value. 'L' must be a copy from the 'L' value of the AES_CTRL register. This 'L' indicates the width of the Nonce and counter. The loaded counter must be initialized to zero. The total width of A0 is 128-bit.</p> <p>Reset type: PER.RESET</p>



### 31.6.2.21 AES\_CTRL Register (Offset = 50h) [Reset = 8000000h]

AES\_CTRL is shown in [Figure 31-34](#) and described in [Table 31-29](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-34. AES\_CTRL Register**

31	30	29	28	27	26	25	24
CTXTRDY	SVCTXTRDY	SAVE_CONTE XT	RESERVED				CCM_M
R-1h	R-0h	R/W-0h	R-0h				R/W-0h
23	22	21	20	19	18	17	16
CCM_M		CCM_L			CCM	GCM	
R/W-0h		R/W-0h			R/W-0h	R/W-0h	
15	14	13	12	11	10	9	8
CBCMAC	F9	F8	XTS		CFB	ICM	CTR_WIDTH
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CTR_WIDTH	CTR	MODE	KEY_SIZE		DIRECTION	INPUT_READY	OUTPUT_REA DY
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h	R-0h	R-0h

**Table 31-29. AES\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CTXTRDY	R	1h	Context Data Registers Ready Value Description 0 The context data registers are not ready to be overwritten. 1 The context data registers can be overwritten and the host is permitted to write the next context. Reset type: PER.RESET
30	SVCTXTRDY	R	0h	AES TAG/IV Block(s) Ready This bit is only asserted if the SAVE_CONTEXT bit is set to 1. This bit is mutual exclusive with the CTXTRDY bit. Value Description 0 AES authentication TAG and/or IV block(s) is/are not available. 1 Indicates the AES authentication TAG and /or IV block(s) is/are available for the host to retrieve. Reset type: PER.RESET
29	SAVE_CONTEXT	R/W	0h	TAG or Result IV Save If this bit is set, the CONTEXT_OUT interrupt bit is set in the AES_IRQSTATUS register if the operation is finished and related signals are enabled. Value Description 0 No effect. 1 Indicates an authentication TAG of result IV needs to be stored as a result context. Reset type: PER.RESET
28-25	RESERVED	R	0h	Reserved

**Table 31-29. AES\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24-22	CCM_M	R/W	0h	Counter with CBC-MAC (CCM) Defines M which indicates the length of the authentication field for CCM operations the authentication field length equals two times the sum of CCM-M plus one. The AES Engine always returns a 128-bit authentication field, of which the M least significant bytes are valid. All values are supported. Reset type: PER.RESET
21-19	CCM_L	R/W	0h	Indicates the width of the length field for CCM operations the length field in bytes equals the value of CMM-L plus one. Supported values for L are: Value Description 0x0 width = 0 0x1 width = 2 0x2 reserved 0x3 width = 4 0x4 - 0x6 reserved 0x7 width = 8 Reset type: PER.RESET
18	CCM	R/W	0h	AES-CCM Mode Enable Value Description 0 AES-CCM mode is not enabled. 1 AES-CCM mode enabled. This is a combined mode, using AES for both authentication and encryption. No additional mode selection is required. Reset type: PER.RESET
17-16	GCM	R/W	0h	AES-GCM Mode Enable This is a combined mode, using the Galois field-multiplier $GF(2^{128})$ for authentication and AES-CTR mode for encryption the bits specify the GCM mode. Value Description 0x0 No operation 0x1 GHASH with H loaded and Y0-encrypted forced to zero 0x2 GHASH with H loaded and Y0-encrypted calculated internally 0x3 Autonomous GHASH (both H and Y0-encrypted calculated internally) Reset type: PER.RESET
15	CBCMAC	R/W	0h	AES-CBC MAC Enable The DIRECTION bit must be set to 1 for this mode. Value Description 0 AES-CBC MAC mode is not enabled. 1 AES-CBC MAC mode enabled. Reset type: PER.RESET
14	F9	R/W	0h	AES f9 Mode Enable The AES key size must be set to 128-bit for this mode. Value Description 0 f9 mode is not enabled 1 f9 mode is enabled. Reset type: PER.RESET
13	F8	R/W	0h	AES f8 Mode Enable, The KEY_SIZE must be set to 128-bit for this mode. Value Description 0 AES f8 mode is not enabled. 1 AES f8 mode is enabled. Reset type: PER.RESET

**Table 31-29. AES\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12-11	XTS	R/W	0h	AES-XTS Operation Enable The bits specify the XTS mode. Value Description 0x0 No operation 0x1 Previous/intermediate tweak value and j loaded (value is loaded via IV, j is loaded via the AAD length register) 0x2 Key2, n and j are loaded (n is loaded via IV, j is loaded via the AAD length register) 0x3 Key2 and n are loaded j=0 (n is loaded via IV) Reset type: PER.RESET
10	CFB	R/W	0h	Full block AES cipher feedback mode (CFB128) Enable Value Description 0 AES-CFB mode is not enabled. 1 AES-CFB mode is enabled. Reset type: PER.RESET
9	ICM	R/W	0h	AES Integer Counter Mode (ICM) Enable This is a counter mode with a 16-bit wide counter. Value Description 0 AES-ICM mode is not enabled. 1 AES-ICM mode is enabled. Reset type: PER.RESET
8-7	CTR_WIDTH	R/W	0h	AES-CTR Mode Counter Width Value Description 0x0 Counter is 32 bits 0x1 Counter is 64 bits 0x2 Counter is 96 bits 0x3 Counter is 128 bits Reset type: PER.RESET
6	CTR	R/W	0h	Counter Mode This bit must also be set for GCM and CCM mode, when encryption/decryption is required. Value Description 0 Counter mode is not enabled. 1 Counter mode is enabled. Reset type: PER.RESET
5	MODE	R/W	0h	ECB/CBC Mode Value Description 0 ECB mode 1 CBC mode Reset type: PER.RESET
4-3	KEY_SIZE	R/W	0h	Key Size Value Description 0x0 reserved 0x1 Key is 128 bits 0x2 Key is 192 bits 0x3 Key is 256 bits Reset type: PER.RESET

**Table 31-29. AES\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	DIRECTION	R/W	0h	Encryption/Decryption Selection If set to =1, an encrypt operation is performed. If set to 0, a decrypt operation is performed. DIRECTION Value Description 0 Decryption is selected. 1 Encryption is selected. Reset type: PER.RESET
1	INPUT_READY	R	0h	Input Ready Status Value Description 0 Input buffer is not empty. 1 Indicates that the 16-byte input buffer is empty, and the host is permitted to write the next block of data. Reset type: PER.RESET
0	OUTPUT_READY	R	0h	Output Ready Status Value Description 0 No AES output block is available. 1 An AES output block is available for the host to retrieve. Reset type: PER.RESET

### 31.6.2.22 AES\_C\_LENGTH\_0 Register (Offset = 54h) [Reset = 0000000h]

AES\_C\_LENGTH\_0 is shown in [Figure 31-35](#) and described in [Table 31-30](#).

Return to the [Summary Table](#).

Secure Host Interface Bank LSW

**Figure 31-35. AES\_C\_LENGTH\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LENGTH																															
R-0/W-0h																															

**Table 31-30. AES\_C\_LENGTH\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	LENGTH	R-0/W	0h	<p>Bits [60:0] of the crypto length registers (LSW and MSW) store the cryptographic data length in bytes for all modes. Once processing with this context is started, this length decrements to zero. Data lengths up to <math>(2^{61} - 1)</math> bytes are allowed.</p> <p>For GCM, any value up to <math>2^{36} - 32</math> bytes can be used. This is because a 32-bit counter mode is used the maximum number of 128-bit blocks is <math>2^{32} - 2</math>, resulting in a maximum number of bytes of <math>2^{36} - 32</math>.</p> <p>A write to this register triggers the engine to start using this context. This is valid for all modes except GCM and CCM.</p> <p>Note that for the combined modes, this length does not include the authentication only data the authentication length is specified in the AES_AUTH_LENGTH register below.</p> <p>All modes must have a length <math>&gt; 0</math>. For the combined modes, it is allowed to have one of the lengths equal to zero.</p> <p>For the basic encryption modes (ECB/CBC/CTR/ICM/CFB128) it is allowed to program zero to the length field in that case the length is assumed infinite.</p> <p>All data must be byte (8-bit) aligned for stream cipher modes bit aligned data streams are not supported by the AES Engine.</p> <p>For block cipher modes, the data length must be programmed in multiples of the block cipher size, 16 bytes.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.23 AES\_C\_LENGTH\_1 Register (Offset = 58h) [Reset = 0000000h]

AES\_C\_LENGTH\_1 is shown in [Figure 31-36](#) and described in [Table 31-31](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW

**Figure 31-36. AES\_C\_LENGTH\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LENGTH																															
R-0/W-0h																															

**Table 31-31. AES\_C\_LENGTH\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	LENGTH	R-0/W	0h	<p>Bits [60:0] of the crypto length registers (LSW and MSW) store the cryptographic data length in bytes for all modes. Once processing with this context is started, this length decrements to zero. Data lengths up to <math>(2^{61} - 1)</math> bytes are allowed.</p> <p>For GCM, any value up to <math>2^{36} - 32</math> bytes can be used. This is because a 32-bit counter mode is used the maximum number of 128-bit blocks is <math>2^{32} - 2</math>, resulting in a maximum number of bytes of <math>2^{36} - 32</math>.</p> <p>A write to this register triggers the engine to start using this context. This is valid for all modes except GCM and CCM.</p> <p>Note that for the combined modes, this length does not include the authentication only data the authentication length is specified in the AES_AUTH_LENGTH register below.</p> <p>All modes must have a length <math>&gt; 0</math>. For the combined modes, it is allowed to have one of the lengths equal to zero.</p> <p>For the basic encryption modes (ECB/CBC/CTR/ICM/CFB128) it is allowed to program zero to the length field in that case the length is assumed infinite.</p> <p>All data must be byte (8-bit) aligned for stream cipher modes bit aligned data streams are not supported by the AES Engine.</p> <p>For block cipher modes, the data length must be programmed in multiples of the block cipher size, 16 bytes.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.24 AES\_AUTH\_LENGTH Register (Offset = 5Ch) [Reset = 0000000h]

AES\_AUTH\_LENGTH is shown in [Figure 31-37](#) and described in [Table 31-32](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-37. AES\_AUTH\_LENGTH Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AUTH																															
R-0/W-0h																															

**Table 31-32. AES\_AUTH\_LENGTH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	AUTH	R-0/W	0h	<p>Bits [31:0] of the authentication length register store the authentication data length in bytes for combined modes only (GCM or CCM)</p> <p>Supported AAD-lengths for CCM are from 0 to <math>(2^{16} - 2^8)</math> bytes. For GCM any value up to <math>(2^{32} - 1)</math> bytes can be used. Once processing with this context is started, this length decrements to zero.</p> <p>A write to this register triggers the engine to start using this context for GCM and CCM.</p> <p>For XTS this register is optionally used to load 'j'. Loading of 'j' is only required if 'j' != 0. 'j' is a 28-bit value and must be written to bits [31-4] of this register. 'j' represents the sequential number of the 128-bit block inside the data unit. For the first block in a unit, this value is zero. It is not required to provide a 'j' for each new data block within a unit. Note that it is possible to start with a 'j' unequal to zero refer to Table 4 for more details.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.25 AES\_DATA\_IN\_OUT\_0 Register (Offset = 60h) [Reset = 0000000h]

AES\_DATA\_IN\_OUT\_0 is shown in [Figure 31-38](#) and described in [Table 31-33](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-38. AES\_DATA\_IN\_OUT\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 31-33. AES\_DATA\_IN\_OUT\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	The Data Input/Output Registers buffer the input/output data blocks to/from the AES Engine. Notice that the data input buffer (AES_DATA_IN_n) and data output buffer (AES_DATA_OUT_n) are mapped to the same address locations. Writes to these addresses load the Input Buffer while reads pull from the Output Buffer. Therefore, for write access, the data input buffer is written for read access, the data output buffer is read. The data input buffer must be written prior to starting an operation. The data output buffer contains valid data on completion of an operation. All writes from, and reads to, these registers are tracked independently per direction and HIB. Therefore, any 128-bit data block can be split over multiple 32-bit word transfers, which can be mixed with other transfers over the external interface. Reset type: PER.RESET



### 31.6.2.26 AES\_DATA\_IN\_OUT\_1 Register (Offset = 64h) [Reset = 0000000h]

AES\_DATA\_IN\_OUT\_1 is shown in [Figure 31-39](#) and described in [Table 31-34](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-39. AES\_DATA\_IN\_OUT\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 31-34. AES\_DATA\_IN\_OUT\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	<p>The Data Input/Output Registers buffer the input/output data blocks to/from the AES Engine. Notice that the data input buffer (AES_DATA_IN_n) and data output buffer (AES_DATA_OUT_n) are mapped to the same address locations. Writes to these addresses load the Input Buffer while reads pull from the Output Buffer. Therefore, for write access, the data input buffer is written for read access, the data output buffer is read. The data input buffer must be written prior to starting an operation. The data output buffer contains valid data on completion of an operation. All writes from, and reads to, these registers are tracked independently per direction and HIB. Therefore, any 128-bit data block can be split over multiple 32-bit word transfers, which can be mixed with other transfers over the external interface.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.27 AES\_DATA\_IN\_OUT\_2 Register (Offset = 68h) [Reset = 0000000h]

AES\_DATA\_IN\_OUT\_2 is shown in [Figure 31-40](#) and described in [Table 31-35](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-40. AES\_DATA\_IN\_OUT\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 31-35. AES\_DATA\_IN\_OUT\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	<p>The Data Input/Output Registers buffer the input/output data blocks to/from the AES Engine. Notice that the data input buffer (AES_DATA_IN_n) and data output buffer (AES_DATA_OUT_n) are mapped to the same address locations. Writes to these addresses load the Input Buffer while reads pull from the Output Buffer. Therefore, for write access, the data input buffer is written for read access, the data output buffer is read. The data input buffer must be written prior to starting an operation. The data output buffer contains valid data on completion of an operation. All writes from, and reads to, these registers are tracked independently per direction and HIB. Therefore, any 128-bit data block can be split over multiple 32-bit word transfers, which can be mixed with other transfers over the external interface.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.28 AES\_DATA\_IN\_OUT\_3 Register (Offset = 6Ch) [Reset = 0000000h]

AES\_DATA\_IN\_OUT\_3 is shown in [Figure 31-41](#) and described in [Table 31-36](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-41. AES\_DATA\_IN\_OUT\_3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 31-36. AES\_DATA\_IN\_OUT\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	<p>The Data Input/Output Registers buffer the input/output data blocks to/from the AES Engine. Notice that the data input buffer (AES_DATA_IN_n) and data output buffer (AES_DATA_OUT_n) are mapped to the same address locations. Writes to these addresses load the Input Buffer while reads pull from the Output Buffer. Therefore, for write access, the data input buffer is written for read access, the data output buffer is read. The data input buffer must be written prior to starting an operation. The data output buffer contains valid data on completion of an operation. All writes from, and reads to, these registers are tracked independently per direction and HIB. Therefore, any 128-bit data block can be split over multiple 32-bit word transfers, which can be mixed with other transfers over the external interface.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.29 AES\_TAG\_OUT\_0 Register (Offset = 70h) [Reset = 00000000h]

AES\_TAG\_OUT\_0 is shown in [Figure 31-42](#) and described in [Table 31-37](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-42. AES\_TAG\_OUT\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HASH																															
R-0h																															

**Table 31-37. AES\_TAG\_OUT\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	HASH	R	0h	Bits [31:0] of the AES TAG registers store the authentication value for the combined and authentication only modes. For a Host read operation, these registers contain the last 128-bit TAG output of the AES Engine the TAG is available until the next context is written. This register will only contain valid data if the TAG is available, when the 'store_ready' bit from AES_CTRL register is set. During processing or for operations/modes that do not return a TAG, reads from this register returns data from the IV register. For operations that do return a TAG in the IV register (e.g. XTS), the IV register must be accessed directly. Reset type: PER.RESET

### 31.6.2.30 AES\_TAG\_OUT\_1 Register (Offset = 74h) [Reset = 00000000h]

AES\_TAG\_OUT\_1 is shown in [Figure 31-43](#) and described in [Table 31-38](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-43. AES\_TAG\_OUT\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HASH																															
R-0h																															

**Table 31-38. AES\_TAG\_OUT\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	HASH	R	0h	<p>Bits [31:0] of the AES TAG registers store the authentication value for the combined and authentication only modes.</p> <p>For a Host read operation, these registers contain the last 128-bit TAG output of the AES Engine</p> <p>the TAG is available until the next context is written.</p> <p>This register will only contain valid data if the TAG is available, when the 'store_ready' bit from AES_CTRL register is set. During processing or for operations/modes that do not return a TAG, reads from this register returns data from the IV register. For operations that do return a TAG in the IV register (e.g. XTS), the IV register must be accessed directly.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.31 AES\_TAG\_OUT\_2 Register (Offset = 78h) [Reset = 0000000h]

AES\_TAG\_OUT\_2 is shown in [Figure 31-44](#) and described in [Table 31-39](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-44. AES\_TAG\_OUT\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HASH																															
R-0h																															

**Table 31-39. AES\_TAG\_OUT\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	HASH	R	0h	Bits [31:0] of the AES TAG registers store the authentication value for the combined and authentication only modes. For a Host read operation, these registers contain the last 128-bit TAG output of the AES Engine the TAG is available until the next context is written. This register will only contain valid data if the TAG is available, when the 'store_ready' bit from AES_CTRL register is set. During processing or for operations/modes that do not return a TAG, reads from this register returns data from the IV register. For operations that do return a TAG in the IV register (e.g. XTS), the IV register must be accessed directly. Reset type: PER.RESET

### 31.6.2.32 AES\_TAG\_OUT\_3 Register (Offset = 7Ch) [Reset = 0000000h]

AES\_TAG\_OUT\_3 is shown in [Figure 31-45](#) and described in [Table 31-40](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-45. AES\_TAG\_OUT\_3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HASH																															
R-0h																															

**Table 31-40. AES\_TAG\_OUT\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	HASH	R	0h	<p>Bits [31:0] of the AES TAG registers store the authentication value for the combined and authentication only modes.</p> <p>For a Host read operation, these registers contain the last 128-bit TAG output of the AES Engine</p> <p>the TAG is available until the next context is written.</p> <p>This register will only contain valid data if the TAG is available, when the 'store_ready' bit from AES_CTRL register is set. During processing or for operations/modes that do not return a TAG, reads from this register returns data from the IV register. For operations that do return a TAG in the IV register (e.g. XTS), the IV register must be accessed directly.</p> <p>Reset type: PER.RESET</p>

### 31.6.2.33 AES\_REV Register (Offset = 80h) [Reset = 40000B02h]

AES\_REV is shown in [Figure 31-46](#) and described in [Table 31-41](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-46. AES\_REV Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
REVISION																															
R-40000B02h																															

**Table 31-41. AES\_REV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	REVISION	R	40000B02h	Revision number: 31-30:SCHEME = 0b01 29-28:Reserved=0b00 27-16:FUNC = 0x000 15-11:RTL Revision = 0b00001 10-8:MAJOR = 0b011 7-2:CUSTOM = 0b000000 1-0:MINOR = 0b10 Reset type: PER.RESET



### 31.6.2.34 AES\_SYSCONFIG Register (Offset = 84h) [Reset = 0000001h]

AES\_SYSCONFIG is shown in [Figure 31-47](#) and described in [Table 31-42](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-47. AES\_SYSCONFIG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED			RESERVED	RESERVED	RESERVED	MAP_CONTEXT_OUT_ON_DATA_OUT	DMA_REQ_CONTEXT_OUT_EN
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
DMA_REQ_CONTEXT_IN_EN	DMA_REQ_DATA_OUT_EN	DMA_REQ_DATA_IN_EN	RESERVED	SIDLE		SOFTRESET	AUTOIDLE
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h	R/W-1h

**Table 31-42. AES\_SYSCONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-13	RESERVED	R	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	MAP_CONTEXT_OUT_ON_DATA_OUT	R/W	0h	If set to '1' the two context out requests (dma_req_context_out_en, Bit [8] above, and context_out interrupt enable, Bit [3] of AES_IRQENABLE register) are mapped on the corresponding data output request bit. In this case, the original 'context out' bit values are ignored. Therefore, when this bit is enabled and the dma_req_data_out_en (Bit [6]) is enabled, this DMA request is used for the context output and data output. Similarly if the data_out interrupt enable (Bit [2] of AES_IRQENABLE register) is enabled, this interrupt is used for context output and data output. Note that when context and data output request or interrupt are mapped on each other, the context output is always requested after the last data output. Reset type: PER.RESET
8	DMA_REQ_CONTEXT_OUT_EN	R/W	0h	DMA Request Context Out Enable If set to 1, the DMA context output request is enabled (for context data out, for example, TAG for authentication modes). Value Description 0 DMA disabled for context output request. 1 DMA enabled for context output request. Reset type: PER.RESET
7	DMA_REQ_CONTEXT_IN_EN	R/W	0h	DMA Request Context In Enable Value Description 0 DMA disabled for context input request. 1 DMA enabled for context input request. Reset type: PER.RESET

**Table 31-42. AES\_SYSCONFIG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	DMA_REQ_DATA_OUT_EN	R/W	0h	DMA Request Data Out Enable Value Description 0 DMA disabled for data output request. 1 DMA enabled for data output request. Reset type: PER.RESET
5	DMA_REQ_DATA_IN_EN	R/W	0h	DMA Request Data In Enable Value Description 0 DMA disabled for data input request. 1 DMA enabled for data input request. Reset type: PER.RESET
4	RESERVED	R/W	0h	Reserved
3-2	SIDLE	R/W	0h	Slave Idle Mode Value Description 0x0 Force-idle mode 0x1 No-idle 0x2 Smart-idle 0x3 reserved Reset type: PER.RESET
1	SOFTRESET	R/W	0h	Soft reset Value Description 0 No operation 1 Start soft reset sequence Reset type: PER.RESET
0	AUTOIDLE	R/W	1h	If set to 1, the internal clocks are switched off when there is no processing to be done. This bit is only available on the sHIB. Reset type: PER.RESET

### 31.6.2.35 AES\_SYSSTATUS Register (Offset = 88h) [Reset = 0000001h]

AES\_SYSSTATUS is shown in [Figure 31-48](#) and described in [Table 31-43](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-48. AES\_SYSSTATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							RESETDONE
R-0h							R-1h

**Table 31-43. AES\_SYSSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	RESETDONE	R	1h	Reset Done Value Description 0 Reset is not complete. 1 Reset is has completed. Reset type: PER.RESET

### 31.6.2.36 AES\_IRQSTATUS Register (Offset = 8Ch) [Reset = 0000000h]

AES\_IRQSTATUS is shown in [Figure 31-49](#) and described in [Table 31-44](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-49. AES\_IRQSTATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				CONTEXT_OUT	DATA_OUT	DATA_IN	CONTEXT_IN
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 31-44. AES\_IRQSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	CONTEXT_OUT	R	0h	Context Output Interrupt Status Value Description 0 Authentication tag (and IV) interrupt(s) is/are not active. 1 Authentication tag (and IV) interrupt(s) is/are active and the interrupt output has been triggered. Reset type: PER.RESET
2	DATA_OUT	R	0h	Data Out Interrupt Status Value Description 0 The data out interrupt is not active. 1 The data out interrupt is active and the interrupt output has been triggered. Reset type: PER.RESET
1	DATA_IN	R	0h	Data In Interrupt Status Value Description 0 The data in interrupt is not active. 1 The data in interrupt is active and the interrupt output has been triggered. Reset type: PER.RESET
0	CONTEXT_IN	R	0h	Context In Interrupt Status Value Description 0 The context in interrupt is not active. 1 The context in interrupt is active and the interrupt output has been triggered. Reset type: PER.RESET

### 31.6.2.37 AES\_IRQENABLE Register (Offset = 90h) [Reset = 0000000h]

AES\_IRQENABLE is shown in [Figure 31-50](#) and described in [Table 31-45](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-50. AES\_IRQENABLE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				CONTEXT_OUT	DATA_OUT	DATA_IN	CONTEXT_IN
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 31-45. AES\_IRQENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	CONTEXT_OUT	R/W	0h	Context Out Interrupt Enable Value Description 0 Authentication tag (and IV) interrupt(s) is/are disabled. 1 Authentication tag (and IV) interrupt(s) is/are enabled. Reset type: PER.RESET
2	DATA_OUT	R/W	0h	Data Out Interrupt Enable Value Description 0 The data out interrupt is disabled. 1 The data out interrupt is enabled. Reset type: PER.RESET
1	DATA_IN	R/W	0h	Data In Interrupt Enable Value Description 0 The data in interrupt is disabled. 1 The data in interrupt is enabled. Reset type: PER.RESET
0	CONTEXT_IN	R/W	0h	Context In Interrupt Enable Value Description 0 The context in interrupt is disabled. 1 The context in interrupt is enabled. Reset type: PER.RESET

**31.6.2.38 AES\_DIRTY\_BITS Register (Offset = 94h) [Reset = 0000000h]**

 AES\_DIRTY\_BITS is shown in [Figure 31-51](#) and described in [Table 31-46](#).

 Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 31-51. AES\_DIRTY\_BITS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	S_DIRTY	S_ACCESS
R-0h				R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h

**Table 31-46. AES\_DIRTY\_BITS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	RESERVED	R/W1S	0h	Reserved
2	RESERVED	R/W1S	0h	Reserved
1	S_DIRTY	R/W1S	0h	AES Dirty Bit This bit must be written to a 1 to clear. Value Description 0 No AES registers have been written. 1 Indicates when any of the AES_x registers have been written (except for the AES_DIRTYBITS register). Reset type: PER.RESET
0	S_ACCESS	R/W1S	0h	AES Access Bit This bit must be written to a 1 to clear. Value Description 0 No AES registers have been read. 1 Indicates when any of the AES_x registers have been read (except for the AES_DIRTYBITS register). Reset type: PER.RESET

### 31.6.3 AES\_SS\_REGS Registers

Table 31-47 lists the memory-mapped registers for the AES\_SS\_REGS registers. All register offset addresses not listed in Table 31-47 should be considered as reserved locations and the register contents should not be modified.

**Table 31-47. AES\_SS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
4h	AES_GLB_INT_FLG	AES Global Interrupt Flag Register		<a href="#">Go</a>
8h	AES_GLB_INT_CLR	AES Global Interrupt Clear Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 31-48 shows the codes that are used for access types in this section.

**Table 31-48. AES\_SS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 31.6.3.1 AES\_GLB\_INT\_FLG Register (Offset = 4h) [Reset = 0000000h]

AES\_GLB\_INT\_FLG is shown in [Figure 31-52](#) and described in [Table 31-49](#).

Return to the [Summary Table](#).

The AES\_GLB\_INT\_FLG register contains the current status of the AES interrupt

**Figure 31-52. AES\_GLB\_INT\_FLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							INT_FLG
R-0h							R-0h

**Table 31-49. AES\_GLB\_INT\_FLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	INT_FLG	R	0h	Global Interrupt Flag for AES INT. This bit determines whether the SINTREQUEST is generated by AES This bit can be cleared by writing a 1 to the corresponding bit in the AES_GLB_INT_CLR register. Reset type: SYSRSn



### 31.6.3.2 AES\_GLB\_INT\_CLR Register (Offset = 8h) [Reset = 0000000h]

AES\_GLB\_INT\_CLR is shown in [Figure 31-53](#) and described in [Table 31-50](#).

Return to the [Summary Table](#).

The AES\_GLB\_INT\_CLR register is used to clear the interrupt flags in AES\_GLB\_INT\_FLG register.

**Figure 31-53. AES\_GLB\_INT\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							INT_FLG_CLR
R-0h							R/W1C-0h

**Table 31-50. AES\_GLB\_INT\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	INT_FLG_CLR	R/W1C	0h	Global Interrupt flag clear for AES INT. This bit is used to clear the corresponding bit in the AES_GLB_INT_FLG register. Write 1 to clear the INT_FLG bit. Writing 0 has no effect. Reset type: SYSRSn

Chapter 32  
**Embedded Pattern Generator (EPG)**

---



This chapter describes the Embedded Pattern Generator (EPG) module.

<b>32.1 Introduction</b> .....	<b>3763</b>
<b>32.2 Clock Generator Modules</b> .....	<b>3765</b>
<b>32.3 Signal Generator Module</b> .....	<b>3767</b>
<b>32.4 EPG Peripheral Signal Mux Selection</b> .....	<b>3770</b>
<b>32.5 Application Software Notes</b> .....	<b>3772</b>
<b>32.6 EPG Example Use Cases</b> .....	<b>3773</b>
<b>32.7 EPG Interrupt</b> .....	<b>3776</b>
<b>32.8 Software</b> .....	<b>3777</b>
<b>32.9 EPG Registers</b> .....	<b>3779</b>

## 32.1 Introduction

The Embedded Pattern Generator (EPG) module is a customizable pattern and clock generator that can serve many test and application scenarios that require a simple pattern generator or a periodic clock generator. The EPG module can also be used to capture an incoming serial stream of data.

### 32.1.1 Features

Features of the EPG module are:

- Clock generation:
  - Independent clock generation and clock division
  - Synchronous clock generation with programmable offsets
- Pattern generation:
  - Independent serial data stream generation
  - Serial data stream and the associated clock generation
  - Ability to skew clock with respect to serial data
  - Synchronous data stream with programmable offset with respect to one another
  - Can generate waveforms for loopback test of communication peripherals
  - Useful as diagnostics test if not already built-in

The EPG output signals are connected to GPIOs or other peripherals inside the device. The EPG inputs act as shift register inputs to capture incoming serial data streams. This allows the EPG to be configured as a custom serial module. The EPG is also capable of generating interrupts that are used to supply the pattern generators with new data or signal the completion of a generated pattern.

### 32.1.2 EPG Block Diagram

Figure 32-1 shows the EPG overview block diagram.




Figure 32-1. EPG Overview Block Diagram

Figure 32-2 shows the EPG block diagram.




Figure 32-2. EPG Detailed Block Diagram

**Note**

The number of available EPGx SIGGEN modules for each device can be different. This diagram shows an EPG with 2 SIGGEN modules (SIGGEN0 and SIGGEN1). Refer to the EPG\_REGS register description to see how many SIGGEN modules are available for a specific device.

The EPG input clock (EPGCLK) is sourced from PERx.SYSCLK.

**32.1.3 EPG Related Collateral**

**Foundational Materials**

- [C2000 Academy - EPG](#)
- [C2000 Embedded Pattern Generator \(Video\)](#)

**Getting Started Materials**

- [Designing With the C2000™ Embedded Pattern Generator \(EPG\) Application Report](#)

### 32.2 Clock Generator Modules

The clock generator modules use the EPG input clock and generate four output clocks, see [Figure 32-3](#). Each of the four output clocks (CLKOUT0 to CLKOUT3) has a DCLK and a GCLK version. The EPG clock division results in a gated, GCLK, version of the EPG input clock which are named CLKOUT0\_GCLK to CLKOUT3\_GCLK. The other version, DCLK (CLKOUT0\_DCLK to CLKOUT3\_DCLK), have the same period but with an approximately 50% duty cycle. The clock generation takes place using the divider settings CLKDIVx\_CTL0.PRD, and clock offset settings CLKDIVx\_CLK.CLK<sub>y</sub>OFFSET. The RUNCLOCK signal generated by the clock stop logic determines when the clock generation is started and stopped.

The clock divider counter is a simple up counter, which has a period determined by CLKDIVx\_CTL0.PRD. This divider counter begins counting when RUNCLOCK is set. The CLKOUT0 to CLKOUT4 GCLKs are gated versions of the CLKIN (EPG input clock). The clock gates are enabled when the counter value matches the corresponding clock offsets. In the case where RUNCLOCK is cleared, the clock gates are disabled and the counter is set to zero.

**Note**

The CLKDIVx\_CTL0.PRD register can only be written when GCTL0.EN is 0.





Figure 32-3. EPG Clock Generator

#### 32.2.1 DCLK (50% duty cycle clock)

The CLKOUT<sub>y</sub>\_DCLK is generated by setting the clock output for half the clock divider period. When CLKDIVx\_CTL0.PRD is set to zero, CLKOUT<sub>y</sub>\_DCLK is the same as the input clock.

### 32.2.2 Clock Stop

Figure 32-4 shows how the Clock Stop module sets and clears the RUNCLOCK signal.



**Figure 32-4. EPG Clock Stop**

In signal generator modes, GCTL0.SIGGENx\_EN bit is cleared when BIT\_LENGTH shifts (or rotates) is completed. This makes sure that data is not shifted out. In addition, clock generation (generation of CLKOUT0 to CLKOUT3) also is stopped to make sure that sampling of input data does not continue after BIT\_LENGTH shifts when GCTL0.SIGGENx\_EN is cleared to 0.

The RUNCLOCK signal has to be high for the clock generation circuitry to be active. When GCTL0.SIGGENx\_EN is cleared, the clock generation can be selected to stop on the falling edge of CLKOUT0 to CLKOUT3.

The clock stop module operates as follow:

- RUNCLOCK is asserted as soon as both GCTL0.SIGGENx\_EN and GCTL0.EN are set.
- RUN\_CLOCK\_FF is set when both GCTL0.SIGGENx\_EN and GCTL0.EN are set and CLKDIVx\_CTL0.PRD is not zero.
- When GCTL0.SIGGENx\_EN is cleared, RUN\_CLOCK\_FF is not cleared immediately. This makes sure that RUNCLOCK remains set and the clock generation circuitry remains enabled.
- When SIGGENx.DATA0 and SIGGENx.DATA1 are not filled with data before the next shift sequence (repeat shift modes) and signal generator is waiting for data to be written, clocks are stopped.
- The RUN\_CLOCK\_FF can be cleared on the falling edge of CLKOUT0 to CLKOUT3 based on the configuration of CLKSTOP field.
- Clearing GCTL0.EN clears RUN\_CLOCK\_FF unconditionally.

### 32.3 Signal Generator Module

The signal generator module is the main component of the EPG and generates the data stream that follows custom patterns. [Figure 32-5](#) shows the main components. This module has 8 output ports DATATRANOUT0 to DATATRANOUT7. The two registers SIGGENx\_DATA1 and SIGGENx\_DATA0 constitute a 64-bit bus named DATA[63:0]. DATATRANIN[63:0], which is used for all the data transform operations, can be DATA[63:0] or bit reversed DATA (when SIGGENx\_CTL0.BRIN bit is set). The DATATRANOUT0 to DATATRANOUT7 are connected to DATATRANIN0 to DATATRANIN7 when the signal generator is not in BIT\_BANG mode. In BIT\_BANG mode, DATATRANOUT0 to DATATRANOUT7 are connected to DATATRANIN0, DATATRANIN8, and DATATRANIN16 to DATATRANIN56.

In addition to generating data outputs, one of the 8 EPGIN inputs can act as data input to SIGGENx\_DATAy registers. In [Figure 32-5](#), the EPGIN\_MUX block illustrates the mechanism used to capture the input data stream. This enables one to capture a data input stream using EPG module.

Data transformation is done on the DATATRANIN bus, and is determined by the configured mode (SIGGENx\_CTL0.MODE), provided GCTL0.EN and GCTL0.SIGGENx\_EN are both set. If either of these enable bits are 0, then the data output of the transform block is the same as the input. The transformed output is bit reversed when SIGGENx\_CTL0.BROUT bit is set. Conditions under which the DATA active register (SIGGENx\_DATA0\_ACTIVE and SIGGENx\_DATA1\_ACTIVE) are:

- Loaded from SIGGENx\_DATA1 and SIGGENx\_DATA0
- Directly updated on a memory mapped write to SIGGENx\_DATA1 and SIGGENx\_DATA0
- Holds the current data

**Table 32-1. SIGGENx Active Register Loading**

Condition	SIGGENx_DATA1_ACTIVE DATA ACTIVE Register [63:32]	SIGGENx_DATA0_ACTIVE DATA ACTIVE Register [31:0]
Memory mapped write to SIGGENx_DATA0 register and GCTL0.SIGGENx_EN is 0	No updates	Updated with the value written to SIGGENx_DATA0 register
Memory mapped write to SIGGENx_DATA1 register and GCTL0.SIGGENx_EN is 0.	Updated with the value written to SIGGENx_DATA1 register	No updates
“BITLENGTH” number of shifts are done, and Mode is SHIFT_RIGHT_REPEAT or SHIFT_LEFT_REPEAT, and BITLENGTH <= 32, and Either SIGGENx_DATA0 or SIGGENx_DATA1 has been updated	Copy SIGGENx_DATA1 register content	Copy SIGGENx_DATA0 register content
“BITLENGTH” number of shifts are done, and Mode is SHIFT_RIGHT_REPEAT or SHIFT_LEFT_REPEAT, and BITLENGTH >= 32, and Both SIGGENx_DATA0 and SIGGENx_DATA1 have been updated	Copy SIGGENx_DATA1 register contents	Copy SIGGENx_DATA0 register contents
“BITLENGTH” number of shifts are done, and Mode is SHIFT_RIGHT_REPEAT or SHIFT_LEFT_REPEAT, and BITLENGTH <= 32, and Neither SIGGENx_DATA0, nor SIGGENx_DATA1 has been updated	Hold the current value, no shifts	Hold the current value, no shifts
“BITLENGTH” number of shifts are done, and Mode is SHIFT_RIGHT_REPEAT or SHIFT_LEFT_REPEAT, and BITLENGTH >= 32, and Neither SIGGENx_DATA0, nor SIGGENx_DATA1 has not been updated	Hold the current value, no shifts	Hold the current value, no shifts
All other conditions	Updates based on current mode of operation	Updates based on current mode of operation




Figure 32-5. EPG Signal Generator Detailed Overview



Following are the possible data transformations:

**Bit-bang mode:** In this mode, DATATRAN[63:0] is the same as DATATRANIN[63:0].

**Shift right once mode:** In this mode, DATATRAN[63:0] = {0,DATATRANIN[63:1]}. After SIGENx\_CTL0.BITLENGTH shifts, SIGENx\_CTL0.EN is cleared.

**Shift right repeat mode:** In this mode, DATATRAN[63:0] = {0,DATATRANIN[63:1]}. After SIGENx\_CTL0.BITLENGTH shifts, load the data as per [Table 32-1](#).

**Rotate right once mode:** In this mode, DATATRAN[63:0] = {DATATRANIN[0],DATATRANIN[63:1]}. After SIGENx\_CTL0.BITLENGTH shifts, active register is loaded from the {DATA1,DATA0} register, and SIGENx\_CTL0.EN is cleared.

**Rotate right repeat:** This mode is same as rotate right once, except that SIGENx\_CTL0.EN is not cleared upon SIGENx\_CTL0.BITLENGTH rotates.

**Shift left once mode:** In this mode, DATATRAN[63:0] = {DATATRANIN[62:1],0}. After SIGENx\_CTL0.BITLENGTH shifts, SIGENx\_CTL0.EN is cleared.

**Shift left repeat mode:** In this mode, DATATRAN[63:0] = {DATATRANIN[62:1],0}. After SIGENx\_CTL0.BITLENGTH shifts, load the data as per [Table 32-1](#).

**Rotate left once mode:** In this mode, DATATRAN[63:0] = {DATATRANIN[62:1],DATATRANIN[63]}. After SIGENx\_CTL0.BITLENGTH shifts, active register is loaded from the {DATA1,DATA0} register, and SIGENx\_CTL0.EN is cleared.

**Rotate left repeat:** This mode is same as rotate left once, except that SIGENx\_CTL0.EN is not cleared upon SIGENx\_CTL0.BITLENGTH rotates.

---

#### Note

SIGGENx\_CTL0.MODE and SIGGENx\_CTL.BITWIDTH must only be updated when GCTL0.SIGGENx\_EN is 0.

---

## 32.4 EPG Peripheral Signal Mux Selection

EPG DATAINx signals are connected to input signal sources from other peripherals. The EPG DATAINx signal sources are listed in [Table 32-2](#).


**Table 32-2. EPG Data Input Connections**

EPG Data Connection (DATAINx)	Peripheral Input Signal
0	MCANA_RX
1	MCANB_RX
2	LINA_RX
3-3	Reserved
4	FSIRXA_D0
5	FSIRXA_D1
6	FSIRXA_CLK
7	SPIA_CLK
8	SPIA_PICO
9	SPIA_POCI
10	SPIA_PTE
11	SPIB_CLK
12	SPIB_PICO
13	SPIB_POCI
14	SPIB_PTE
15	I2CA_SDA
16	I2CA_SCL
17	I2CB_SDA
18	I2CB_SCL
19-34	Reserved
35	SCIA_RX
36	SCIB_RX
37	SCIC_RX
38-38	Reserved
39	EQEP1A
40	EQEP1B
41	EQEP1I
42	EQEP1S
43	EQEP2A
44	EQEP2B
45	EQEP2I
46	EQEP2S
47-52	Reserved
53	ECAP1
54	ECAP2

**Table 32-2. EPG Data Input Connections (continued)**

EPG Data Connection (DATAINx)	Peripheral Input Signal
55-59	Reserved
60	SRAM_REPAIR_FCLK*
61	SRAM_REPAIR_FCLRZ*
62	SRAM_REPAIR_DATA_OUT*

EPGOUT0 to EPGOUT7 can override peripheral input signals connected to DATAINx. For example, the peripheral CAN RX input signal can be overwritten by EPGOUTx. DATAINx can be passed to DATAOUTx untouched, if EPG is not required, or the DATAINx can be replaced with EPGOUTy (y = x%8). The EPGMXSEL0 and EPGMXSEL1 registers must be configured to select the source of the DATAOUTx signals. Also, EPGOUTx signals can be connected to GPIOs through the Output XBARs and CLB Output XBARs, while EPGINx signals can be connected to the Input XBARs.



**Figure 32-6. EPG Peripheral Signal Muxing**

**Table 32-3. EPG Input Connections**

Index	Signal
0	INPUTXBAR13
1	INPUTXBAR14
2	INPUTXBAR15
3	INPUTXBAR16
4	SRAM_REPAIR_DATA_IN

**Table 32-4. EPG Output Connections**

Index	Signal
0	OUTPUTXBAR.G30.3
1	OUTPUTXBAR.G31.3
2	CLBOUTPUTXBAR.G30.3
3	CLBOUTPUTXBAR.G31.3

### 32.5 Application Software Notes

The following points are important considerations when utilizing the EPG:

- SIGGENx\_CTL0.MODE and SIGGENx\_CTL0.BITLENGTH can only be written to when SIGGENx\_CTL0.EN is 0
- CLKDIVx\_CTL0.PRD register can be written, when GCTL0.EN is 0
- GCTL0.EN can be enabled before GCTL0.SIGGENx\_EN

## 32.6 EPG Example Use Cases

This section provides example register configurations for different EPG use cases.

### Note

Some examples can require more than one SIGGEN module. Check the device registers or data sheet for the number of available SIGGEN modules.

### 32.6.1 EPG Example: Synchronous Clocks with Offset

**Example 32-1** register configuration generates 4 clocks, all synchronous to one another with edges offset by 2 clock cycles. In **Example 32-1**, a clock divide value of 12 is used.

#### Example 32-1. Synchronous Clocks with Offset Register Configuration

Register	Value	Selected Mode
<b>Epg1MuxRegs</b>		
EPGMXSEL0.SEL0	0x1	Select EPGOUT0 to drive DATAOUT[0]
EPGMXSEL0.SEL1	0x1	Select EPGOUT1 to drive DATAOUT[1]
EPGMXSEL0.SEL2	0x1	Select EPGOUT2 to drive DATAOUT[2]
EPGMXSEL0.SEL3	0x1	Select EPGOUT3 to drive DATAOUT[3]
<b>Epg1Regs</b>		
<b>Global Settings</b>		
GCTL0.EPGOUT0SEL	0x0	Selects signal mux output on EPGOUT0
GCTL0.EPGOUT1SEL	0x0	Selects signal mux output on EPGOUT1
GCTL0.EPGOUT2SEL	0x0	Selects signal mux output on EPGOUT2
GCTL0.EPGOUT3SEL	0x0	Selects signal mux output on EPGOUT3
GCTL3.EPGOUT0_SIGOUTSEL	0x0	Select SIGGEN0.OUT[0] on EPGOUT0
GCTL3.EPGOUT1_SIGOUTSEL	0x1	Select SIGGEN0.OUT[1] on EPGOUT1
GCTL3.EPGOUT2_SIGOUTSEL	0x2	Select SIGGEN0.OUT[2] on EPGOUT2
GCTL3.EPGOUT3_SIGOUTSEL	0x3	Select SIGGEN0.OUT[3] on EPGOUT3
GCTL1.SIGGEN0_CLKSEL	0x0	Select CLKOUT0 of CLKGEN0 as the clock source of SIGGEN0
<b>CLKGEN0 Setting</b>		
CLKDIV0_CTL0.PRD	0x0	Divide by 1
CLKDIV0_CLKOFFSET.CLK0OFFSET	0x0	No offset
<b>SIGGEN0 Mode and Bit Length Configuration</b>		
SIGGEN0_CTL0.BITLENGTH	0xC	Configure bit length to 12 to get a divide-by-12 clock.
SIGGEN0_CTL0.MODE	0x3	Configure the mode to rotate right repeat mode to generate a periodic waveform.
SIGGEN0_DATA0[11:0]	0000 0111 1110	Initialize the 12 bits to 6 ones and 6 zeroes, which makes sure of a 50% duty cycle clock.
SIGGEN0_DATA0[27:16]	0001 1111 1000	Create a 2-cycle offset with respect to first clock.
SIGGEN0_DATA1[11:0]	0111 1110 0000	Create a 4-cycle offset with respect to first clock.
SIGGEN0_DATA1[27:16]	1111 1000 0001	Create a 6-cycle offset with respect to first clock.

### 32.6.2 EPG Example: Serial Data Bit Stream (LSB first)

**Example 32-2** register configuration shifts out a data word, the data rate is set to divide by 8 and the LSB is shifted out first. After 32 shifts are completed, an interrupt is generated for further sequencing.

#### **Example 32-2. Serial Data Bit Stream (LSB first) Register Configuration**

Register	Value	Selected Mode
<b>Epg1MuxRegs</b>		
EPGMXSEL0.SEL0	0x1	Select EPGOUT0 to drive DATAOUT[0]
<b>Epg1Regs</b>		
<b>Global Settings</b>		
GCTL1.SIGGEN0_CLKSEL	0x0	Select CLKOUT0 of CLKGEN0 as the clock source of SIGGEN0
<b>CLKGEN0 Setting</b>		
CLKDIV0_CTL0.PRD	0x7	Divide by 8
CLKDIV0_CLKOFFSET.CLK0OFFSET	0x0	No offset
<b>SIGGEN0 Mode and Bit Length Configuration</b>		
SIGGEN0_CTL0.BITLENGTH	0x20	Do 32 shifts.
SIGGEN0_CTL0.MODE	0x1	Configure the mode to shift right once mode. Generates an interrupt after 32 shifts.
SIGGEN0_DATA0[15:0]	0xAA55	Data to be shifted out
SIGGEN0_DATA0[31:16]	0xCCCC	Data to be shifted out
SIGGEN0_DATA1[15:0]	0xAA55	Data to be shifted out
SIGGEN0_DATA1[31:16]	0x55AA	Data to be shifted out

### 32.6.3 EPG Example: Serial Data Bit Stream (MSB first)

**Example 32-3** register configuration shifts out a data word, the data rate is set to divide by 8 and MSB is shifted out first. After 32 shifts are complete, an interrupt is generated for further sequencing.

#### Example 32-3. Serial Data Bit Stream (MSB first) Register Configuration

Register	Value	Selected Mode
<b>Epg1MuxRegs</b>		
EPGMXSEL0.SEL0	0x1	Select EPGOUT0 to drive DATAOUT[0]
<b>Epg1Regs</b>		
<b>Global Settings</b>		
GCTL0.EPGOUT0SEL	0x0	Selects signal mux output on EPGOUT0
GCTL3.EPGOUT0_SIGOUTSEL	0x4	Select SIGGEN0.OUT[4] on EPGOUT0, on 64-bit reversal, 31 bit appears on 32 bit (hence, configuring to 4).
GCTL1.SIGGEN0_CLKSEL	0x0	Select CLKOUT0 of CLKGEN0 as the clock source of SIGGEN0
<b>CLKGEN0 Setting</b>		
CLKDIV0_CTL0.PRD	0x7	Divide by 8
CLKDIV0_CLKOFFSET.CLK0OFFSET	0x0	No offset
<b>SIGGEN0 Mode and Bit Length Configuration</b>		
SIGGEN0_CTL0.BITLENGTH	0x20	Do 32 shifts.
SIGGEN0_CTL0.MODE	0x1	Configure the mode to shift right once mode. Generates an interrupt after 32 shifts.
SIGGEN0_CTL0.BRIN	0x1	Reverse the bits to the data transform block to make sure that the MSB is transmitted first.
SIGGEN0_CTL0.BROUT	0x1	Reverse the data back and store in the register
SIGGEN0_DATA0[15:0]	0xAA55	Data to be shifted out
SIGGEN0_DATA0[31:16]	0xCCCC	Data to be shifted out
SIGGEN0_DATA1[15:0]	0xAA55	Data to be shifted out
SIGGEN0_DATA1[31:16]	0x55AA	Data to be shifted out

### 32.7 EPG Interrupt

EPG interrupt can be generated on “BIT\_LENGTH” shifts or rotates, or “BIT\_LENGTH/2” shifts or rotates. Interrupts can be generated in any of the signal generator modes.

The GINTSTS, GINTEN, GINTCLR, and GINTFRC registers are used to configure the EPG interrupt, as shown in Figure 32-7.




Figure 32-7. EPG Interrupt



## 32.8 Software

### 32.8.1 EPG Registers to Driverlib Functions

**Table 32-5. EPG Registers to Driverlib Functions**

File	Driverlib Function
<b>GCTL0</b>	
epg.h	EPG_enableGlobal
epg.h	EPG_disableGlobal
epg.h	EPG_selectEPGOutput
epg.h	EPG_enableSignalGen
epg.h	EPG_disableSignalGen
<b>GCTL1</b>	
epg.h	EPG_selectSigGenClkSource
<b>GCTL2</b>	
epg.h	EPG_selectClkOutput
<b>GCTL3</b>	
epg.h	EPG_selectSignalOutput
<b>LOCK</b>	
epg.h	EPG_lockReg
epg.h	EPG_releaseLockReg
<b>COMMIT</b>	
epg.h	EPG_commitRegLock
<b>GINTSTS</b>	
epg.h	EPG_getInterruptStatus
<b>GINTEN</b>	
epg.h	EPG_enableInterruptFlag
epg.h	EPG_disableInterruptFlag
<b>GINTCLR</b>	
epg.h	EPG_clearInterruptFlag
<b>GINTFRC</b>	
epg.h	EPG_forceInterruptFlag
<b>CLKDIV0_CTL0</b>	
epg.h	EPG_setClkGenPeriod
epg.h	EPG_setClkGenStopEdge
<b>CLKDIV0_CLKOFFSET</b>	
epg.h	EPG_setClkGenOffset
<b>CLKDIV1_CTL0</b>	
-	See CLKDIV0_CTL0
<b>CLKDIV1_CLKOFFSET</b>	
-	See CLKDIV0_CLKOFFSET
<b>SIGGEN0_CTL0</b>	
epg.h	EPG_setSignalGenMode
epg.h	EPG_enableBitRevOnDataIn
epg.h	EPG_disableBitRevOnDataIn
epg.h	EPG_enableBitRevOnDataOut
epg.h	EPG_disableBitRevOnDataOut
epg.h	EPG_setDataBitLen

**Table 32-5. EPG Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>SIGGEN0_CTL1</b>	
epg.h	EPG_setData0In
epg.h	EPG_setData63In
<b>SIGGEN0_DATA0</b>	
epg.h	EPG_setData0Word
epg.h	EPG_getData0ActiveReg
<b>SIGGEN0_DATA1</b>	
epg.h	EPG_setData1Word
epg.h	EPG_getData1ActiveReg
<b>SIGGEN0_DATA0_ACTIVE</b>	
epg.h	EPG_getData0ActiveReg
<b>SIGGEN0_DATA1_ACTIVE</b>	
epg.h	EPG_getData1ActiveReg
<b>REVISION</b>	
-	
<b>MXSEL0</b>	
epg.c	EPG_selectEPGDataOut
<b>MXSELLOCK</b>	
epg.h	EPG_lockMXSelReg
epg.h	EPG_releaseLockMXSelReg
<b>MXSELCOMMIT</b>	
epg.h	EPG_commitMXSelRegLock

### 32.8.2 EPG Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/epg

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 32.8.2.1 EPG Generating Synchronous Clocks

FILE: epg\_ex1\_generate\_clocks.c

This example shows how to generate 2 synchronous clocks with edges being offset by 2 clock cycles. It configures Signal Generator to shift a periodic data. Generated Clock has period EPG CLOCK/6.

##### External Connections

- None. Signal is generated on GPIO 34, 3. Can be visualized through oscilloscope.

##### Watch Variables

- sigGenActiveData - Active Data of signal generator transform output

#### 32.8.2.2 EPG Generating Two Offset Clocks

FILE: epg\_ex7\_generate\_two\_offset\_clocks.c

This example generates two offset clocks using the CLKGEN (CLKDIV) modules. For more information on this example, visit: [Designing With the C2000 Embedded Pattern Generator \(EPG\)](#)

##### External Connections

- None. Signal is generated on GPIO 34, 3. Can be visualized through oscilloscope.

### 32.8.2.3 EPG Generating Two Offset Clocks With SIGGEN

FILE: `epg_ex8_generate_two_offset_clocks_with_siggen.c`

This example generates two offset clocks using the SIGGEN module. For more information on this example, visit: [Designing With the C2000 Embedded Pattern Generator \(EPG\)](#)

#### External Connections

- None. Signal is generated on GPIO 34, 3. Can be visualized through oscilloscope.

### 32.8.2.4 EPG Generate Serial Data

FILE: `epg_ex9_generate_serial_data.c`

This example generates SPICLK and SPI DATA signals using the SIGGEN module. For more information on this example, visit: [Designing With the C2000 Embedded Pattern Generator \(EPG\)](#)

#### External Connections

- None. Signal is generated on GPIO 34, 3. Can be visualized through oscilloscope.

### 32.8.2.5 EPG Generate Serial Data Shift Mode

FILE: `epg_ex10_generate_serial_data_shift_mode.c`

This example generates SPICLK and SPI DATA signals using the SIGGEN module in SHIFT mode. For more information on this example, visit: [Designing With the C2000 Embedded Pattern Generator \(EPG\)](#)

#### External Connections

- None. Signal is generated on GPIO 34, 3. Can be visualized through oscilloscope.

## 32.9 EPG Registers

This Section describes the EPG Registers.

### 32.9.1 EPG Base Address Table

**Table 32-6. EPG Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	Pipeline Protected
Instance	Structure						
Epg1Regs	<a href="#">EPG_REGS</a>	EPG1_BASE	0x0005_EC00	YES	-	-	YES
Epg1MuxRegs	<a href="#">EPG_MUX_REGS</a>	EPG1MUX_BASE	0x0005_ECD0	YES	-	-	YES

### 32.9.2 EPG\_REGS Registers

Table 32-7 lists the memory-mapped registers for the EPG\_REGS registers. All register offset addresses not listed in Table 32-7 should be considered as reserved locations and the register contents should not be modified.

**Table 32-7. EPG\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	GCTL0	EPG Global control register 0		<a href="#">Go</a>
2h	GCTL1	EPG Global control register 1		<a href="#">Go</a>
4h	GCTL2	EPG Global control register 2		<a href="#">Go</a>
6h	GCTL3	EPG Global control register 3		<a href="#">Go</a>
8h	EPGLOCK	EPG LOCK Register		<a href="#">Go</a>
Ah	EPGCOMMIT	EPG COMMIT register		<a href="#">Go</a>
Ch	GINTSTS	EPG Global interrupt status register.		<a href="#">Go</a>
Eh	GINTEN	EPG Global interrupt enable register.		<a href="#">Go</a>
10h	GINTCLR	EPG Global interrupt clear register.		<a href="#">Go</a>
12h	GINTFRC	EPG Global interrupt force register.		<a href="#">Go</a>
18h	CLKDIV0_CTL0	Clock divider 0's control register 0		<a href="#">Go</a>
1Eh	CLKDIV0_CLKOFFSET	Clock divider 0's clock offset value		<a href="#">Go</a>
24h	CLKDIV1_CTL0	Clock divider 1's control register 0		<a href="#">Go</a>
2Ah	CLKDIV1_CLKOFFSET	Clock divider 1's clock offset value		<a href="#">Go</a>
30h	SIGGEN0_CTL0	Signal generator 0's control register 0		<a href="#">Go</a>
32h	SIGGEN0_CTL1	Signal generator 0's control register 1		<a href="#">Go</a>
38h	SIGGEN0_DATA0	Signal generator 0's data register 0		<a href="#">Go</a>
3Ah	SIGGEN0_DATA1	Signal generator 0's data register 1		<a href="#">Go</a>
3Ch	SIGGEN0_DATA0_ACTIVE	Signal generator 0's data active register 0		<a href="#">Go</a>
3Eh	SIGGEN0_DATA1_ACTIVE	Signal generator 0's data active register 1		<a href="#">Go</a>
50h	REVISION	IP Revision tie-off value		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 32-8 shows the codes that are used for access types in this section.

**Table 32-8. EPG\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W1C	Write 1 to clear
W1S	W1S	Write 1 to set
WOnce	WOnce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		

**Table 32-8. EPG\_REGS Access Type Codes (continued)**

Access Type	Code	Description
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 32.9.2.1 GCTL0 Register (Offset = 0h) [Reset = 0000000h]

GCTL0 is shown in [Figure 32-8](#) and described in [Table 32-9](#).

Return to the [Summary Table](#).

EPG Global control register 0

**Figure 32-8. GCTL0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
EPGOUT23SEL	EPGOUT22SEL	EPGOUT21SEL	EPGOUT20SEL	EPGOUT17SEL	EPGOUT16SEL	EPGOUT15SEL	EPGOUT13SEL
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED					SIGGEN1_EN	SIGGEN0_EN	EN
R-0h					R/W-0h	R/W-0h	R/W-0h

**Table 32-9. GCTL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	EPGOUT23SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
14	EPGOUT22SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
13	EPGOUT21SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
12	EPGOUT20SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
11	EPGOUT17SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
10	EPGOUT16SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
9	EPGOUT15SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
8	EPGOUT13SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
7-3	RESERVED	R	0h	Reserved
2	SIGGEN1_EN	R/W	0h	0 : Signal generator 1 is disabled. 1 : Signal generator 1 is enabled, signal generator functions as per the mode definition. Reset type: SYSRSn

**Table 32-9. GCTL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	SIGGEN0_EN	R/W	0h	0 : Signal generator 0 is disabled. 1 : Signal generator 0 is enabled, signal generator functions as per the mode definition. Reset type: SYSRSn
0	EN	R/W	0h	0 : EPG module is disabled 1 : EPG module is enabled, clock generators and signal generators are functional. Reset type: SYSRSn

### 32.9.2.2 GCTL1 Register (Offset = 2h) [Reset = 0000000h]

GCTL1 is shown in [Figure 32-9](#) and described in [Table 32-10](#).

Return to the [Summary Table](#).

EPG Global control register 1

**Figure 32-9. GCTL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED			RESERVED	SIGGEN0_CLKSEL		
R/W-0h	R/W-0h			R/W-0h	R/W-0h		

**Table 32-10. GCTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6-4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2-0	SIGGEN0_CLKSEL	R/W	0h	Clock source select of SIGGEN0: 0x0 : CLKGEN0.CLKOUT0_GCLK 0x1 : CLKGEN0.CLKOUT1_GCLK 0x2 : CLKGEN0.CLKOUT2_GCLK 0x3 : CLKGEN0.CLKOUT3_GCLK 0x4 : CLKGEN1.CLKOUT0_GCLK 0x5 : CLKGEN1.CLKOUT1_GCLK 0x6 : CLKGEN1.CLKOUT2_GCLK 0x7 : CLKGEN1.CLKOUT3_GCLK Reset type: SYSRSn



### 32.9.2.3 GCTL2 Register (Offset = 4h) [Reset = 0000000h]

GCTL2 is shown in [Figure 32-10](#) and described in [Table 32-11](#).

Return to the [Summary Table](#).

EPG Global control register 2

**Figure 32-10. GCTL2 Register**

31	30	29	28	27	26	25	24
RESERVED	EPGOUT7_CLKOUTSEL			RESERVED	EPGOUT6_CLKOUTSEL		
R/W-0h	R/W-0h			R/W-0h	R/W-0h		
23	22	21	20	19	18	17	16
RESERVED	EPGOUT5_CLKOUTSEL			RESERVED	EPGOUT4_CLKOUTSEL		
R/W-0h	R/W-0h			R/W-0h	R/W-0h		
15	14	13	12	11	10	9	8
RESERVED	EPGOUT3_CLKOUTSEL			RESERVED	EPGOUT2_CLKOUTSEL		
R/W-0h	R/W-0h			R/W-0h	R/W-0h		
7	6	5	4	3	2	1	0
RESERVED	EPGOUT1_CLKOUTSEL			RESERVED	EPGOUT0_CLKOUTSEL		
R/W-0h	R/W-0h			R/W-0h	R/W-0h		

**Table 32-11. GCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30-28	EPGOUT7_CLKOUTSEL	R/W	0h	Output 7 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn
27	RESERVED	R/W	0h	Reserved
26-24	EPGOUT6_CLKOUTSEL	R/W	0h	Output 6 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn
23	RESERVED	R/W	0h	Reserved
22-20	EPGOUT5_CLKOUTSEL	R/W	0h	Output 5 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn

**Table 32-11. GCTL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	RESERVED	R/W	0h	Reserved
18-16	EPGOUT4_CLKOUTSEL	R/W	0h	Output 4 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn
15	RESERVED	R/W	0h	Reserved
14-12	EPGOUT3_CLKOUTSEL	R/W	0h	Output 3 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn
11	RESERVED	R/W	0h	Reserved
10-8	EPGOUT2_CLKOUTSEL	R/W	0h	Output 2 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn
7	RESERVED	R/W	0h	Reserved
6-4	EPGOUT1_CLKOUTSEL	R/W	0h	Output 1 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2-0	EPGOUT0_CLKOUTSEL	R/W	0h	Output 0 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn

### 32.9.2.4 GCTL3 Register (Offset = 6h) [Reset = 0000000h]

GCTL3 is shown in [Figure 32-11](#) and described in [Table 32-12](#).

Return to the [Summary Table](#).

EPG Global control register 3

**Figure 32-11. GCTL3 Register**

31	30	29	28	27	26	25	24
EPGOUT7_SIGOUTSEL				EPGOUT6_SIGOUTSEL			
R/W-0h				R/W-0h			
23	22	21	20	19	18	17	16
EPGOUT5_SIGOUTSEL				EPGOUT4_SIGOUTSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
EPGOUT3_SIGOUTSEL				EPGOUT2_SIGOUTSEL			
R/W-0h				R/W-0h			
7	6	5	4	3	2	1	0
EPGOUT1_SIGOUTSEL				EPGOUT0_SIGOUTSEL			
R/W-0h				R/W-0h			

**Table 32-12. GCTL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EPGOUT7_SIGOUTSEL	R/W	0h	Output 7 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn

**Table 32-12. GCTL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27-24	EPGOUT6_SIGOUTSEL	R/W	0h	Output 6 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn
23-20	EPGOUT5_SIGOUTSEL	R/W	0h	Output 5 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn
19-16	EPGOUT4_SIGOUTSEL	R/W	0h	Output 4 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn

**Table 32-12. GCTL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15-12	EPGOUT3_SIGOUTSEL	R/W	0h	Output 3 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn
11-8	EPGOUT2_SIGOUTSEL	R/W	0h	Output 2 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn
7-4	EPGOUT1_SIGOUTSEL	R/W	0h	Output 1 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn

**Table 32-12. GCTL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	EPGOUT0_SIGOUTSEL	R/W	0h	Output 0 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn

### 32.9.2.5 EPGLOCK Register (Offset = 8h) [Reset = 0000000h]

EPGLOCK is shown in [Figure 32-12](#) and described in [Table 32-13](#).

Return to the [Summary Table](#).

EPG LOCK Register

**Figure 32-12. EPGLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						RESERVED	RESERVED
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
SIGGEN0_CTL1	SIGGEN0_CTL0	CLKDIV1_CTL0	CLKDIV0_CTL0	GCTL3	GCTL2	GCTL1	GCTL0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-13. EPGLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	SIGGEN0_CTL1	R/W	0h	0: Writes to SIGGEN0_CTL1 register is allowed. 1: Writes to SIGGEN0_CTL1 register is not allowed. Reset type: SYSRSn
6	SIGGEN0_CTL0	R/W	0h	0: Writes to SIGGEN0_CTL0 register is allowed. 1: Writes to SIGGEN0_CTL0 register is not allowed. Reset type: SYSRSn
5	CLKDIV1_CTL0	R/W	0h	0: Writes to CLKDIV1_CTL0 register is allowed. 1: Writes to CLKDIV1_CTL0 register is not allowed. Reset type: SYSRSn
4	CLKDIV0_CTL0	R/W	0h	0: Writes to CLKDIV0_CTL0 register is allowed. 1: Writes to CLKDIV0_CTL0 register is not allowed. Reset type: SYSRSn
3	GCTL3	R/W	0h	0: Writes to GCTL3 register is allowed. 1: Writes to GCTL3 register is not allowed. Reset type: SYSRSn
2	GCTL2	R/W	0h	0: Writes to GCTL2 register is allowed. 1: Writes to GCTL2 register is not allowed. Reset type: SYSRSn
1	GCTL1	R/W	0h	0: Writes to GCTL1 register is allowed. 1: Writes to GCTL1 register is not allowed. Reset type: SYSRSn
0	GCTL0	R/W	0h	0: Writes to GCTL0 register is allowed. 1: Writes to GCTL0 register is not allowed. Reset type: SYSRSn

### 32.9.2.6 EPGCOMMIT Register (Offset = Ah) [Reset = 0000000h]

EPGCOMMIT is shown in [Figure 32-13](#) and described in [Table 32-14](#).

Return to the [Summary Table](#).

EPG COMMIT register

**Figure 32-13. EPGCOMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						RESERVED	RESERVED
R-0h						R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
SIGGEN0_CTL1	SIGGEN0_CTL0	CLKDIV1_CTL0	CLKDIV0_CTL0	GCTL3	GCTL2	GCTL1	GCTL0
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 32-14. EPGCOMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	RESERVED	R/WOnce	0h	Reserved
8	RESERVED	R/WOnce	0h	Reserved
7	SIGGEN0_CTL1	R/WOnce	0h	0: Writes to EPGLOCK.SIGGEN0_CTL1 field is allowed. 1: Writes to EPGLOCK.SIGGEN0_CTL1 field is not allowed. Reset type: SYSRSn
6	SIGGEN0_CTL0	R/WOnce	0h	0: Writes to EPGLOCK.SIGGEN0_CTL0 field is allowed. 1: Writes to EPGLOCK.SIGGEN0_CTL0 field is not allowed. Reset type: SYSRSn
5	CLKDIV1_CTL0	R/WOnce	0h	0: Writes to EPGLOCK.CLKDIV1_CTL0 field is allowed. 1: Writes to EPGLOCK.CLKDIV1_CTL0 field is not allowed. Reset type: SYSRSn
4	CLKDIV0_CTL0	R/WOnce	0h	0: Writes to EPGLOCK.CLKDIV0_CTL0 field is allowed. 1: Writes to EPGLOCK.CLKDIV0_CTL0 field is not allowed. Reset type: SYSRSn
3	GCTL3	R/WOnce	0h	0: Writes to EPGLOCK.GCTL3 field is allowed. 1: Writes to EPGLOCK.GCTL3 field is not allowed. Reset type: SYSRSn
2	GCTL2	R/WOnce	0h	0: Writes to EPGLOCK.GCTL2 field is allowed. 1: Writes to EPGLOCK.GCTL2 field is not allowed. Reset type: SYSRSn
1	GCTL1	R/WOnce	0h	0: Writes to EPGLOCK.GCTL1 field is allowed. 1: Writes to EPGLOCK.GCTL1 field is not allowed. Reset type: SYSRSn
0	GCTL0	R/WOnce	0h	0: Writes to EPGLOCK.GCTL0 field is allowed. 1: Writes to EPGLOCK.GCTL0 field is not allowed. Reset type: SYSRSn



### 32.9.2.7 GINTSTS Register (Offset = Ch) [Reset = 0000000h]

GINTSTS is shown in [Figure 32-14](#) and described in [Table 32-15](#).

Return to the [Summary Table](#).

EPG Global interrupt status register.

**Figure 32-14. GINTSTS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	RESERVED	SIGGEN0_FILL	SIGGEN0_DON E	INT
R-0h			R-0h	R-0h	R-0h	R-0h	R-0h

**Table 32-15. GINTSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	SIGGEN0_FILL	R	0h	0: Do not fill data in SIGGEN0 1: Fill data in SIGGEN0 This status bit does not get set in BIT_BANG mode. In all other modes, the SIGGEN0_FILL bit is set high after the signal generator has completed BITLENGTH/2 shifts. Note: For odd values of BITLENGTH, BITLENGTH/2 is rounded down to the nearest integer. Reset type: SYSRSn
1	SIGGEN0_DONE	R	0h	0: Operation of SIGGEN0 is in progress 1: Operation of SIGGEN0 has completed This status bit does not get set in BIT_BANG mode. In all other modes, the SIGGEN0_DONE bit is set high after the signal generator has completed BITLENGTH shifts. Reset type: SYSRSn
0	INT	R	0h	Global interrupt flag. This bit is set when an interrupt is fired, and cleared by writing 1 to GINTCLR.INT. While the INT status bit is set, new EPG interrupts cannot be generated until the bit has been cleared. Reset type: SYSRSn

### 32.9.2.8 GINTEN Register (Offset = Eh) [Reset = 0000000h]

GINTEN is shown in [Figure 32-15](#) and described in [Table 32-16](#).

Return to the [Summary Table](#).

EPG Global interrupt enable register.

**Figure 32-15. GINTEN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	RESERVED	SIGGEN0_FILL	SIGGEN0_DON E	RESERVED
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

**Table 32-16. GINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	SIGGEN0_FILL	R/W	0h	0: Disable interrupt generation when SIGGEN0_FILL bits is set. 1: Enable interrupt generation when SIGGEN0_FILL bits is set. Reset type: SYSRSn
1	SIGGEN0_DONE	R/W	0h	0: Disable interrupt generation when SIGGEN0_DONE bits is set. 1: Enable interrupt generation when SIGGEN0_DONE bits is set. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

### 32.9.2.9 GINTCLR Register (Offset = 10h) [Reset = 0000000h]

GINTCLR is shown in [Figure 32-16](#) and described in [Table 32-17](#).

Return to the [Summary Table](#).

EPG Global interrupt clear register.

**Figure 32-16. GINTCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	RESERVED	SIGGEN0_FILL	SIGGEN0_DONE	INT
R-0h			R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h

**Table 32-17. GINTCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	RESERVED	R-0/W1C	0h	Reserved
3	RESERVED	R-0/W1C	0h	Reserved
2	SIGGEN0_FILL	R-0/W1C	0h	0: No effect 1: Clear SIGGEN0_FILL flag bit. Reset type: SYSRSn
1	SIGGEN0_DONE	R-0/W1C	0h	0: No effect 1: Clear SIGGEN0_DONE flag bit. Reset type: SYSRSn
0	INT	R-0/W1C	0h	0: No effect 1: Clear INT flag bit. Reset type: SYSRSn

### 32.9.2.10 GINTFRC Register (Offset = 12h) [Reset = 0000000h]

GINTFRC is shown in [Figure 32-17](#) and described in [Table 32-18](#).

Return to the [Summary Table](#).

EPG Global interrupt force register.

**Figure 32-17. GINTFRC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	RESERVED	SIGGEN0_FILL	SIGGEN0_DON E	RESERVED
R-0h			R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0h

**Table 32-18. GINTFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	RESERVED	R-0/W1S	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	SIGGEN0_FILL	R-0/W1S	0h	0: No effect 1: set SIGGEN0_FILL flag bit. Reset type: SYSRSn
1	SIGGEN0_DONE	R-0/W1S	0h	0: No effect 1: set SIGGEN0_DONE flag bit. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

### 32.9.2.11 CLKDIV0\_CTL0 Register (Offset = 18h) [Reset = 0000000h]

CLKDIV0\_CTL0 is shown in [Figure 32-18](#) and described in [Table 32-19](#).

Return to the [Summary Table](#).

Clock divider 0's control register 0

**Figure 32-18. CLKDIV0\_CTL0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED												CLKSTOP			
R-0h												R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PRD															
R/W-0h															

**Table 32-19. CLKDIV0\_CTL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	RESERVED	R	0h	Reserved
18-16	CLKSTOP	R/W	0h	Determines on which of the CLKOUTs edge clock generation is stopped following a clear of SIGGEN0_CTL0.EN. 000 : Stop on CLKOUT0 010 : Stop on CLKOUT1 100 : Stop on CLKOUT2 110 : Stop on CLKOUT3 Reset type: SYSRSn
15-0	PRD	R/W	0h	Clock divider period: Clock divider counter counts up to period (PRD) and snaps back to 0. Reset type: SYSRSn

### 32.9.2.12 CLKDIV0\_CLKOFFSET Register (Offset = 1Eh) [Reset = 0000000h]

CLKDIV0\_CLKOFFSET is shown in [Figure 32-19](#) and described in [Table 32-20](#).

Return to the [Summary Table](#).

Clock divider 0's clock offset value

**Figure 32-19. CLKDIV0\_CLKOFFSET Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CLK3OFFSET								CLK2OFFSET							
R/W-0h								R/W-0h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CLK1OFFSET								CLK0OFFSET							
R/W-0h								R/W-0h							

**Table 32-20. CLKDIV0\_CLKOFFSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	CLK3OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 3 (CLKOUT3) is delayed. Reset type: SYSRSn
23-16	CLK2OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 2 (CLKOUT2) is delayed. Reset type: SYSRSn
15-8	CLK1OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 1 (CLKOUT1) is delayed. Reset type: SYSRSn
7-0	CLK0OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 0 (CLKOUT0) is delayed. Reset type: SYSRSn

### 32.9.2.13 CLKDIV1\_CTL0 Register (Offset = 24h) [Reset = 0000000h]

CLKDIV1\_CTL0 is shown in [Figure 32-20](#) and described in [Table 32-21](#).

Return to the [Summary Table](#).

Clock divider 1's control register 0

**Figure 32-20. CLKDIV1\_CTL0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED												CLKSTOP			
R-0h												R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PRD															
R/W-0h															

**Table 32-21. CLKDIV1\_CTL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	RESERVED	R	0h	Reserved
18-16	CLKSTOP	R/W	0h	Determines on which of the CLKOUTs edge clock generation is stopped following a clear of SIGGEN1_CTL0.EN. 000 : Stop on CLKOUT0 010 : Stop on CLKOUT1 100 : Stop on CLKOUT2 110 : Stop on CLKOUT3 Reset type: SYSRSn
15-0	PRD	R/W	0h	Clock divider period: Clock divider counter counts up to period (PRD) and snaps back to 0. Reset type: SYSRSn

### 32.9.2.14 CLKDIV1\_CLKOFFSET Register (Offset = 2Ah) [Reset = 0000000h]

CLKDIV1\_CLKOFFSET is shown in [Figure 32-21](#) and described in [Table 32-22](#).

Return to the [Summary Table](#).

Clock divider 1's clock offset value

**Figure 32-21. CLKDIV1\_CLKOFFSET Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CLK3OFFSET								CLK2OFFSET							
R/W-0h								R/W-0h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CLK1OFFSET								CLK0OFFSET							
R/W-0h								R/W-0h							

**Table 32-22. CLKDIV1\_CLKOFFSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	CLK3OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 3 (CLKOUT3) is delayed. Reset type: SYSRSn
23-16	CLK2OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 2 (CLKOUT2) is delayed. Reset type: SYSRSn
15-8	CLK1OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 1 (CLKOUT1) is delayed. Reset type: SYSRSn
7-0	CLK0OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 0 (CLKOUT0) is delayed. Reset type: SYSRSn



### 32.9.2.15 SIGGEN0\_CTL0 Register (Offset = 30h) [Reset = 0000000h]

SIGGEN0\_CTL0 is shown in [Figure 32-22](#) and described in [Table 32-23](#).

Return to the [Summary Table](#).

Signal generator 0's control register 0

**Figure 32-22. SIGGEN0\_CTL0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
BITLENGTH							
R/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	BROUT	BRIN	RESERVED	MODE			
R-0h	R/W-0h	R/W-0h	R-0h	R/W-0h			

**Table 32-23. SIGGEN0\_CTL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	BITLENGTH	R/W	0h	Defines the number bits which participates in the shift rotate operations. Reset type: SYSRSn
15-7	RESERVED	R	0h	Reserved
6	BROUT	R/W	0h	0 : No bit reversal on data output from data transform block 1 : Perform bit reversal on data output from data transform block Reset type: SYSRSn
5	BRIN	R/W	0h	0 : No bit reversal on data input of data transform block 1 : Perform bit reversal on data input of data transform block Reset type: SYSRSn
4	RESERVED	R	0h	Reserved

**Table 32-23. SIGGEN0\_CTL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	MODE	R/W	0h	<p>0 : BIT_BANG mode, The value written into DATA0 and DATA1 registers appear on the signal generator outputs as is.</p> <p>1 : SHIFT_RIGHT_ONCE mode, The data value written into (DATA1,DATA0) registers are shifted right by 1 on every clock. Shifting operations stops when BITLENGTH shifts are done and SIGGEN0_CTL0.EN bit is cleared.</p> <p>2 : ROTATE_RIGHT_ONCE, The data value written into (DATA1,DATA0) registers are rotated right by 1 on every clock. Rotation happens within (DATA1,DATA0)[BITLENGTH-1:0] Rotate operations stops when BITLENGTH shifts are done and SIGGEN0_CTL0.EN bit is cleared.</p> <p>3 : ROTATE_RIGHT_REPEAT, The data value written into (DATA1,DATA0) registers are rotated right by 1 on every clock. Rotation happens within (DATA1,DATA0)[BITLENGTH-1:0] Rotate operations continue until SIGGEN0_CTL0.EN bit is cleared.</p> <p>4 : SHIFT_LEFT_ONCE mode, The data value written into (DATA1,DATA0) registers are shifted left by 1 on every clock. Shifting operations stops when BITLENGTH shifts are done and SIGGEN0_CTL0.EN bit is cleared.</p> <p>5 : ROTATE_LEFT_ONCE, The data value written into (DATA1,DATA0) registers are rotated left by 1 on every clock. Rotation happens within (DATA1,DATA0)[BITLENGTH-1:0] Rotate operations stops when BITLENGTH shifts are done and SIGGEN0_CTL0.EN bit is cleared.</p> <p>6 : ROTATE_LEFT_REPEAT, The data value written into (DATA1,DATA0) registers are rotated left by 1 on every clock. Rotation happens within (DATA1,DATA0)[BITLENGTH-1:0] Rotate operations continue until SIGGEN0_CTL0.EN bit is cleared.</p> <p>7 : SHIFT_RIGHT_REPEAT mode, The data value written into (DATA1,DATA0) registers are shifted right by 1 on every clock. Shifting operations stops when SIGGEN0_CTL0.EN bit is cleared.</p> <p>8 : SHIFT_LEFT_REPEAT mode, The data value written into (DATA1,DATA0) registers are shifted left by 1 on every clock. Shifting operations stops when SIGGEN0_CTL0.EN bit is cleared.</p> <p>Reset type: SYSRSn</p>

### 32.9.2.16 SIGGEN0\_CTL1 Register (Offset = 32h) [Reset = 0000000h]

SIGGEN0\_CTL1 is shown in [Figure 32-23](#) and described in [Table 32-24](#).

Return to the [Summary Table](#).

Signal generator 0's control register 1

**Figure 32-23. SIGGEN0\_CTL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DATA63_INSEL				RESERVED											
R/W-0h				R-0h											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												DATA0_INSEL			
R-0h												R/W-0h			

**Table 32-24. SIGGEN0\_CTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	DATA63_INSEL	R/W	0h	Source input of bit 63 of Data register. If 0 delects DATA_NEXT[63] else, selects one of the EPGIN inputs. This provides the ability to capture the data. 0x0 : DATA_NEXT[63] 0x1 : EPGIN0 0x2 : EPGIN1 0x3 : EPGIN2 0x4 : EPGIN3 0x5 : EPGIN4 0x6 : EPGIN5 0x7 : EPGIN6 0x8 : EPGIN7 0x9-0xF : 0 Reset type: SYSRSn
27-4	RESERVED	R	0h	Reserved
3-0	DATA0_INSEL	R/W	0h	Source input of bit 0 of Data register. If 0 delects DATA_NEXT[0] else, selects one of the EPGIN inputs. This provides the ability to capture the data. 0x0 : DATA_NEXT[0] 0x1 : EPGIN0 0x2 : EPGIN1 0x3 : EPGIN2 0x4 : EPGIN3 0x5 : EPGIN4 0x6 : EPGIN5 0x7 : EPGIN6 0x8 : EPGIN7 0x9-0xF : 0 Reset type: SYSRSn

### 32.9.2.17 SIGGEN0\_DATA0 Register (Offset = 38h) [Reset = 00000000h]

SIGGEN0\_DATA0 is shown in [Figure 32-24](#) and described in [Table 32-25](#).

Return to the [Summary Table](#).

Signal generator 0's data register 0

**Figure 32-24. SIGGEN0\_DATA0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGGEN_DATA0																															
R/W-0h																															

**Table 32-25. SIGGEN0\_DATA0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	SIGGEN_DATA0	R/W	0h	Data used in signal bit stream. {SIGGEN_DATA1,SIGGEN_DATA0} together constitutes a 64 bit data stream, which are modified as per the SIGGENx_CTL0.MODE configuration. Reset type: SYSRSn

### 32.9.2.18 SIGGEN0\_DATA1 Register (Offset = 3Ah) [Reset = 0000000h]

SIGGEN0\_DATA1 is shown in [Figure 32-25](#) and described in [Table 32-26](#).

Return to the [Summary Table](#).

Signal generator 0's data register 1

**Figure 32-25. SIGGEN0\_DATA1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGGEN_DATA1																															
R/W-0h																															

**Table 32-26. SIGGEN0\_DATA1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	SIGGEN_DATA1	R/W	0h	Data used in signal bit stream. {SIGGEN_DATA1,SIGGEN_DATA0} together constitutes a 64 bit data stream, which are modified as per the SIGGENx_CTL0.MODE configuration. Reset type: SYSRSn

### 32.9.2.19 SIGGEN0\_DATA0\_ACTIVE Register (Offset = 3Ch) [Reset = 0000000h]

SIGGEN0\_DATA0\_ACTIVE is shown in [Figure 32-26](#) and described in [Table 32-27](#).

Return to the [Summary Table](#).

Signal generator 0's data active register 0

**Figure 32-26. SIGGEN0\_DATA0\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGEN_DATA0																															
R-0h																															

**Table 32-27. SIGGEN0\_DATA0\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	SIGEN_DATA0	R	0h	This is the lower 32 bits of the 64 bit active register (used in data transformation) Reset type: SYSRSn

### 32.9.2.20 SIGGEN0\_DATA1\_ACTIVE Register (Offset = 3Eh) [Reset = 0000000h]

SIGGEN0\_DATA1\_ACTIVE is shown in [Figure 32-27](#) and described in [Table 32-28](#).

Return to the [Summary Table](#).

Signal generator 0's data active register 1

**Figure 32-27. SIGGEN0\_DATA1\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGGEN_DATA1																															
R-0h																															

**Table 32-28. SIGGEN0\_DATA1\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	SIGGEN_DATA1	R	0h	This is the upper 32 bits of the 64 bit active register (used in data transformation) Reset type: SYSRSn

### 32.9.2.21 REVISION Register (Offset = 50h) [Reset = 40010801h]

REVISION is shown in [Figure 32-28](#) and described in [Table 32-29](#).

Return to the [Summary Table](#).

IP Revision tie-off value

**Figure 32-28. REVISION Register**

31	30	29	28	27	26	25	24
SCHEME		RESERVED			FUNC		
R-1h		R-0-0h			R-1h		
23	22	21	20	19	18	17	16
FUNC							
R-1h							
15	14	13	12	11	10	9	8
RESERVED					MAJOR		
R-1h					R-0h		
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R-0h		R-1h					

**Table 32-29. REVISION Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	SCHEME	R	1h	This identifies the scheme revision ID register type implemented for this module Reset type: SYSRSn
29-28	RESERVED	R-0	0h	Reserved
27-16	FUNC	R	1h	Functional Release Number Reflects software-compatibility. If there is no software compatibility, a unique func number is assigned for compatible modules, the same number is maintained. Reset type: SYSRSn
15-11	RESERVED	R	1h	Reserved
10-8	MAJOR	R	0h	Major Revision Number Represents major changes to the module (e.g. entirely new features are added/changed). The major revision number for this module. Reset type: SYSRSn
7-6	CUSTOM	R	0h	Custom Module Number Indicates a special version of the module. May not be supported by standard software. Reset type: SYSRSn
5-0	MINOR	R	1h	Minor Revision Number Represents minor changes to the module (e.g. enhancements to existing features). The minor revision number for this module. Reset type: SYSRSn



### 32.9.3 EPG\_MUX\_REGS Registers

Table 32-30 lists the memory-mapped registers for the EPG\_MUX\_REGS registers. All register offset addresses not listed in Table 32-30 should be considered as reserved locations and the register contents should not be modified.

**Table 32-30. EPG\_MUX\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	EPGMXSEL0	EPG Mux select register 0		<a href="#">Go</a>
Ch	EPGMXSELLOCK	EPG Mux select register lock		<a href="#">Go</a>
Eh	EPGMXSELCOMMIT	EPG Mux select register commit		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 32-31 shows the codes that are used for access types in this section.

**Table 32-31. EPG\_MUX\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
WOnce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 32.9.3.1 EPGMXSEL0 Register (Offset = 0h) [Reset = 0000000h]

EPGMXSEL0 is shown in [Figure 32-29](#) and described in [Table 32-32](#).

Return to the [Summary Table](#).

EPG Mux select register 0

**Figure 32-29. EPGMXSEL0 Register**

31	30	29	28	27	26	25	24
SEL31	SEL30	SEL29	SEL28	SEL27	SEL26	SEL25	SEL24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
SEL23	SEL22	SEL21	SEL20	SEL19	SEL18	SEL17	SEL16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
SEL15	SEL14	SEL13	SEL12	SEL11	SEL10	SEL9	SEL8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
SEL7	SEL6	SEL5	SEL4	SEL3	SEL2	SEL1	SEL0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-32. EPGMXSEL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SEL31	R/W	0h	0: DATAIN[31] is selected 1: EPGOUT[7] is selected Reset type: SYSRSn
30	SEL30	R/W	0h	0: DATAIN[30] is selected 1: EPGOUT[6] is selected Reset type: SYSRSn
29	SEL29	R/W	0h	0: DATAIN[29] is selected 1: EPGOUT[5] is selected Reset type: SYSRSn
28	SEL28	R/W	0h	0: DATAIN[28] is selected 1: EPGOUT[4] is selected Reset type: SYSRSn
27	SEL27	R/W	0h	0: DATAIN[27] is selected 1: EPGOUT[3] is selected Reset type: SYSRSn
26	SEL26	R/W	0h	0: DATAIN[26] is selected 1: EPGOUT[2] is selected Reset type: SYSRSn
25	SEL25	R/W	0h	0: DATAIN[25] is selected 1: EPGOUT[1] is selected Reset type: SYSRSn
24	SEL24	R/W	0h	0: DATAIN[24] is selected 1: EPGOUT[0] is selected Reset type: SYSRSn
23	SEL23	R/W	0h	0: DATAIN[23] is selected 1: EPGOUT[7] is selected Reset type: SYSRSn
22	SEL22	R/W	0h	0: DATAIN[22] is selected 1: EPGOUT[6] is selected Reset type: SYSRSn

**Table 32-32. EPGMXSEL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	SEL21	R/W	0h	0: DATAIN[21] is selected 1: EPGOUT[5] is selected Reset type: SYSRSn
20	SEL20	R/W	0h	0: DATAIN[20] is selected 1: EPGOUT[4] is selected Reset type: SYSRSn
19	SEL19	R/W	0h	0: DATAIN[19] is selected 1: EPGOUT[3] is selected Reset type: SYSRSn
18	SEL18	R/W	0h	0: DATAIN[18] is selected 1: EPGOUT[2] is selected Reset type: SYSRSn
17	SEL17	R/W	0h	0: DATAIN[17] is selected 1: EPGOUT[1] is selected Reset type: SYSRSn
16	SEL16	R/W	0h	0: DATAIN[16] is selected 1: EPGOUT[0] is selected Reset type: SYSRSn
15	SEL15	R/W	0h	0: DATAIN[15] is selected 1: EPGOUT[7] is selected Reset type: SYSRSn
14	SEL14	R/W	0h	0: DATAIN[14] is selected 1: EPGOUT[6] is selected Reset type: SYSRSn
13	SEL13	R/W	0h	0: DATAIN[13] is selected 1: EPGOUT[5] is selected Reset type: SYSRSn
12	SEL12	R/W	0h	0: DATAIN[12] is selected 1: EPGOUT[4] is selected Reset type: SYSRSn
11	SEL11	R/W	0h	0: DATAIN[11] is selected 1: EPGOUT[3] is selected Reset type: SYSRSn
10	SEL10	R/W	0h	0: DATAIN[10] is selected 1: EPGOUT[2] is selected Reset type: SYSRSn
9	SEL9	R/W	0h	0: DATAIN[9] is selected 1: EPGOUT[1] is selected Reset type: SYSRSn
8	SEL8	R/W	0h	0: DATAIN[8] is selected 1: EPGOUT[0] is selected Reset type: SYSRSn
7	SEL7	R/W	0h	0: DATAIN[7] is selected 1: EPGOUT[7] is selected Reset type: SYSRSn
6	SEL6	R/W	0h	0: DATAIN[6] is selected 1: EPGOUT[6] is selected Reset type: SYSRSn
5	SEL5	R/W	0h	0: DATAIN[5] is selected 1: EPGOUT[5] is selected Reset type: SYSRSn

**Table 32-32. EPGMXSEL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	SEL4	R/W	0h	0: DATAIN[4] is selected 1: EPGOUT[4] is selected Reset type: SYSRSn
3	SEL3	R/W	0h	0: DATAIN[3] is selected 1: EPGOUT[3] is selected Reset type: SYSRSn
2	SEL2	R/W	0h	0: DATAIN[2] is selected 1: EPGOUT[2] is selected Reset type: SYSRSn
1	SEL1	R/W	0h	0: DATAIN[1] is selected 1: EPGOUT[1] is selected Reset type: SYSRSn
0	SEL0	R/W	0h	0: DATAIN[0] is selected 1: EPGOUT[0] is selected Reset type: SYSRSn

### 32.9.3.2 EPGMXSELLOCK Register (Offset = Ch) [Reset = 0000000h]

EPGMXSELLOCK is shown in [Figure 32-30](#) and described in [Table 32-33](#).

Return to the [Summary Table](#).

EPG Mux select register lock

**Figure 32-30. EPGMXSELLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	EPGMXSEL0
R-0h						R/W-0h	R/W-0h

**Table 32-33. EPGMXSELLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	EPGMXSEL0	R/W	0h	0: Writes to EPGMXSEL0 registers are allowed. 1: Writes to EPGMXSEL0 registers are not allowed. Reset type: SYSRSn

### 32.9.3.3 EPGMXSELCOMMIT Register (Offset = Eh) [Reset = 0000000h]

EPGMXSELCOMMIT is shown in [Figure 32-31](#) and described in [Table 32-34](#).

Return to the [Summary Table](#).

EPG Mux select register commit

**Figure 32-31. EPGMXSELCOMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	EPGMXSEL0
R-0h						R/WOnce-0h	R/WOnce-0h

**Table 32-34. EPGMXSELCOMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R/WOnce	0h	Reserved
0	EPGMXSEL0	R/WOnce	0h	0: Writes to EPGMXSELLOCK.EPGMXSEL12 field is allowed. 1: Writes to EPGMXSELLOCK.EPGMXSEL12 field is not allowed. Reset type: SYSRSn

## Revision History

---



NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from April 5, 2024 to September 23, 2024 (from Revision A (April 2024) to Revision B (September 2024))

	Page
• Changed <a href="#">Section 3.11.1.4</a> .....	142
• Added <a href="#">Section 4.7.1.1</a> .....	617
• Changed starting address in <a href="#">Section 5.7.8</a> .....	667
• Added <a href="#">Chapter 8</a> .....	1051
• Changed DACB_OUT to CMPSS1_DACL in <a href="#">Figure 14-1</a> .....	1914
• Changed DACB_OUT to CMPSS1_DACL in <a href="#">Figure 14-2</a> .....	1914
• Changed DACB_OUT to CMPSS1_DACL in <a href="#">Table 14-1</a> .....	1914
• Changed DACB_OUT to CMP1_DACL in <a href="#">Table 14-4</a> .....	1922
• Changed DACB_OUT to CMP1_DACL in <a href="#">Table 14-5</a> .....	1922
• Changed INTSEL1N2.INT1SEL values in <a href="#">Figure 15-21</a> .....	1998
• Added <a href="#">Section 15.9</a> .....	2008
• Added Note in <a href="#">Section 19.4.5</a> .....	2401
• Changed <a href="#">Figure 20-4</a> .....	2664

---

This page intentionally left blank.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated