SPRZ452I july 2018 – may 2023 AM6526 , AM6528 , AM6546 , AM6548
R5FSS: Debugger Cannot Access VIM Module While It Is
Active
This issue impacts the Vectored Interrupt Module (VIM) inside R5FSS. There are registers inside VIM which change the state of the IP when they are read (such as VIM_IRQVEC). The expected behavior is that only functional reads should cause the state change. Debug reads (generated by TI debug tools such as CCS) to these registers should leave the state as it is. An issue exists currently where VIM treats debug register reads in the same way as functional register reads. This can cause a debug operation (such as opening a VIM register memory window in CCS) to inadvertently change the state of the VIM IP, making debug ineffective.
There is no work-around for this issue. The user should avoid accessing VIM registers while debugging.