SWCU192 November 2021 CC1312R7 , CC1352P7 , CC2652P7 , CC2652R7
#AUX_MAC_AUX_MAC_MMAP_AUX_MAC_TABLE_1 lists the memory-mapped registers for the AUX_MAC registers. All register offset addresses not listed in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_TABLE_1 should be considered as reserved locations and the register contents should not be modified.
Complex bit access types are encoded to fit into small table cells. #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_LEGEND shows the codes that are used for access types in this section.
Access Type | Code | Description |
---|---|---|
Read Type | ||
R | R | Read |
Write Type | ||
W | W | Write |
Reset or Default Value | ||
-n | Value after reset or the default value |
OP0S is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP0S_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP0S_TABLE.
Return to the Summary Table.
Signed Operand 0
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | OP0_VALUE | ||||||||||||||||||||||||||||||
R-0h | W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | OP0_VALUE | W | 0h | Signed operand 0. Operand for multiply, multiply-and-accumulate, or 32-bit add operations. |
OP0U is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP0U_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP0U_TABLE.
Return to the Summary Table.
Unsigned Operand 0
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | OP0_VALUE | ||||||||||||||||||||||||||||||
R-0h | W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | OP0_VALUE | W | 0h | Unsigned operand 0. Operand for multiply, multiply-and-accumulate, or 32-bit add operations. |
OP1SMUL is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1SMUL_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1SMUL_TABLE.
Return to the Summary Table.
Signed Operand 1 and Multiply
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | OP1_VALUE | ||||||||||||||||||||||||||||||
R-0h | W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | OP1_VALUE | W | 0h | Signed operand 1 and multiplication trigger. Write OP1_VALUE to set signed operand 1 and trigger the following operation: When operand 0 was written to OP0S.OP0_VALUE: ACC = OP1_VALUE * OP0S.OP0_VALUE. When operand 0 was written to OP0U.OP0_VALUE: ACC = OP1_VALUE * OP0U.OP0_VALUE. |
OP1UMUL is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1UMUL_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1UMUL_TABLE.
Return to the Summary Table.
Unsigned Operand 1 and Multiply
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | OP1_VALUE | ||||||||||||||||||||||||||||||
R-0h | W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | OP1_VALUE | W | 0h | Unsigned operand 1 and multiplication trigger. Write OP1_VALUE to set unsigned operand 1 and trigger the following operation: When operand 0 was written to OP0S.OP0_VALUE: ACC = OP1_VALUE * OP0S.OP0_VALUE. When operand 0 was written to OP0U.OP0_VALUE: ACC = OP1_VALUE * OP0U.OP0_VALUE. |
OP1SMAC is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1SMAC_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1SMAC_TABLE.
Return to the Summary Table.
Signed Operand 1 and Multiply-Accumulate
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | OP1_VALUE | ||||||||||||||||||||||||||||||
R-0h | W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | OP1_VALUE | W | 0h | Signed operand 1 and multiply-accumulation trigger. Write OP1_VALUE to set signed operand 1 and trigger the following operation: When operand 0 was written to OP0S.OP0_VALUE: ACC = ACC + ( OP1_VALUE * OP0S.OP0_VALUE ). When operand 0 was written to OP0U.OP0_VALUE: ACC = ACC + ( OP1_VALUE * OP0U.OP0_VALUE ). |
OP1UMAC is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1UMAC_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1UMAC_TABLE.
Return to the Summary Table.
Unsigned Operand 1 and Multiply-Accumulate
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | OP1_VALUE | ||||||||||||||||||||||||||||||
R-0h | W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | OP1_VALUE | W | 0h | Unsigned operand 1 and multiply-accumulation trigger. Write OP1_VALUE to set unsigned operand 1 and trigger the following operation: When operand 0 was written to OP0S.OP0_VALUE: ACC = ACC + ( OP1_VALUE * OP0S.OP0_VALUE ). When operand 0 was written to OP0U.OP0_VALUE: ACC = ACC + ( OP1_VALUE * OP0U.OP0_VALUE ). |
OP1SADD16 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1SADD16_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1SADD16_TABLE.
Return to the Summary Table.
Signed Operand 1 and 16-bit Addition
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | OP1_VALUE | ||||||||||||||||||||||||||||||
R-0h | W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | OP1_VALUE | W | 0h | Signed operand 1 and 16-bit addition trigger. Write OP1_VALUE to set signed operand 1 and trigger the following operation: ACC = ACC + OP1_VALUE. |
OP1UADD16 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1UADD16_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1UADD16_TABLE.
Return to the Summary Table.
Unsigned Operand 1 and 16-bit Addition
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | OP1_VALUE | ||||||||||||||||||||||||||||||
R-0h | W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | OP1_VALUE | W | 0h | Unsigned operand 1 and 16-bit addition trigger. Write OP1_VALUE to set unsigned operand 1 and trigger the following operation: ACC = ACC + OP1_VALUE. |
OP1SADD32 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1SADD32_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1SADD32_TABLE.
Return to the Summary Table.
Signed Operand 1 and 32-bit Addition
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | OP1_VALUE | ||||||||||||||||||||||||||||||
R-0h | W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | OP1_VALUE | W | 0h | Upper half of signed 32-bit operand and addition trigger. Write OP1_VALUE to set upper half of signed 32-bit operand and trigger the following operation: When lower half of 32-bit operand was written to OP0S.OP0_VALUE: ACC = ACC + (( OP1_VALUE << 16) | OP0S.OP0_VALUE ). When lower half of 32-bit operand was written to OP0U.OP0_VALUE: ACC = ACC + (( OP1_VALUE << 16) | OP0U.OP0_VALUE ). |
OP1UADD32 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1UADD32_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_OP1UADD32_TABLE.
Return to the Summary Table.
Unsigned Operand 1 and 32-bit Addition
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | OP1_VALUE | ||||||||||||||||||||||||||||||
R-0h | W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | OP1_VALUE | W | 0h | Upper half of unsigned 32-bit operand and addition trigger. Write OP1_VALUE to set upper half of unsigned 32-bit operand and trigger the following operation: When lower half of 32-bit operand was written to OP0S.OP0_VALUE: ACC = ACC + (( OP1_VALUE << 16) | OP0S.OP0_VALUE ). When lower half of 32-bit operand was written to OP0U.OP0_VALUE: ACC = ACC + (( OP1_VALUE << 16) | OP0U.OP0_VALUE ). |
CLZ is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_CLZ_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_CLZ_TABLE.
Return to the Summary Table.
Count Leading Zero
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-28h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-6 | RESERVED | R | 0h | Reserved |
5-0 | VALUE | R | 28h | Number of leading zero bits in the accumulator: 0x00: 0 leading zeros. 0x01: 1 leading zero. ... 0x28: 40 leading zeros (accumulator value is 0). |
CLS is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_CLS_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_CLS_TABLE.
Return to the Summary Table.
Count Leading Sign
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-28h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-6 | RESERVED | R | 0h | Reserved |
5-0 | VALUE | R | 28h | Number of leading sign bits in the accumulator. When MSB of accumulator is 0, VALUE is number of leading zeros, MSB included. When MSB of accumulator is 1, VALUE is number of leading ones, MSB included. VALUE range is 1 thru 40. |
ACCSHIFT is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACCSHIFT_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACCSHIFT_TABLE.
Return to the Summary Table.
Accumulator Shift
Only one shift operation can be triggered per register write.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R-0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | |||||||
R-0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | LSL1 | LSR1 | ASR1 | ||||
R-0h | W-0h | W-0h | W-0h | ||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-3 | RESERVED | R | 0h | Reserved |
2 | LSL1 | W | 0h | Logic shift left by 1 bit. Write 1 to shift the accumulator one bit to the left, 0 inserted at bit 0. |
1 | LSR1 | W | 0h | Logic shift right by 1 bit. Write 1 to shift the accumulator one bit to the right, 0 inserted at bit 39. |
0 | ASR1 | W | 0h | Arithmetic shift right by 1 bit. Write 1 to shift the accumulator one bit to the right, previous sign bit inserted at bit 39. |
ACCRESET is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACCRESET_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACCRESET_TABLE.
Return to the Summary Table.
Accumulator Reset
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | TRG | ||||||||||||||||||||||||||||||
R-0h | W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | TRG | W | 0h | Write any value to this register to trigger a reset of all bits in the accumulator. |
ACC15_0 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC15_0_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC15_0_TABLE.
Return to the Summary Table.
Accumulator Bits 15:0
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R/W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R/W | 0h | Value of the accumulator, bits 15:0. Write VALUE to initialize bits 15:0 of accumulator. |
ACC16_1 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC16_1_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC16_1_TABLE.
Return to the Summary Table.
Accumulator Bits 16:1
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 16:1. |
ACC17_2 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC17_2_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC17_2_TABLE.
Return to the Summary Table.
Accumulator Bits 17:2
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 17:2. |
ACC18_3 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC18_3_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC18_3_TABLE.
Return to the Summary Table.
Accumulator Bits 18:3
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 18:3. |
ACC19_4 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC19_4_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC19_4_TABLE.
Return to the Summary Table.
Accumulator Bits 19:4
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 19:4. |
ACC20_5 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC20_5_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC20_5_TABLE.
Return to the Summary Table.
Accumulator Bits 20:5
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 20:5. |
ACC21_6 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC21_6_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC21_6_TABLE.
Return to the Summary Table.
Accumulator Bits 21:6
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 21:6. |
ACC22_7 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC22_7_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC22_7_TABLE.
Return to the Summary Table.
Accumulator Bits 22:7
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 22:7. |
ACC23_8 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC23_8_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC23_8_TABLE.
Return to the Summary Table.
Accumulator Bits 23:8
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 23:8. |
ACC24_9 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC24_9_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC24_9_TABLE.
Return to the Summary Table.
Accumulator Bits 24:9
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 24:9. |
ACC25_10 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC25_10_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC25_10_TABLE.
Return to the Summary Table.
Accumulator Bits 25:10
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 25:10. |
ACC26_11 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC26_11_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC26_11_TABLE.
Return to the Summary Table.
Accumulator Bits 26:11
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 26:11. |
ACC27_12 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC27_12_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC27_12_TABLE.
Return to the Summary Table.
Accumulator Bits 27:12
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 27:12. |
ACC28_13 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC28_13_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC28_13_TABLE.
Return to the Summary Table.
Accumulator Bits 28:13
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 28:13. |
ACC29_14 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC29_14_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC29_14_TABLE.
Return to the Summary Table.
Accumulator Bits 29:14
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 29:14. |
ACC30_15 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC30_15_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC30_15_TABLE.
Return to the Summary Table.
Accumulator Bits 30:15
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 30:15. |
ACC31_16 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC31_16_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC31_16_TABLE.
Return to the Summary Table.
Accumulator Bits 31:16
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R/W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R/W | 0h | Value of the accumulator, bits 31:16. Write VALUE to initialize bits 31:16 of accumulator. |
ACC32_17 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC32_17_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC32_17_TABLE.
Return to the Summary Table.
Accumulator Bits 32:17
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 32:17. |
ACC33_18 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC33_18_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC33_18_TABLE.
Return to the Summary Table.
Accumulator Bits 33:18
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 33:18. |
ACC34_19 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC34_19_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC34_19_TABLE.
Return to the Summary Table.
Accumulator Bits 34:19
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 34:19. |
ACC35_20 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC35_20_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC35_20_TABLE.
Return to the Summary Table.
Accumulator Bits 35:20
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 35:20. |
ACC36_21 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC36_21_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC36_21_TABLE.
Return to the Summary Table.
Accumulator Bits 36:21
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 36:21. |
ACC37_22 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC37_22_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC37_22_TABLE.
Return to the Summary Table.
Accumulator Bits 37:22
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 37:22. |
ACC38_23 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC38_23_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC38_23_TABLE.
Return to the Summary Table.
Accumulator Bits 38:23
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 38:23. |
ACC39_24 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC39_24_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC39_24_TABLE.
Return to the Summary Table.
Accumulator Bits 39:24
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | VALUE | R | 0h | Value of the accumulator, bits 39:24. |
ACC39_32 is shown in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC39_32_FIGURE and described in #AUX_MAC_AUX_MAC_MMAP_AUX_MAC_AUX_MAC_ALL_ACC39_32_TABLE.
Return to the Summary Table.
Accumulator Bits 39:32
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | VALUE | ||||||||||||||||||||||||||||||
R-0h | R/W-0h | ||||||||||||||||||||||||||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-8 | RESERVED | R | 0h | Reserved |
7-0 | VALUE | R/W | 0h | Value of the accumulator, bits 39:32. Write VALUE to initialize bits 39:32 of accumulator. |