SWRZ101B December 2021 – December 2023 AM2732 , AM2732-Q1
No synchronizer present between GCM and GCD status
signals
There is no synchronizer in between GCM and GCD, so the clock configuration register reads may be incorrect momentarily.
Minor
Poll for the status registers change until it reflects the programmed SRC_SEL and DIV values.