All trademarks are the property of their respective owners.
There are two primary types of Network switches, Campus and Branch as well as Data Center switches. Both of these types of switches have similar design architecture so the highlighted use cases apply to both. A simplified Campus and Branch system block diagram is used to illustrate the logic and translation use cases for the purpose of this report. See the interactive online End Equipment Reference Diagram Campus and Branch switches and Data Center switches for a more complete view.
A network switch with 24 channels typically will have 48 or more low-current LEDs to display channel status such as established connections and data transfer. The issue with this is the number of GPIOs required to control all these LEDs. To avoid increased costs of using FPGAs or ASICS containing more I/Os, a common solution is to offload the LED driving and control to 8-bit shift registers. This reduces the 48 required GPIOs to just 3 while also increasing drive strength in most cases. Shift-registers, such as the SN74HC595, can be cascaded together to provide as many outputs as needed in the system.
For network switches that contain optical interfaces, the benefits of using a shift register can be applied to the Small Form-factor Pluggable (SFP) or Quad Small Form-factor Pluggable (QSFP) interface. Many QSFP ports will have 4 system management pins, two for input signals and two for output signals. These signals include: a reset signal for module, a module selection/enable signal, a module present signal, and an interrupt signal. The number of GPIOs needed to manage these ports can quickly get cumbersome for more complex network switches containing several of these optical interfaces. Figure 2-1 illustrates the shift register use case for a system with four QSFP ports.
The SN74HC595, a serial-in parallel-out shift register, is cascaded together resulting in twenty-four outputs to control sixteen status LEDs and 8 QSFP module management signals. The SN74HC165, a parallel-in serial-out shift register, takes the 8 signals coming from the QSFP module and outputs the data serially to the system controller. Having all shift registers share a common clock signal will allow for the system controller to perform all of this while only using a total of five GPIOs.
Key Features
See online parametric search tool to find the right AXC family voltage level translation devices.
Key Features: SN74LVCxxxx
Key Features: SN74LVCxGxxxx
Key Features: SN74LVCxTxxxx
See online parametric search tool to find the right LVC family logic and voltage level translation devices.
Key Features:
See online parametric search tool to find the right HC family voltage level translation devices.
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. |
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. |
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. |
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated |