SPRADC3 june 2023 AM2431 , AM2432 , AM2434 , AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1 , AM263P2 , AM263P4 , AM263P4-Q1 , AM3351 , AM3352 , AM3354 , AM3356 , AM3357 , AM3358 , AM3358-EP , AM3359 , AM4372 , AM4376 , AM4377 , AM4378 , AM4379 , AM5706 , AM5708 , AM5716 , AM5718 , AM5718-HIREL , AM5726 , AM5728 , AM5729 , AM5746 , AM5748 , AM5749 , AM6411 , AM6412 , AM6421 , AM6422 , AM6441 , AM6442 , AM6526 , AM6528 , AM6546 , AM6548
In industrial motor drive systems, multiple devices or chips are often required to communicate with each other in a quick speed, low-jitter, low-latency, and synchronized manner. The typical example application is intra drive communications with either standard interface (like serial peripheral interface) or custom protocols in physical layer (like 8b-10b line code).
Programmable Real-time Unit (PRU) is unique because it can execute single-cycle functions with 960-bit-wide data bus which results in no jitter for the user in real-time execution of communication and control applications. TI Sitara™ processors offer two types of PRU subsystems: PRU-ICSS and PRU_ICSSG. PRU-ICSS is available for the AM335x, AM437x and AM57x series. PRU_ICSSG is available on the AM243x, AM65x and AM64x.
This application note describes how to use PRU to implement 8b-10b line coding for intra drive communication with 100Mbps data rate. This document also introduces Low-voltage Differential Signaling (LVDS) and Multipoint Low Voltage Differential Signaling (M-LVDS) interfaces for high-speed signaling.
Sitara™ and LaunchPad™ are trademarks of Texas Instruments.
Arm® is a registered trademark of Arm Limited.
All trademarks are the property of their respective owners.
As the scheme name suggests, 8b-10b means that 8 bits of data are transmitted as 10-bit symbols to achieve DC balance and bounded disparity. The low five bits of data are encoded into a 6-bit group (the 5b and 6b section) and the top three bits are encoded into a 4-bit group (the 3b and 4b section). These code groups are concatenated together to form the 10-bit symbol that is transmitted on the wire and received, then decoded in reverse. This algorithm is invented and patented by IBM Corporation.
To balance the DC signals during high-frequency data receiving, the two inserted control bits help to make the difference between the counts of 0 and 1 in a string of at least 20 bits, is no more than two, and there are not more than five 1s or 0s in a row. This scheme helps to balance the DC signals during high frequency data receiving and also reduce the demand for the lower bandwidth limit of the channel necessary to transfer the signal. However, using the 8b-10b encoding algorithm adds 25% overhead to each character. This character overhead is not the only over-head, however it is the most significant factor. The example for 8b-10b encoding is shown in Figure 1-1.