SLLS516E August 2002 – July 2015 SN65LVDS100 , SN65LVDS101 , SN65LVDT100 , SN65LVDT101
UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The SN65LVDS100, SN65LVDT100, SN65LVDS101, and SN65LVDT101 are high-speed differential receivers and drivers connected as repeaters. The receiver accepts low-voltage differential signaling (LVDS), positive-emitter-coupled logic (PECL), or current-mode logic (CML) input signals at rates up to 2 Gbps and repeats it as either an LVDS or PECL output signal. The signal path through the device is differential for low radiated emissions and minimal added jitter.
PART NUMBER | PACKAGE | BODY SIZE (NOM) |
---|---|---|
SN65LVDS100 | SOIC (8) | 4.90 mm × 3.91 mm |
VSSOP (8) | 3.00 mm × 3.00 mm | |
SN65LVDT100 | SOIC (8) | 4.90 mm × 3.91 mm |
VSSOP (8) | 3.00 mm × 3.00 mm | |
SN65LVDS101 | SOIC (8) | 4.90 mm × 3.91 mm |
VSSOP (8) | 3.00 mm × 3.00 mm | |
SN65LVDT101 | SOIC (8) | 4.90 mm × 3.91 mm |
VSSOP (8) | 3.00 mm × 3.00 mm |
Changes from D Revision (December 2014) to E Revision
Changes from C Revision (June 2004) to D Revision
The outputs of the SN65LVDS100 and SN65LVDT100 are LVDS levels as defined by TIA/EIA-644-A. The outputs of the SN65LVDS101 and SN65LVDT101 are compatible with 3.3-V PECL levels. Both drive differential transmission lines with nominally 100-Ω characteristic impedance.
The SN65LVDT100 and SN65LVDT101 include a 110-Ω differential line termination resistor for less board space, fewer components, and the shortest stub length possible. They do not include the VBB voltage reference found in the SN65LVDS100 and SN65LVDS101. VBB provides a voltage reference of typically 1.35 V below VCC for use in receiving single-ended input signals and is particularly useful with single-ended 3.3-V PECL inputs. When VBB is not used, it should be unconnected or open.
All devices are characterized for operation from –40°C to 85°C.
ORDERABLE PART NUMBER | OUTPUT | TERMINATION RESISTOR | VBB |
---|---|---|---|
SN65LVDS100D | LVDS | No | Yes |
SN65LVDS100DGK | LVDS | No | Yes |
SN65LVDT100D | LVDS | Yes | No |
SN65LVDT100DGK | LVDS | Yes | No |
SN65LVDS101D | LVPECL | No | Yes |
SN65LVDS101DGK | LVPECL | No | Yes |
SN65LVDT101D | LVPECL | Yes | No |
SN65LVDT101DGK | LVPECL | Yes | No |
PIN | I/O | DESCRIPTION | ||
---|---|---|---|---|
NAME | SN65LVDS100, SN65LVDS101 | SN65LVDT100, SN65LVDT101 | ||
A | 2 | 2 | I | Differential non-inverting input |
B | 3 | 3 | I | Differential inverting input |
GND | 5 | 5 | — | Ground |
NC | 1 | 1, 4 | — | No connect |
VBB | 4 | — | O | Voltage reference |
VCC | 8 | 8 | — | Supply voltage |
Y | 7 | 7 | O | Differential non-inverting output |
Z | 6 | 6 | O | Differential inverting output |