DLPU125 june 2023
Apps FPGA provides a read-write, 32-bit register interface that communicates over USB through an Infineon, CY7C68013A-128 USB Peripheral Controller. The single-chip peripheral controller resides on the DLPC910 EVM board.
Register read-write transaction protocol over the USB GPIF is described in USB GPIF (Interface).