DLPU125 june 2023
The Apps FPGA sends data to the
DLPC910 over LVDS data buses A and B when a DLP6500 DMD is in use. The Apps FPGA
determines the connected DMD using dmd_type(3:0)
input. For a
DLP6500 DMD, clock frequency is fixed to 400 MHz.